{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701279104925 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701279104972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701279105019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701279105019 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_vga_pio:vga_pio\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_vga_pio:vga_pio\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1701279105081 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701279105097 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1701279105097 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_m10k_pll:m10k_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_m10k_pll:m10k_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1701279105112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701279105425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701279105441 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701279108269 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701279108550 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701279108909 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1701279108925 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1701279108925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701279117862 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 1 global CLKCTRL_G14 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701279118971 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4 global CLKCTRL_G3 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701279118971 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_vga_pio:vga_pio\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1326 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_vga_pio:vga_pio\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1326 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701279118971 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_m10k_pll:m10k_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G1 " "Computer_System:The_System\|Computer_System_m10k_pll:m10k_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701279118971 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701279118971 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2160 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 2160 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701279118971 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701279118971 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279118971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701279122299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701279122299 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701279122299 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701279122299 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701279122299 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701279122330 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701279122346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1701279122346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122611 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122627 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701279122643 ""}  } { { "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701279122643 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701279122658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701279122658 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701279122658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701279122658 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701279122658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701279122658 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701279122658 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701279122658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701279122721 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1701279122721 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1701279122736 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1701279122736 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701279122736 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|m10k_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_pio\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701279122736 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701279122736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701279122955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701279122986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701279122986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701279122986 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[1\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123018 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123018 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123018 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[1\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123018 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36789 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123018 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123018 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4038 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4008 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4009 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4010 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3991 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5161 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5162 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5164 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5166 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4015 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5168 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4016 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3903 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3911 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3921 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3922 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3928 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3912 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3931 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4017 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3933 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4018 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3935 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3937 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3938 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3913 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3914 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3915 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3917 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3918 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3905 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4021 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3907 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3908 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3994 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3995 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3997 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3998 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3999 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4000 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4001 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4002 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3962 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3972 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3973 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3963 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3964 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3965 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3966 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3969 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3971 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3950 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3954 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3956 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3960 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3947 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3949 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4012 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4022 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4023 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4024 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4027 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4028 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4029 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4013 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5487 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5486 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5485 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5484 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5483 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5481 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5480 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5479 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5478 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5456 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5457 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5458 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5459 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5460 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5461 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5500 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5462 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5463 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5464 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5471 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5472 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5473 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5474 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5475 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5476 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4417 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4415 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4411 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4407 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4404 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4402 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4400 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4397 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4395 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5434 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5435 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5436 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5437 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5438 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5439 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5440 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5441 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5490 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5448 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5449 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5450 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5451 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5452 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5454 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5504 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5503 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5499 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5495 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5494 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5493 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5492 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5489 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5488 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3866 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5086 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5085 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3865 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5084 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3862 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3863 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3869 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3859 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5098 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5097 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5083 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5099 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5096 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5095 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5094 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3772 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3797 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3803 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5076 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3810 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3770 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3769 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3771 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5040 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5041 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3802 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5043 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5045 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5069 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5078 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5046 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5047 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5048 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5070 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5050 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3807 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5071 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3800 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5080 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5055 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5056 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3806 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5072 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5058 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5059 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5081 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3799 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3783 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5063 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5073 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3782 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3805 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3781 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3780 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3812 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5064 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3779 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3824 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3823 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3822 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3821 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5074 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3778 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3798 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3777 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3816 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3815 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3814 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3795 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3794 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3793 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3804 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5065 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3776 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3785 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5075 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3775 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3774 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3773 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5009 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5006 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5032 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3745 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5005 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5031 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3720 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3725 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4998 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5029 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5028 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5024 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5027 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5023 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3724 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3750 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5026 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5021 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5025 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5010 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4999 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5017 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5020 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5019 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5011 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3766 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3765 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5012 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3756 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3734 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3733 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3730 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3752 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3728 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3743 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3742 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5015 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3753 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3740 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5001 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3727 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5002 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5003 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3754 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5004 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5030 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3688 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4963 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4964 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3689 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3667 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4965 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4966 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3691 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3687 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3692 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3656 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3666 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3694 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3662 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3695 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4971 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3657 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4978 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3658 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3665 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3660 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4980 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3686 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4983 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3683 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4962 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3661 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4973 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4954 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4960 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3669 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4961 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3709 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4946 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4932 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4931 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4944 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3653 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4929 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3651 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3598 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3599 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3631 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3649 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4921 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4922 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3637 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4935 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4910 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4908 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4912 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4913 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4915 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4949 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4933 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3614 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4918 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3594 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3591 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3590 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3587 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3586 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3585 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3566 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3562 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3560 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3559 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3558 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4904 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4905 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3581 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3579 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4865 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3572 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3548 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3570 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3556 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3554 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3588 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3553 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4868 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4864 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3552 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3547 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3551 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3550 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4866 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3543 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3544 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3545 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3546 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3549 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3596 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3595 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4849 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3487 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4853 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3521 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3485 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4821 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3491 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3484 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4824 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3520 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3493 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3519 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3534 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3518 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3490 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3530 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3529 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3528 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3515 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3509 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3527 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3500 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4823 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3526 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4819 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3498 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4825 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3525 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4826 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3489 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4827 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3488 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3524 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4822 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4845 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3538 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3522 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3537 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3429 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4780 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3427 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3436 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4779 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3437 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4814 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3433 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4816 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4800 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4798 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3440 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3432 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3441 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4794 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3464 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3482 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3475 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3474 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3473 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3472 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4781 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4789 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3471 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3452 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4782 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4791 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4783 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3460 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3431 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3457 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4802 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4788 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4785 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4803 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3456 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4804 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3461 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4786 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3459 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "vga_reset KEY\[0\] " "Can't pack logic cell vga_reset and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4770 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_ld KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_ld and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_ctrl.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4177 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_init KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_init and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_ctrl.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4176 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36789 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123049 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123049 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123049 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4038 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4008 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4009 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4010 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3989 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3991 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5161 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5162 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5164 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5166 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4015 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5168 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5127 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4016 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5128 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3903 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3911 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3921 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3922 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3928 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3912 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3931 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4017 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3933 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4018 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3935 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3937 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3938 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3913 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3914 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3915 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3917 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3918 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3905 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4021 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3907 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3908 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[1\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3994 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3995 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3997 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3998 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3999 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4000 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4001 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4002 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3962 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3972 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3973 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3963 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3964 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3965 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3966 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3969 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3971 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3950 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3954 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3956 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3960 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3945 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3947 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3949 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4012 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4022 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4023 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4024 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4027 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4028 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4029 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4013 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4035 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[0\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5487 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5486 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5485 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5484 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5483 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5482 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5481 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5480 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5479 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5478 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5456 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5457 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5458 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5459 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5460 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5461 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5500 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5462 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5463 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5464 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5471 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5472 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5473 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5474 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5475 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5476 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4417 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4415 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4411 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4407 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4404 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4402 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4400 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4398 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4397 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4395 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:x_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5434 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5435 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5436 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5437 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5438 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5439 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5440 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5441 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5490 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5448 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5449 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5450 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5451 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5452 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vy_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5454 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5504 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5503 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:vx_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5499 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5498 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5495 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5494 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5493 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5492 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5489 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_dp:the_dp\|d_reg:y_reg\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5488 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3866 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5086 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5085 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3865 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5084 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3826 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3862 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5125 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3863 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3857 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3869 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3859 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5098 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5097 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5083 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5099 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5096 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5095 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[2\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5094 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3772 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3797 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3803 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5076 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3810 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3770 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3769 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5039 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3771 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5040 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5041 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3802 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5042 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5043 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5045 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5069 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5078 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5046 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3808 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5047 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3801 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5048 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5070 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5049 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5050 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3807 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5052 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5053 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5071 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3800 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5054 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5080 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5055 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5056 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3806 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5072 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5058 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5059 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3784 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5081 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3799 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3783 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5063 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5073 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3782 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3805 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3781 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3780 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3812 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5064 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3779 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3824 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3823 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3822 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3821 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5074 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3778 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3798 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3777 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3816 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3815 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3814 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3795 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3794 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[24\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[24\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3793 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3804 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5065 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3776 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3786 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3785 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5075 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3775 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3774 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3773 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[3\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5009 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5006 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5032 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3745 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5037 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5005 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5036 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5031 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3720 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3725 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4998 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5029 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3714 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3715 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5028 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5024 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5027 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5023 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3724 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3750 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4997 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3718 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5026 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5021 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3716 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5025 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5010 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5034 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4999 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3717 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5017 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5020 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5019 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5011 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5018 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3766 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3765 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5012 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3762 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3761 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3758 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3712 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3757 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3756 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3738 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3737 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3735 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3734 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3733 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3730 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5014 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3752 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3729 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3728 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3743 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3742 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5015 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3741 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3753 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3740 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5000 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5001 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3727 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5002 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5003 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3754 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4995 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5004 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[4\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 5030 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3688 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4963 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3664 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4964 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4953 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3689 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3667 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4965 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3703 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3675 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4966 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3691 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3687 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4990 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4967 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4951 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3692 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4988 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3701 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3674 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4968 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4981 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3656 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3666 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3694 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3699 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3662 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3695 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3673 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3681 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4971 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3672 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3670 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3657 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4978 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4985 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4982 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3658 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3665 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4984 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4986 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3660 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4980 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4977 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4993 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3708 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4976 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4992 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4975 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3671 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4979 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3686 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4974 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3685 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4983 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3683 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4962 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3661 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4956 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4952 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4973 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4958 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3697 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4959 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4955 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4954 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4960 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3669 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4961 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[5\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3709 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4946 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4932 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3616 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3609 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4907 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4931 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3618 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4930 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4944 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3653 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4929 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3652 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3651 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3598 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3599 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4919 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4942 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4909 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3631 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4920 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3649 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4941 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4921 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4922 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3601 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3633 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4923 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4924 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4936 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4940 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3636 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3637 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4935 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4926 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4939 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4927 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4943 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4934 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3629 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3628 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3613 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4910 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3627 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4938 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4908 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3626 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4911 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3639 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3602 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4912 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3612 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[23\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[23\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4913 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3611 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4914 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3603 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4915 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4937 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4949 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4948 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4916 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4933 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3624 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4917 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3614 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3606 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[6\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4918 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3594 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3591 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3590 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3587 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3586 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3585 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3566 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3563 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[21\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[21\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3562 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3560 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3559 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3558 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3557 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4904 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4905 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3584 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3582 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3581 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3579 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4865 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3572 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3548 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3570 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3556 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3569 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3555 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3554 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3588 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3553 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4868 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4864 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3552 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3547 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3551 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4869 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3550 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4866 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3541 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3543 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4863 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3544 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3545 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3546 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3549 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3596 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[7\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3595 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4849 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3487 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4851 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4853 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3521 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4854 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4847 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3485 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4836 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4821 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4855 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3491 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3484 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4824 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4856 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3520 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3493 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4852 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4835 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3519 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3534 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3494 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4820 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4834 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4858 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3495 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3518 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3490 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4833 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4832 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3496 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3530 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3529 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3528 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3515 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3509 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[22\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[22\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3506 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3513 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3502 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3527 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3501 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3500 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4823 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3526 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3497 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4819 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3498 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4825 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3525 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4826 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3489 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4827 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3488 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3524 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4850 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4822 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4845 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3538 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3492 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3522 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3537 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[8\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4846 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3429 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3428 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4780 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3427 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4797 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3470 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3436 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4779 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3437 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4814 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3439 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3433 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4816 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4817 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4800 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4798 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3443 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3444 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3445 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3469 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3440 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3468 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3432 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3441 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3442 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4795 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4794 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3465 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4778 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3464 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3463 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[27\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[27\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3482 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3455 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3466 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3480 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[20\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[20\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3475 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[19\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[19\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3474 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[18\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[18\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3473 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[17\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[17\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3472 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4781 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[14\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[14\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4789 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3471 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[26\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[26\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[25\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[25\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3452 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[0\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[0\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4775 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4782 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3458 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4801 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[16\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[16\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4791 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4776 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[8\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[8\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4783 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3460 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3431 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[15\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[15\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3457 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[9\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[9\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[3\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].y\|q\[3\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[5\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[5\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4802 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[13\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[13\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4788 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[10\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[10\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4785 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4803 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[1\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[1\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3456 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[7\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[7\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4804 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[6\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[6\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3461 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[11\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[11\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4786 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[12\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vy\|q\[12\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[4\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].x\|q\[4\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 3459 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[2\] KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|register_test_mem_wrapper:the_mem\|register_test_memory:rtm\|d_reg:tmem\[9\].vx\|q\[2\] and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_helper.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_helper.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4799 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "vga_reset KEY\[0\] " "Can't pack logic cell vga_reset and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 378 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4770 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_ld KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_ld and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_ctrl.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4177 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_INVALID_LCELL_VIOLATION_INFO" "boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_init KEY\[0\] " "Can't pack logic cell boid_accelerator:xcel\|xcel_ctrl:the_ctrl\|state.sa_init and I/O node \"KEY\[0\]\" -- logic cell cannot be packed as I/O register" {  } { { "boid_accelerator/boid_xcel_ctrl.sv" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_ctrl.sv" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 4176 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176259 "Can't pack logic cell %1!s! and I/O node \"%2!s!\" -- logic cell cannot be packed as I/O register" 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 36789 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123143 ""} { "Warning" "WFSAC_FSAC_REGISTER_PACKING_PARTITION_BOUNDARY" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\] KEY\[0\] " "Can't pack node \"sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[196\]\" and I/O cell KEY\[0\].  The node and I/O cell are connected across a Design Partition boundary." {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 176272 "Can't pack node \"%1!s!\" and I/O cell %2!s!.  The node and I/O cell are connected across a Design Partition boundary." 0 0 "Design Software" 0 -1 1701279123143 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 37083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1701279123143 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1701279123189 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1701279123189 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1701279123189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701279123189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701279123205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701279123205 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701279123205 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701279124002 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O input buffer " "Packed 1 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701279124002 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O output buffer " "Packed 8 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1701279124002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701279124002 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701279124564 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701279124564 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279124564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701279127604 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701279129369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279158586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701279209609 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701279216781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279216781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701279221718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701279229170 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701279229170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701279240670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701279240670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279240670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.80 " "Total time spent on timing analysis during the Fitter is 12.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701279245685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701279245779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701279247997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701279247997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701279250169 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701279266308 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701279266871 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1701279266933 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1701279266933 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1701279266933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701279267558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2136 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8666 " "Peak virtual memory: 8666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701279269455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 12:34:29 2023 " "Processing ended: Wed Nov 29 12:34:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701279269455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701279269455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:27 " "Total CPU time (on all processors): 00:18:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701279269455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701279269455 ""}
