/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/


#ifndef _XRDP_NATC_DDR_CFG_AG_H_
#define _XRDP_NATC_DDR_CFG_AG_H_

#include "ru_types.h"

#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL0_FIELD_MASK 0x00000007
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL0_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL0_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL1_FIELD_MASK 0x00000038
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL1_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL1_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL2_FIELD_MASK 0x000001C0
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL2_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL2_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL3_FIELD_MASK 0x00000E00
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL3_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL3_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL3_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL4_FIELD_MASK 0x00007000
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL4_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL4_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL5_FIELD_MASK 0x00038000
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL5_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL5_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL5_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL6_FIELD_MASK 0x001C0000
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL6_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL6_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL6_FIELD;
#endif
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL7_FIELD_MASK 0x00E00000
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL7_FIELD_WIDTH 3
#define NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL7_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_SIZE_DDR_SIZE_TBL7_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_DDR_SIZE_REG;
#define NATC_DDR_CFG_DDR_SIZE_REG_OFFSET 0x0000038C

#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL0_FIELD_MASK 0x000000FF
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL0_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL0_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL1_FIELD_MASK 0x0000FF00
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL1_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL1_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL1_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL2_FIELD_MASK 0x00FF0000
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL2_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL2_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL2_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL3_FIELD_MASK 0xFF000000
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL3_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL3_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_DDR_BINS_PER_BUCKET_TBL3_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_REG;
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_0_REG_OFFSET 0x00000390

#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL4_FIELD_MASK 0x000000FF
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL4_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL4_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL4_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL5_FIELD_MASK 0x0000FF00
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL5_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL5_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL5_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL6_FIELD_MASK 0x00FF0000
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL6_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL6_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL6_FIELD;
#endif
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL7_FIELD_MASK 0xFF000000
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL7_FIELD_WIDTH 8
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL7_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_DDR_BINS_PER_BUCKET_TBL7_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_REG;
#define NATC_DDR_CFG_DDR_BINS_PER_BUCKET_1_REG_OFFSET 0x00000394

#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL0_FIELD_MASK 0x00000007
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL0_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL0_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL1_FIELD_MASK 0x00000038
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL1_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL1_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL1_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL2_FIELD_MASK 0x000001C0
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL2_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL2_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL3_FIELD_MASK 0x00000E00
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL3_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL3_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL3_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL4_FIELD_MASK 0x00007000
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL4_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL4_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL4_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL5_FIELD_MASK 0x00038000
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL5_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL5_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL5_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL6_FIELD_MASK 0x001C0000
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL6_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL6_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL6_FIELD;
#endif
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL7_FIELD_MASK 0x00E00000
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL7_FIELD_WIDTH 3
#define NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL7_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_TOTAL_LEN_TOTAL_LEN_TBL7_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_TOTAL_LEN_REG;
#define NATC_DDR_CFG_TOTAL_LEN_REG_OFFSET 0x00000398

#define NATC_DDR_CFG_SM_STATUS_NAT_STATE_FIELD_MASK 0x00007FFF
#define NATC_DDR_CFG_SM_STATUS_NAT_STATE_FIELD_WIDTH 15
#define NATC_DDR_CFG_SM_STATUS_NAT_STATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_NAT_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_WB_STATE_FIELD_MASK 0x00008000
#define NATC_DDR_CFG_SM_STATUS_WB_STATE_FIELD_WIDTH 1
#define NATC_DDR_CFG_SM_STATUS_WB_STATE_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_WB_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_RUNNER_CMD_STATE_FIELD_MASK 0x00010000
#define NATC_DDR_CFG_SM_STATUS_RUNNER_CMD_STATE_FIELD_WIDTH 1
#define NATC_DDR_CFG_SM_STATUS_RUNNER_CMD_STATE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_RUNNER_CMD_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_DDR_REP_STATE_FIELD_MASK 0x000E0000
#define NATC_DDR_CFG_SM_STATUS_DDR_REP_STATE_FIELD_WIDTH 3
#define NATC_DDR_CFG_SM_STATUS_DDR_REP_STATE_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_DDR_REP_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_DDR_REQ_STATE_FIELD_MASK 0x00300000
#define NATC_DDR_CFG_SM_STATUS_DDR_REQ_STATE_FIELD_WIDTH 2
#define NATC_DDR_CFG_SM_STATUS_DDR_REQ_STATE_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_DDR_REQ_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_APB_STATE_FIELD_MASK 0x00C00000
#define NATC_DDR_CFG_SM_STATUS_APB_STATE_FIELD_WIDTH 2
#define NATC_DDR_CFG_SM_STATUS_APB_STATE_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_APB_STATE_FIELD;
#endif
#define NATC_DDR_CFG_SM_STATUS_DEBUG_SEL_FIELD_MASK 0x03000000
#define NATC_DDR_CFG_SM_STATUS_DEBUG_SEL_FIELD_WIDTH 2
#define NATC_DDR_CFG_SM_STATUS_DEBUG_SEL_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_SM_STATUS_DEBUG_SEL_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_SM_STATUS_REG;
#define NATC_DDR_CFG_SM_STATUS_REG_OFFSET 0x0000039C

#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL0_FIELD_MASK 0x0000000F
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL0_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL0_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL1_FIELD_MASK 0x000000F0
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL1_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL1_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL1_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL2_FIELD_MASK 0x00000F00
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL2_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL2_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL2_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL3_FIELD_MASK 0x0000F000
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL3_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL3_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL3_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL4_FIELD_MASK 0x000F0000
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL4_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL4_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL4_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL5_FIELD_MASK 0x00F00000
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL5_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL5_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL5_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL6_FIELD_MASK 0x0F000000
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL6_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL6_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL6_FIELD;
#endif
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL7_FIELD_MASK 0xF0000000
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL7_FIELD_WIDTH 4
#define NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL7_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec NATC_DDR_CFG_DDR_HASH_MODE_DDR_HASH_MODE_TBL7_FIELD;
#endif
extern const ru_reg_rec NATC_DDR_CFG_DDR_HASH_MODE_REG;
#define NATC_DDR_CFG_DDR_HASH_MODE_REG_OFFSET 0x000004B0

extern const ru_block_rec NATC_DDR_CFG_BLOCK;

#endif
