--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.710ns.
--------------------------------------------------------------------------------
Slack:                  5.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.AMUX    Tshcko                0.594   df/count<10>
                                                       df/count_9
    SLICE_X89Y81.B1      net (fanout=2)        0.826   df/count<9>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.676ns logic, 2.850ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  5.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.BMUX    Tshcko                0.591   df/count<10>
                                                       df/count_11
    SLICE_X89Y81.B4      net (fanout=2)        0.733   df/count<11>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.673ns logic, 2.757ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  5.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.AQ      Tcko                  0.456   df/clkout
                                                       df/count_5
    SLICE_X89Y82.D3      net (fanout=2)        0.838   df/count<5>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (1.538ns logic, 2.838ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  5.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.BQ      Tcko                  0.456   df/count<10>
                                                       df/count_10
    SLICE_X89Y81.B2      net (fanout=2)        0.810   df/count<10>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (1.538ns logic, 2.834ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  5.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.AQ      Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X89Y82.D1      net (fanout=2)        0.824   df/count<0>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.538ns logic, 2.824ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.DQ      Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X89Y82.D2      net (fanout=2)        0.810   df/count<3>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.538ns logic, 2.810ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X89Y82.D5      net (fanout=2)        0.556   df/count<2>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.674ns logic, 2.556ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.574 - 1.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y80.AQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X89Y81.B3      net (fanout=2)        0.652   df/count<7>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.538ns logic, 2.676ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  5.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CQ      Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X89Y82.D4      net (fanout=2)        0.585   df/count<1>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.538ns logic, 2.585ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.AMUX    Tshcko                0.594   df/clkout
                                                       df/count_6
    SLICE_X89Y81.B6      net (fanout=2)        0.310   df/count<6>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.676ns logic, 2.334ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  5.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.DMUX    Tshcko                0.594   df/count<3>
                                                       df/count_4
    SLICE_X89Y82.D6      net (fanout=2)        0.315   df/count<4>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.676ns logic, 2.315ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  5.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.AQ      Tcko                  0.456   df/count<10>
                                                       df/count_8
    SLICE_X89Y81.B5      net (fanout=2)        0.421   df/count<8>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.538ns logic, 2.445ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  6.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.373ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.AMUX    Tshcko                0.594   df/count<10>
                                                       df/count_9
    SLICE_X89Y81.B1      net (fanout=2)        0.826   df/count<9>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (0.900ns logic, 2.473ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.159 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X88Y81.C2      net (fanout=2)        0.809   df/count<2>
    SLICE_X88Y81.COUT    Topcyc                0.504   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y82.DMUX    Tcind                 0.498   df/Mcount_count_cy<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X89Y80.A2      net (fanout=1)        0.804   Result<7>1
    SLICE_X89Y80.CLK     Tas                   0.105   df/count<7>
                                                       df/count_7_rstpot
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.312ns (1.699ns logic, 1.613ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/clkout (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/clkout to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.DQ      Tcko                  0.456   df/clkout
                                                       df/clkout
    SLICE_X89Y80.A5      net (fanout=15)       0.595   df/clkout
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.175   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.414ns logic, 1.770ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  6.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.BMUX    Tshcko                0.591   df/count<10>
                                                       df/count_11
    SLICE_X89Y81.B4      net (fanout=2)        0.733   df/count<11>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (0.897ns logic, 2.380ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  6.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.255ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X88Y81.C2      net (fanout=2)        0.809   df/count<2>
    SLICE_X88Y81.COUT    Topcyc                0.504   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y82.COUT    Tbyp                  0.117   df/Mcount_count_cy<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X88Y83.DMUX    Tcind                 0.498   Result<11>1
                                                       df/Mcount_count_xor<11>
    SLICE_X89Y83.B2      net (fanout=1)        0.658   Result<11>1
    SLICE_X89Y83.CLK     Tas                   0.077   df/count<10>
                                                       df/Mcount_count_eqn_111
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (1.788ns logic, 1.467ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  6.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.162 - 0.187)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y83.BQ      Tcko                  0.456   df/count<10>
                                                       df/count_10
    SLICE_X89Y81.B2      net (fanout=2)        0.810   df/count<10>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.762ns logic, 2.457ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  6.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.162 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.AQ      Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X89Y82.D1      net (fanout=2)        0.824   df/count<0>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (0.762ns logic, 2.447ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  6.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.AQ      Tcko                  0.456   df/clkout
                                                       df/count_5
    SLICE_X89Y82.D3      net (fanout=2)        0.838   df/count<5>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (0.762ns logic, 2.461ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  6.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.162 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.DQ      Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X89Y82.D2      net (fanout=2)        0.810   df/count<3>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.762ns logic, 2.433ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  6.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X88Y81.C2      net (fanout=2)        0.809   df/count<2>
    SLICE_X88Y81.COUT    Topcyc                0.504   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y82.COUT    Tbyp                  0.117   df/Mcount_count_cy<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X88Y83.AMUX    Tcina                 0.390   Result<11>1
                                                       df/Mcount_count_xor<11>
    SLICE_X89Y83.A3      net (fanout=1)        0.647   Result<8>1
    SLICE_X89Y83.CLK     Tas                   0.095   df/count<10>
                                                       df/Mcount_count_eqn_81
                                                       df/count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (1.698ns logic, 1.456ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  6.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.162 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X89Y82.D5      net (fanout=2)        0.556   df/count<2>
    SLICE_X89Y82.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A3      net (fanout=7)        0.825   df/count[31]_GND_2_o_equal_3_o<31>
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.898ns logic, 2.179ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  6.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.061ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y80.AQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X89Y81.B3      net (fanout=2)        0.652   df/count<7>
    SLICE_X89Y81.B       Tilo                  0.124   df/count<3>
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y80.A1      net (fanout=7)        0.849   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y80.A       Tilo                  0.124   df/count<7>
                                                       df/clkout_rstpot
    SLICE_X89Y82.DX      net (fanout=2)        0.798   df/clkout_rstpot
    SLICE_X89Y82.CLK     Tdick                 0.058   df/clkout
                                                       df/clkout
    -------------------------------------------------  ---------------------------
    Total                                      3.061ns (0.762ns logic, 2.299ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  6.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.163 - 0.184)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y81.CMUX    Tshcko                0.592   df/count<3>
                                                       df/count_2
    SLICE_X88Y81.C2      net (fanout=2)        0.809   df/count<2>
    SLICE_X88Y81.COUT    Topcyc                0.504   df/Mcount_count_cy<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X88Y82.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X88Y82.COUT    Tbyp                  0.117   df/Mcount_count_cy<7>
                                                       df/Mcount_count_cy<7>
    SLICE_X88Y83.CIN     net (fanout=1)        0.000   df/Mcount_count_cy<7>
    SLICE_X88Y83.CMUX    Tcinc                 0.416   Result<11>1
                                                       df/Mcount_count_xor<11>
    SLICE_X89Y83.B3      net (fanout=1)        0.501   Result<10>1
    SLICE_X89Y83.CLK     Tas                   0.093   df/count<10>
                                                       df/Mcount_count_eqn_101
                                                       df/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (1.722ns logic, 1.310ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X89Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X89Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X89Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: df/count<3>/SR
  Logical resource: df/count_2/SR
  Location pin: SLICE_X89Y81.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: df/count<3>/SR
  Logical resource: df/count_4/SR
  Location pin: SLICE_X89Y81.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X89Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/clkout/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X89Y82.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.710|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248 paths, 0 nets, and 61 connections

Design statistics:
   Minimum period:   4.710ns{1}   (Maximum frequency: 212.314MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  2 19:30:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



