Command: vcs -Mupdate tb.sv -o salida -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Sat Oct 18 16:37:35 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb.sv'
Parsing included file 'test.sv'.
Parsing included file 'env.sv'.
Parsing included file 'transactions.sv'.
Back to file 'env.sv'.
Parsing included file 'md_rx_agent.sv'.
Back to file 'env.sv'.
Parsing included file 'md_tx_agent.sv'.
Back to file 'env.sv'.
Parsing included file 'apb_agent.sv'.
Back to file 'env.sv'.
Parsing included file 'checker.sv'.
Back to file 'env.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'env.sv'.
Back to file 'test.sv'.
Back to file 'tb.sv'.
Parsing included file 'cfs_aligner.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_synch.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_synch_fifo.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_rx_ctrl.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_ctrl.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_tx_ctrl.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_edge_detect.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_regs.v'.
Back to file 'tb.sv'.
Parsing included file 'cfs_aligner_core.v'.
Back to file 'tb.sv'.
Top Level Modules:
       tb_aligner
TimeScale is 1 ns / 1 ps
VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
7 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module md_rx_interface
recompiling module md_tx_interface
recompiling module apb_interface
recompiling module cfs_aligner
recompiling module cfs_synch_fifo
recompiling module tb_aligner
All of 7 modules done
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../salida ]; then chmod a-x ../salida; fi
g++  -o ../salida      -rdynamic  -Wl,-rpath='$ORIGIN'/salida.daidir -Wl,-rpath=./salida.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1696951_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../salida up to date
CPU time: 3.086 seconds to compile + .827 seconds to elab + .843 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
