
Matrice_Led_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005160  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  0800526c  0800526c  0001526c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080053f4  080053f4  000153f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080053f8  080053f8  000153f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000094  20000000  080053fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000025f4  20000098  08005490  00020098  2**3
                  ALLOC
  7 ._user_heap_stack 00000604  2000268c  08005490  0002268c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001b0e5  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000352d  00000000  00000000  0003b1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    0000e821  00000000  00000000  0003e6cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001048  00000000  00000000  0004cef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000f80  00000000  00000000  0004df38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00019dd8  00000000  00000000  0004eeb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019697  00000000  00000000  00068c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008fe93  00000000  00000000  00082327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001121ba  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000036a4  00000000  00000000  00112210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000098 	.word	0x20000098
 8000128:	00000000 	.word	0x00000000
 800012c:	08005254 	.word	0x08005254

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000009c 	.word	0x2000009c
 8000148:	08005254 	.word	0x08005254

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b510      	push	{r4, lr}
 800014e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000150:	4b0e      	ldr	r3, [pc, #56]	; (800018c <HAL_InitTick+0x40>)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0c      	ldr	r2, [pc, #48]	; (8000190 <HAL_InitTick+0x44>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 fbea 	bl	800093c <HAL_SYSTICK_Config>
 8000168:	b968      	cbnz	r0, 8000186 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016a:	2c0f      	cmp	r4, #15
 800016c:	d901      	bls.n	8000172 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800016e:	2001      	movs	r0, #1
 8000170:	e00a      	b.n	8000188 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000172:	2200      	movs	r2, #0
 8000174:	4621      	mov	r1, r4
 8000176:	f04f 30ff 	mov.w	r0, #4294967295
 800017a:	f000 fb8b 	bl	8000894 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017e:	4b03      	ldr	r3, [pc, #12]	; (800018c <HAL_InitTick+0x40>)
 8000180:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000182:	2000      	movs	r0, #0
 8000184:	e000      	b.n	8000188 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000186:	2001      	movs	r0, #1
}
 8000188:	bd10      	pop	{r4, pc}
 800018a:	bf00      	nop
 800018c:	20000000 	.word	0x20000000
 8000190:	2000002c 	.word	0x2000002c

08000194 <HAL_Init>:
{
 8000194:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000196:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
 8000198:	6813      	ldr	r3, [r2, #0]
 800019a:	f043 0310 	orr.w	r3, r3, #16
 800019e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a0:	2003      	movs	r0, #3
 80001a2:	f000 fb65 	bl	8000870 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f003 fdfa 	bl	8003da4 <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	6811      	ldr	r1, [r2, #0]
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <HAL_IncTick+0x14>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
}
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000108 	.word	0x20000108
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000108 	.word	0x20000108

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80001ea:	d002      	beq.n	80001f2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <HAL_Delay+0x24>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f2:	f7ff ffed 	bl	80001d0 <HAL_GetTick>
 80001f6:	1b40      	subs	r0, r0, r5
 80001f8:	42a0      	cmp	r0, r4
 80001fa:	d3fa      	bcc.n	80001f2 <HAL_Delay+0x16>
  {
  }
}
 80001fc:	bd38      	pop	{r3, r4, r5, pc}
 80001fe:	bf00      	nop
 8000200:	20000000 	.word	0x20000000

08000204 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000204:	2800      	cmp	r0, #0
 8000206:	f000 80a1 	beq.w	800034c <HAL_CAN_Init+0x148>
{
 800020a:	b538      	push	{r3, r4, r5, lr}
 800020c:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800020e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000212:	b1d3      	cbz	r3, 800024a <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000214:	6822      	ldr	r2, [r4, #0]
 8000216:	6813      	ldr	r3, [r2, #0]
 8000218:	f043 0301 	orr.w	r3, r3, #1
 800021c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800021e:	f7ff ffd7 	bl	80001d0 <HAL_GetTick>
 8000222:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000224:	6823      	ldr	r3, [r4, #0]
 8000226:	685a      	ldr	r2, [r3, #4]
 8000228:	f012 0f01 	tst.w	r2, #1
 800022c:	d110      	bne.n	8000250 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800022e:	f7ff ffcf 	bl	80001d0 <HAL_GetTick>
 8000232:	1b40      	subs	r0, r0, r5
 8000234:	280a      	cmp	r0, #10
 8000236:	d9f5      	bls.n	8000224 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000238:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800023a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800023e:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000240:	2305      	movs	r3, #5
 8000242:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000246:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000248:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800024a:	f003 fdcd 	bl	8003de8 <HAL_CAN_MspInit>
 800024e:	e7e1      	b.n	8000214 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000250:	681a      	ldr	r2, [r3, #0]
 8000252:	f022 0202 	bic.w	r2, r2, #2
 8000256:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000258:	f7ff ffba 	bl	80001d0 <HAL_GetTick>
 800025c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800025e:	6823      	ldr	r3, [r4, #0]
 8000260:	685a      	ldr	r2, [r3, #4]
 8000262:	f012 0f02 	tst.w	r2, #2
 8000266:	d00d      	beq.n	8000284 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000268:	f7ff ffb2 	bl	80001d0 <HAL_GetTick>
 800026c:	1b40      	subs	r0, r0, r5
 800026e:	280a      	cmp	r0, #10
 8000270:	d9f5      	bls.n	800025e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000274:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000278:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800027a:	2305      	movs	r3, #5
 800027c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000280:	2001      	movs	r0, #1
 8000282:	e7e1      	b.n	8000248 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000284:	7e22      	ldrb	r2, [r4, #24]
 8000286:	2a01      	cmp	r2, #1
 8000288:	d03d      	beq.n	8000306 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000290:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000292:	7e63      	ldrb	r3, [r4, #25]
 8000294:	2b01      	cmp	r3, #1
 8000296:	d03b      	beq.n	8000310 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000298:	6822      	ldr	r2, [r4, #0]
 800029a:	6813      	ldr	r3, [r2, #0]
 800029c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002a0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 80002a2:	7ea3      	ldrb	r3, [r4, #26]
 80002a4:	2b01      	cmp	r3, #1
 80002a6:	d039      	beq.n	800031c <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80002a8:	6822      	ldr	r2, [r4, #0]
 80002aa:	6813      	ldr	r3, [r2, #0]
 80002ac:	f023 0320 	bic.w	r3, r3, #32
 80002b0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80002b2:	7ee3      	ldrb	r3, [r4, #27]
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d037      	beq.n	8000328 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80002b8:	6822      	ldr	r2, [r4, #0]
 80002ba:	6813      	ldr	r3, [r2, #0]
 80002bc:	f043 0310 	orr.w	r3, r3, #16
 80002c0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80002c2:	7f23      	ldrb	r3, [r4, #28]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d035      	beq.n	8000334 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80002c8:	6822      	ldr	r2, [r4, #0]
 80002ca:	6813      	ldr	r3, [r2, #0]
 80002cc:	f023 0308 	bic.w	r3, r3, #8
 80002d0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80002d2:	7f63      	ldrb	r3, [r4, #29]
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d033      	beq.n	8000340 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80002d8:	6822      	ldr	r2, [r4, #0]
 80002da:	6813      	ldr	r3, [r2, #0]
 80002dc:	f023 0304 	bic.w	r3, r3, #4
 80002e0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80002e2:	68a3      	ldr	r3, [r4, #8]
 80002e4:	68e2      	ldr	r2, [r4, #12]
 80002e6:	4313      	orrs	r3, r2
 80002e8:	6922      	ldr	r2, [r4, #16]
 80002ea:	4313      	orrs	r3, r2
 80002ec:	6962      	ldr	r2, [r4, #20]
 80002ee:	4313      	orrs	r3, r2
 80002f0:	6862      	ldr	r2, [r4, #4]
 80002f2:	3a01      	subs	r2, #1
 80002f4:	6821      	ldr	r1, [r4, #0]
 80002f6:	4313      	orrs	r3, r2
 80002f8:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80002fa:	2000      	movs	r0, #0
 80002fc:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80002fe:	2301      	movs	r3, #1
 8000300:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000304:	e7a0      	b.n	8000248 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	e7c0      	b.n	8000292 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000310:	6822      	ldr	r2, [r4, #0]
 8000312:	6813      	ldr	r3, [r2, #0]
 8000314:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000318:	6013      	str	r3, [r2, #0]
 800031a:	e7c2      	b.n	80002a2 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800031c:	6822      	ldr	r2, [r4, #0]
 800031e:	6813      	ldr	r3, [r2, #0]
 8000320:	f043 0320 	orr.w	r3, r3, #32
 8000324:	6013      	str	r3, [r2, #0]
 8000326:	e7c4      	b.n	80002b2 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000328:	6822      	ldr	r2, [r4, #0]
 800032a:	6813      	ldr	r3, [r2, #0]
 800032c:	f023 0310 	bic.w	r3, r3, #16
 8000330:	6013      	str	r3, [r2, #0]
 8000332:	e7c6      	b.n	80002c2 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000334:	6822      	ldr	r2, [r4, #0]
 8000336:	6813      	ldr	r3, [r2, #0]
 8000338:	f043 0308 	orr.w	r3, r3, #8
 800033c:	6013      	str	r3, [r2, #0]
 800033e:	e7c8      	b.n	80002d2 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000340:	6822      	ldr	r2, [r4, #0]
 8000342:	6813      	ldr	r3, [r2, #0]
 8000344:	f043 0304 	orr.w	r3, r3, #4
 8000348:	6013      	str	r3, [r2, #0]
 800034a:	e7ca      	b.n	80002e2 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800034c:	2001      	movs	r0, #1
}
 800034e:	4770      	bx	lr

08000350 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000350:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000352:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000356:	3b01      	subs	r3, #1
 8000358:	b2db      	uxtb	r3, r3
 800035a:	2b01      	cmp	r3, #1
 800035c:	d905      	bls.n	800036a <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800035e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000360:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000364:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000366:	2001      	movs	r0, #1
  }
}
 8000368:	4770      	bx	lr
{
 800036a:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800036c:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000370:	f043 0301 	orr.w	r3, r3, #1
 8000374:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000378:	694b      	ldr	r3, [r1, #20]
 800037a:	f003 031f 	and.w	r3, r3, #31
 800037e:	2001      	movs	r0, #1
 8000380:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000384:	f8d2 021c 	ldr.w	r0, [r2, #540]	; 0x21c
 8000388:	43dc      	mvns	r4, r3
 800038a:	ea20 0003 	bic.w	r0, r0, r3
 800038e:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000392:	69c8      	ldr	r0, [r1, #28]
 8000394:	b9a8      	cbnz	r0, 80003c2 <HAL_CAN_ConfigFilter+0x72>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000396:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 800039a:	4020      	ands	r0, r4
 800039c:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80003a0:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80003a2:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80003a4:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80003a6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80003aa:	3048      	adds	r0, #72	; 0x48
 80003ac:	f842 5030 	str.w	r5, [r2, r0, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80003b0:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80003b2:	880d      	ldrh	r5, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80003b4:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80003b6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80003ba:	3048      	adds	r0, #72	; 0x48
 80003bc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80003c0:	6045      	str	r5, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80003c2:	69c8      	ldr	r0, [r1, #28]
 80003c4:	2801      	cmp	r0, #1
 80003c6:	d019      	beq.n	80003fc <HAL_CAN_ConfigFilter+0xac>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80003c8:	6988      	ldr	r0, [r1, #24]
 80003ca:	bb70      	cbnz	r0, 800042a <HAL_CAN_ConfigFilter+0xda>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80003cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80003d0:	4020      	ands	r0, r4
 80003d2:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80003d6:	6908      	ldr	r0, [r1, #16]
 80003d8:	bb68      	cbnz	r0, 8000436 <HAL_CAN_ConfigFilter+0xe6>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80003da:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 80003de:	4004      	ands	r4, r0
 80003e0:	f8c2 4214 	str.w	r4, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80003e4:	6a09      	ldr	r1, [r1, #32]
 80003e6:	2901      	cmp	r1, #1
 80003e8:	d02b      	beq.n	8000442 <HAL_CAN_ConfigFilter+0xf2>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80003ea:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80003ee:	f023 0301 	bic.w	r3, r3, #1
 80003f2:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 80003f6:	2000      	movs	r0, #0
}
 80003f8:	bc70      	pop	{r4, r5, r6}
 80003fa:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80003fc:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8000400:	4318      	orrs	r0, r3
 8000402:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000406:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000408:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800040a:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800040c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000410:	3048      	adds	r0, #72	; 0x48
 8000412:	f842 5030 	str.w	r5, [r2, r0, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000416:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000418:	898d      	ldrh	r5, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800041a:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800041c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000420:	3048      	adds	r0, #72	; 0x48
 8000422:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000426:	6045      	str	r5, [r0, #4]
 8000428:	e7ce      	b.n	80003c8 <HAL_CAN_ConfigFilter+0x78>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800042a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800042e:	4318      	orrs	r0, r3
 8000430:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
 8000434:	e7cf      	b.n	80003d6 <HAL_CAN_ConfigFilter+0x86>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000436:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 800043a:	4318      	orrs	r0, r3
 800043c:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 8000440:	e7d0      	b.n	80003e4 <HAL_CAN_ConfigFilter+0x94>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000442:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8000446:	430b      	orrs	r3, r1
 8000448:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 800044c:	e7cd      	b.n	80003ea <HAL_CAN_ConfigFilter+0x9a>

0800044e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800044e:	b570      	push	{r4, r5, r6, lr}
 8000450:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000452:	f890 5020 	ldrb.w	r5, [r0, #32]
 8000456:	b2ed      	uxtb	r5, r5
 8000458:	2d01      	cmp	r5, #1
 800045a:	d006      	beq.n	800046a <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800045c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800045e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000462:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000464:	2501      	movs	r5, #1
  }
}
 8000466:	4628      	mov	r0, r5
 8000468:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 800046a:	2302      	movs	r3, #2
 800046c:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000470:	6802      	ldr	r2, [r0, #0]
 8000472:	6813      	ldr	r3, [r2, #0]
 8000474:	f023 0301 	bic.w	r3, r3, #1
 8000478:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800047a:	f7ff fea9 	bl	80001d0 <HAL_GetTick>
 800047e:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000480:	6823      	ldr	r3, [r4, #0]
 8000482:	685b      	ldr	r3, [r3, #4]
 8000484:	f013 0f01 	tst.w	r3, #1
 8000488:	d00c      	beq.n	80004a4 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800048a:	f7ff fea1 	bl	80001d0 <HAL_GetTick>
 800048e:	1b83      	subs	r3, r0, r6
 8000490:	2b0a      	cmp	r3, #10
 8000492:	d9f5      	bls.n	8000480 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000494:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000496:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800049a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800049c:	2305      	movs	r3, #5
 800049e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 80004a2:	e7e0      	b.n	8000466 <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80004a4:	2500      	movs	r5, #0
 80004a6:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 80004a8:	e7dd      	b.n	8000466 <HAL_CAN_Start+0x18>

080004aa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80004aa:	b430      	push	{r4, r5}
  HAL_CAN_StateTypeDef state = hcan->State;
 80004ac:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80004b0:	3c01      	subs	r4, #1
 80004b2:	b2e4      	uxtb	r4, r4
 80004b4:	2c01      	cmp	r4, #1
 80004b6:	f200 8091 	bhi.w	80005dc <HAL_CAN_GetRxMessage+0x132>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80004ba:	b951      	cbnz	r1, 80004d2 <HAL_CAN_GetRxMessage+0x28>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80004bc:	6804      	ldr	r4, [r0, #0]
 80004be:	68e4      	ldr	r4, [r4, #12]
 80004c0:	f014 0f03 	tst.w	r4, #3
 80004c4:	d110      	bne.n	80004e8 <HAL_CAN_GetRxMessage+0x3e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80004c6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80004c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004cc:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 80004ce:	2001      	movs	r0, #1
 80004d0:	e089      	b.n	80005e6 <HAL_CAN_GetRxMessage+0x13c>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80004d2:	6804      	ldr	r4, [r0, #0]
 80004d4:	6924      	ldr	r4, [r4, #16]
 80004d6:	f014 0f03 	tst.w	r4, #3
 80004da:	d105      	bne.n	80004e8 <HAL_CAN_GetRxMessage+0x3e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80004dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80004de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004e2:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 80004e4:	2001      	movs	r0, #1
 80004e6:	e07e      	b.n	80005e6 <HAL_CAN_GetRxMessage+0x13c>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80004e8:	6805      	ldr	r5, [r0, #0]
 80004ea:	f101 041b 	add.w	r4, r1, #27
 80004ee:	0124      	lsls	r4, r4, #4
 80004f0:	592c      	ldr	r4, [r5, r4]
 80004f2:	f004 0404 	and.w	r4, r4, #4
 80004f6:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80004f8:	2c00      	cmp	r4, #0
 80004fa:	d161      	bne.n	80005c0 <HAL_CAN_GetRxMessage+0x116>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80004fc:	6805      	ldr	r5, [r0, #0]
 80004fe:	f101 041b 	add.w	r4, r1, #27
 8000502:	0124      	lsls	r4, r4, #4
 8000504:	592c      	ldr	r4, [r5, r4]
 8000506:	0d64      	lsrs	r4, r4, #21
 8000508:	6014      	str	r4, [r2, #0]
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800050a:	6805      	ldr	r5, [r0, #0]
 800050c:	f101 041b 	add.w	r4, r1, #27
 8000510:	0124      	lsls	r4, r4, #4
 8000512:	592d      	ldr	r5, [r5, r4]
 8000514:	f005 0502 	and.w	r5, r5, #2
 8000518:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800051a:	6805      	ldr	r5, [r0, #0]
 800051c:	4425      	add	r5, r4
 800051e:	686d      	ldr	r5, [r5, #4]
 8000520:	f005 050f 	and.w	r5, r5, #15
 8000524:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000526:	6805      	ldr	r5, [r0, #0]
 8000528:	4425      	add	r5, r4
 800052a:	686d      	ldr	r5, [r5, #4]
 800052c:	f3c5 2507 	ubfx	r5, r5, #8, #8
 8000530:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000532:	6805      	ldr	r5, [r0, #0]
 8000534:	442c      	add	r4, r5
 8000536:	6864      	ldr	r4, [r4, #4]
 8000538:	0c24      	lsrs	r4, r4, #16
 800053a:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800053c:	6802      	ldr	r2, [r0, #0]
 800053e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000542:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000546:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000548:	6802      	ldr	r2, [r0, #0]
 800054a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800054e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000552:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000556:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000558:	6802      	ldr	r2, [r0, #0]
 800055a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800055e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000562:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8000566:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000568:	6802      	ldr	r2, [r0, #0]
 800056a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800056e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000572:	0e12      	lsrs	r2, r2, #24
 8000574:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000576:	6802      	ldr	r2, [r0, #0]
 8000578:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800057c:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000580:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000582:	6802      	ldr	r2, [r0, #0]
 8000584:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000588:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800058c:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000590:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000592:	6802      	ldr	r2, [r0, #0]
 8000594:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000598:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800059c:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80005a0:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80005a2:	6802      	ldr	r2, [r0, #0]
 80005a4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80005a8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80005ac:	0e12      	lsrs	r2, r2, #24
 80005ae:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80005b0:	b971      	cbnz	r1, 80005d0 <HAL_CAN_GetRxMessage+0x126>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80005b2:	6802      	ldr	r2, [r0, #0]
 80005b4:	68d3      	ldr	r3, [r2, #12]
 80005b6:	f043 0320 	orr.w	r3, r3, #32
 80005ba:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 80005bc:	2000      	movs	r0, #0
 80005be:	e012      	b.n	80005e6 <HAL_CAN_GetRxMessage+0x13c>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80005c0:	6805      	ldr	r5, [r0, #0]
 80005c2:	f101 041b 	add.w	r4, r1, #27
 80005c6:	0124      	lsls	r4, r4, #4
 80005c8:	592c      	ldr	r4, [r5, r4]
 80005ca:	08e4      	lsrs	r4, r4, #3
 80005cc:	6054      	str	r4, [r2, #4]
 80005ce:	e79c      	b.n	800050a <HAL_CAN_GetRxMessage+0x60>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80005d0:	6802      	ldr	r2, [r0, #0]
 80005d2:	6913      	ldr	r3, [r2, #16]
 80005d4:	f043 0320 	orr.w	r3, r3, #32
 80005d8:	6113      	str	r3, [r2, #16]
 80005da:	e7ef      	b.n	80005bc <HAL_CAN_GetRxMessage+0x112>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80005dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80005de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005e2:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80005e4:	2001      	movs	r0, #1
  }
}
 80005e6:	bc30      	pop	{r4, r5}
 80005e8:	4770      	bx	lr

080005ea <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80005ea:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80005ee:	3b01      	subs	r3, #1
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d905      	bls.n	8000602 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80005f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80005f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005fc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80005fe:	2001      	movs	r0, #1
  }
}
 8000600:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000602:	6802      	ldr	r2, [r0, #0]
 8000604:	6953      	ldr	r3, [r2, #20]
 8000606:	4319      	orrs	r1, r3
 8000608:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 800060a:	2000      	movs	r0, #0
 800060c:	4770      	bx	lr

0800060e <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800060e:	4770      	bx	lr

08000610 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000610:	4770      	bx	lr

08000612 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000612:	4770      	bx	lr

08000614 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000614:	4770      	bx	lr

08000616 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000616:	4770      	bx	lr

08000618 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000618:	4770      	bx	lr

0800061a <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800061a:	4770      	bx	lr

0800061c <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800061c:	4770      	bx	lr

0800061e <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800061e:	4770      	bx	lr

08000620 <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8000620:	4770      	bx	lr

08000622 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8000622:	4770      	bx	lr

08000624 <HAL_CAN_IRQHandler>:
{
 8000624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000628:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800062a:	6803      	ldr	r3, [r0, #0]
 800062c:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800062e:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000632:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000634:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000638:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800063c:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000640:	f014 0601 	ands.w	r6, r4, #1
 8000644:	d03b      	beq.n	80006be <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000646:	f017 0601 	ands.w	r6, r7, #1
 800064a:	d016      	beq.n	800067a <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800064c:	2201      	movs	r2, #1
 800064e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000650:	f017 0f02 	tst.w	r7, #2
 8000654:	d108      	bne.n	8000668 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000656:	f017 0f04 	tst.w	r7, #4
 800065a:	d10c      	bne.n	8000676 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800065c:	f017 0608 	ands.w	r6, r7, #8
 8000660:	d006      	beq.n	8000670 <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000662:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8000666:	e008      	b.n	800067a <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000668:	f7ff ffd1 	bl	800060e <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800066c:	2600      	movs	r6, #0
 800066e:	e004      	b.n	800067a <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000670:	f7ff ffd0 	bl	8000614 <HAL_CAN_TxMailbox0AbortCallback>
 8000674:	e001      	b.n	800067a <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000676:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800067a:	f417 7f80 	tst.w	r7, #256	; 0x100
 800067e:	d00d      	beq.n	800069c <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000680:	682b      	ldr	r3, [r5, #0]
 8000682:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000686:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000688:	f417 7f00 	tst.w	r7, #512	; 0x200
 800068c:	f040 8086 	bne.w	800079c <HAL_CAN_IRQHandler+0x178>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000690:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8000694:	f000 8086 	beq.w	80007a4 <HAL_CAN_IRQHandler+0x180>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000698:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800069c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80006a0:	d00d      	beq.n	80006be <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80006a2:	682b      	ldr	r3, [r5, #0]
 80006a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006a8:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80006aa:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80006ae:	f040 8083 	bne.w	80007b8 <HAL_CAN_IRQHandler+0x194>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80006b2:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 80006b6:	f000 8083 	beq.w	80007c0 <HAL_CAN_IRQHandler+0x19c>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80006ba:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80006be:	f014 0f08 	tst.w	r4, #8
 80006c2:	d007      	beq.n	80006d4 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80006c4:	f01b 0f10 	tst.w	fp, #16
 80006c8:	d004      	beq.n	80006d4 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80006ca:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80006ce:	682b      	ldr	r3, [r5, #0]
 80006d0:	2210      	movs	r2, #16
 80006d2:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80006d4:	f014 0f04 	tst.w	r4, #4
 80006d8:	d002      	beq.n	80006e0 <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80006da:	f01b 0f08 	tst.w	fp, #8
 80006de:	d179      	bne.n	80007d4 <HAL_CAN_IRQHandler+0x1b0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80006e0:	f014 0f02 	tst.w	r4, #2
 80006e4:	d004      	beq.n	80006f0 <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80006e6:	682b      	ldr	r3, [r5, #0]
 80006e8:	68db      	ldr	r3, [r3, #12]
 80006ea:	f013 0f03 	tst.w	r3, #3
 80006ee:	d178      	bne.n	80007e2 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80006f0:	f014 0f40 	tst.w	r4, #64	; 0x40
 80006f4:	d007      	beq.n	8000706 <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80006f6:	f01a 0f10 	tst.w	sl, #16
 80006fa:	d004      	beq.n	8000706 <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80006fc:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000700:	682b      	ldr	r3, [r5, #0]
 8000702:	2210      	movs	r2, #16
 8000704:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000706:	f014 0f20 	tst.w	r4, #32
 800070a:	d002      	beq.n	8000712 <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800070c:	f01a 0f08 	tst.w	sl, #8
 8000710:	d16b      	bne.n	80007ea <HAL_CAN_IRQHandler+0x1c6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000712:	f014 0f10 	tst.w	r4, #16
 8000716:	d004      	beq.n	8000722 <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000718:	682b      	ldr	r3, [r5, #0]
 800071a:	691b      	ldr	r3, [r3, #16]
 800071c:	f013 0f03 	tst.w	r3, #3
 8000720:	d16a      	bne.n	80007f8 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000722:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 8000726:	d002      	beq.n	800072e <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000728:	f018 0f10 	tst.w	r8, #16
 800072c:	d168      	bne.n	8000800 <HAL_CAN_IRQHandler+0x1dc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800072e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8000732:	d002      	beq.n	800073a <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000734:	f018 0f08 	tst.w	r8, #8
 8000738:	d169      	bne.n	800080e <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800073a:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800073e:	d07a      	beq.n	8000836 <HAL_CAN_IRQHandler+0x212>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000740:	f018 0f04 	tst.w	r8, #4
 8000744:	d074      	beq.n	8000830 <HAL_CAN_IRQHandler+0x20c>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000746:	f414 7f80 	tst.w	r4, #256	; 0x100
 800074a:	d004      	beq.n	8000756 <HAL_CAN_IRQHandler+0x132>
 800074c:	f019 0f01 	tst.w	r9, #1
 8000750:	d001      	beq.n	8000756 <HAL_CAN_IRQHandler+0x132>
        errorcode |= HAL_CAN_ERROR_EWG;
 8000752:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000756:	f414 7f00 	tst.w	r4, #512	; 0x200
 800075a:	d004      	beq.n	8000766 <HAL_CAN_IRQHandler+0x142>
 800075c:	f019 0f02 	tst.w	r9, #2
 8000760:	d001      	beq.n	8000766 <HAL_CAN_IRQHandler+0x142>
        errorcode |= HAL_CAN_ERROR_EPV;
 8000762:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000766:	f414 6f80 	tst.w	r4, #1024	; 0x400
 800076a:	d004      	beq.n	8000776 <HAL_CAN_IRQHandler+0x152>
 800076c:	f019 0f04 	tst.w	r9, #4
 8000770:	d001      	beq.n	8000776 <HAL_CAN_IRQHandler+0x152>
        errorcode |= HAL_CAN_ERROR_BOF;
 8000772:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000776:	f414 6f00 	tst.w	r4, #2048	; 0x800
 800077a:	d059      	beq.n	8000830 <HAL_CAN_IRQHandler+0x20c>
 800077c:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8000780:	d056      	beq.n	8000830 <HAL_CAN_IRQHandler+0x20c>
        switch (esrflags & CAN_ESR_LEC)
 8000782:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8000786:	d065      	beq.n	8000854 <HAL_CAN_IRQHandler+0x230>
 8000788:	d858      	bhi.n	800083c <HAL_CAN_IRQHandler+0x218>
 800078a:	f1b9 0f20 	cmp.w	r9, #32
 800078e:	d05e      	beq.n	800084e <HAL_CAN_IRQHandler+0x22a>
 8000790:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8000794:	d142      	bne.n	800081c <HAL_CAN_IRQHandler+0x1f8>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000796:	f046 0620 	orr.w	r6, r6, #32
            break;
 800079a:	e044      	b.n	8000826 <HAL_CAN_IRQHandler+0x202>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800079c:	4628      	mov	r0, r5
 800079e:	f7ff ff37 	bl	8000610 <HAL_CAN_TxMailbox1CompleteCallback>
 80007a2:	e77b      	b.n	800069c <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80007a4:	f417 6f00 	tst.w	r7, #2048	; 0x800
 80007a8:	d002      	beq.n	80007b0 <HAL_CAN_IRQHandler+0x18c>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80007aa:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 80007ae:	e775      	b.n	800069c <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80007b0:	4628      	mov	r0, r5
 80007b2:	f7ff ff30 	bl	8000616 <HAL_CAN_TxMailbox1AbortCallback>
 80007b6:	e771      	b.n	800069c <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80007b8:	4628      	mov	r0, r5
 80007ba:	f7ff ff2a 	bl	8000612 <HAL_CAN_TxMailbox2CompleteCallback>
 80007be:	e77e      	b.n	80006be <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80007c0:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 80007c4:	d002      	beq.n	80007cc <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80007c6:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 80007ca:	e778      	b.n	80006be <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80007cc:	4628      	mov	r0, r5
 80007ce:	f7ff ff23 	bl	8000618 <HAL_CAN_TxMailbox2AbortCallback>
 80007d2:	e774      	b.n	80006be <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80007d4:	682b      	ldr	r3, [r5, #0]
 80007d6:	2208      	movs	r2, #8
 80007d8:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80007da:	4628      	mov	r0, r5
 80007dc:	f7ff ff1d 	bl	800061a <HAL_CAN_RxFifo0FullCallback>
 80007e0:	e77e      	b.n	80006e0 <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80007e2:	4628      	mov	r0, r5
 80007e4:	f002 ffc2 	bl	800376c <HAL_CAN_RxFifo0MsgPendingCallback>
 80007e8:	e782      	b.n	80006f0 <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80007ea:	682b      	ldr	r3, [r5, #0]
 80007ec:	2208      	movs	r2, #8
 80007ee:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80007f0:	4628      	mov	r0, r5
 80007f2:	f7ff ff13 	bl	800061c <HAL_CAN_RxFifo1FullCallback>
 80007f6:	e78c      	b.n	8000712 <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80007f8:	4628      	mov	r0, r5
 80007fa:	f002 ffc6 	bl	800378a <HAL_CAN_RxFifo1MsgPendingCallback>
 80007fe:	e790      	b.n	8000722 <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000800:	682b      	ldr	r3, [r5, #0]
 8000802:	2210      	movs	r2, #16
 8000804:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8000806:	4628      	mov	r0, r5
 8000808:	f7ff ff09 	bl	800061e <HAL_CAN_SleepCallback>
 800080c:	e78f      	b.n	800072e <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800080e:	682b      	ldr	r3, [r5, #0]
 8000810:	2208      	movs	r2, #8
 8000812:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000814:	4628      	mov	r0, r5
 8000816:	f7ff ff03 	bl	8000620 <HAL_CAN_WakeUpFromRxMsgCallback>
 800081a:	e78e      	b.n	800073a <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 800081c:	f1b9 0f10 	cmp.w	r9, #16
 8000820:	d101      	bne.n	8000826 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_STF;
 8000822:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000826:	682a      	ldr	r2, [r5, #0]
 8000828:	6993      	ldr	r3, [r2, #24]
 800082a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800082e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000830:	682b      	ldr	r3, [r5, #0]
 8000832:	2204      	movs	r2, #4
 8000834:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000836:	b99e      	cbnz	r6, 8000860 <HAL_CAN_IRQHandler+0x23c>
}
 8000838:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (esrflags & CAN_ESR_LEC)
 800083c:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 8000840:	d00b      	beq.n	800085a <HAL_CAN_IRQHandler+0x236>
 8000842:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
 8000846:	d1ee      	bne.n	8000826 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000848:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 800084c:	e7eb      	b.n	8000826 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_FOR;
 800084e:	f046 0610 	orr.w	r6, r6, #16
            break;
 8000852:	e7e8      	b.n	8000826 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BR;
 8000854:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 8000858:	e7e5      	b.n	8000826 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BD;
 800085a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 800085e:	e7e2      	b.n	8000826 <HAL_CAN_IRQHandler+0x202>
    hcan->ErrorCode |= errorcode;
 8000860:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000862:	431e      	orrs	r6, r3
 8000864:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000866:	4628      	mov	r0, r5
 8000868:	f7ff fedb 	bl	8000622 <HAL_CAN_ErrorCallback>
}
 800086c:	e7e4      	b.n	8000838 <HAL_CAN_IRQHandler+0x214>
	...

08000870 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000870:	4a07      	ldr	r2, [pc, #28]	; (8000890 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000872:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000874:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000878:	041b      	lsls	r3, r3, #16
 800087a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800087c:	0200      	lsls	r0, r0, #8
 800087e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000882:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800088c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800088e:	4770      	bx	lr
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000894:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000896:	4b17      	ldr	r3, [pc, #92]	; (80008f4 <HAL_NVIC_SetPriority+0x60>)
 8000898:	68db      	ldr	r3, [r3, #12]
 800089a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800089e:	f1c3 0407 	rsb	r4, r3, #7
 80008a2:	2c04      	cmp	r4, #4
 80008a4:	bf28      	it	cs
 80008a6:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008a8:	1d1d      	adds	r5, r3, #4
 80008aa:	2d06      	cmp	r5, #6
 80008ac:	d918      	bls.n	80008e0 <HAL_NVIC_SetPriority+0x4c>
 80008ae:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b0:	f04f 35ff 	mov.w	r5, #4294967295
 80008b4:	fa05 f404 	lsl.w	r4, r5, r4
 80008b8:	ea21 0104 	bic.w	r1, r1, r4
 80008bc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008be:	fa05 f303 	lsl.w	r3, r5, r3
 80008c2:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008c6:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80008c8:	2800      	cmp	r0, #0
 80008ca:	db0b      	blt.n	80008e4 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008cc:	0109      	lsls	r1, r1, #4
 80008ce:	b2c9      	uxtb	r1, r1
 80008d0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80008d4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80008d8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80008dc:	bc30      	pop	{r4, r5}
 80008de:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e0:	2300      	movs	r3, #0
 80008e2:	e7e5      	b.n	80008b0 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008e4:	f000 000f 	and.w	r0, r0, #15
 80008e8:	0109      	lsls	r1, r1, #4
 80008ea:	b2c9      	uxtb	r1, r1
 80008ec:	4b02      	ldr	r3, [pc, #8]	; (80008f8 <HAL_NVIC_SetPriority+0x64>)
 80008ee:	5419      	strb	r1, [r3, r0]
 80008f0:	e7f4      	b.n	80008dc <HAL_NVIC_SetPriority+0x48>
 80008f2:	bf00      	nop
 80008f4:	e000ed00 	.word	0xe000ed00
 80008f8:	e000ed14 	.word	0xe000ed14

080008fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80008fc:	2800      	cmp	r0, #0
 80008fe:	db07      	blt.n	8000910 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000900:	f000 021f 	and.w	r2, r0, #31
 8000904:	0940      	lsrs	r0, r0, #5
 8000906:	2301      	movs	r3, #1
 8000908:	4093      	lsls	r3, r2
 800090a:	4a02      	ldr	r2, [pc, #8]	; (8000914 <HAL_NVIC_EnableIRQ+0x18>)
 800090c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100

08000918 <HAL_NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000918:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800091c:	4905      	ldr	r1, [pc, #20]	; (8000934 <HAL_NVIC_SystemReset+0x1c>)
 800091e:	68ca      	ldr	r2, [r1, #12]
 8000920:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000924:	4b04      	ldr	r3, [pc, #16]	; (8000938 <HAL_NVIC_SystemReset+0x20>)
 8000926:	4313      	orrs	r3, r2
 8000928:	60cb      	str	r3, [r1, #12]
 800092a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800092e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8000930:	e7fd      	b.n	800092e <HAL_NVIC_SystemReset+0x16>
 8000932:	bf00      	nop
 8000934:	e000ed00 	.word	0xe000ed00
 8000938:	05fa0004 	.word	0x05fa0004

0800093c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800093c:	3801      	subs	r0, #1
 800093e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000942:	d20a      	bcs.n	800095a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <HAL_SYSTICK_Config+0x24>)
 8000946:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000948:	4a06      	ldr	r2, [pc, #24]	; (8000964 <HAL_SYSTICK_Config+0x28>)
 800094a:	21f0      	movs	r1, #240	; 0xf0
 800094c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000950:	2000      	movs	r0, #0
 8000952:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000954:	2207      	movs	r2, #7
 8000956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000958:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	e000e010 	.word	0xe000e010
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000968:	b470      	push	{r4, r5, r6}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800096a:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800096c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 800096e:	2401      	movs	r4, #1
 8000970:	40b4      	lsls	r4, r6
 8000972:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000974:	6804      	ldr	r4, [r0, #0]
 8000976:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000978:	6843      	ldr	r3, [r0, #4]
 800097a:	2b10      	cmp	r3, #16
 800097c:	d005      	beq.n	800098a <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800097e:	6803      	ldr	r3, [r0, #0]
 8000980:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000982:	6803      	ldr	r3, [r0, #0]
 8000984:	60da      	str	r2, [r3, #12]
  }
}
 8000986:	bc70      	pop	{r4, r5, r6}
 8000988:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800098a:	6803      	ldr	r3, [r0, #0]
 800098c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800098e:	6803      	ldr	r3, [r0, #0]
 8000990:	60d9      	str	r1, [r3, #12]
 8000992:	e7f8      	b.n	8000986 <DMA_SetConfig+0x1e>

08000994 <HAL_DMA_Init>:
  if(hdma == NULL)
 8000994:	b360      	cbz	r0, 80009f0 <HAL_DMA_Init+0x5c>
{
 8000996:	b410      	push	{r4}
 8000998:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800099a:	6801      	ldr	r1, [r0, #0]
 800099c:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_DMA_Init+0x60>)
 800099e:	440b      	add	r3, r1
 80009a0:	4815      	ldr	r0, [pc, #84]	; (80009f8 <HAL_DMA_Init+0x64>)
 80009a2:	fba0 0303 	umull	r0, r3, r0, r3
 80009a6:	091b      	lsrs	r3, r3, #4
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80009ac:	4b13      	ldr	r3, [pc, #76]	; (80009fc <HAL_DMA_Init+0x68>)
 80009ae:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80009b0:	2302      	movs	r3, #2
 80009b2:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 80009b6:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009b8:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 80009bc:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 80009c0:	6853      	ldr	r3, [r2, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009c2:	6894      	ldr	r4, [r2, #8]
  tmp |=  hdma->Init.Direction        |
 80009c4:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009c6:	68d4      	ldr	r4, [r2, #12]
 80009c8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009ca:	6914      	ldr	r4, [r2, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80009cc:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009ce:	6954      	ldr	r4, [r2, #20]
 80009d0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80009d2:	6994      	ldr	r4, [r2, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80009d4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80009d6:	69d4      	ldr	r4, [r2, #28]
 80009d8:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80009da:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 80009dc:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009de:	2000      	movs	r0, #0
 80009e0:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80009e2:	2301      	movs	r3, #1
 80009e4:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 80009e8:	f882 0020 	strb.w	r0, [r2, #32]
}
 80009ec:	bc10      	pop	{r4}
 80009ee:	4770      	bx	lr
    return HAL_ERROR;
 80009f0:	2001      	movs	r0, #1
}
 80009f2:	4770      	bx	lr
 80009f4:	bffdfff8 	.word	0xbffdfff8
 80009f8:	cccccccd 	.word	0xcccccccd
 80009fc:	40020000 	.word	0x40020000

08000a00 <HAL_DMA_Start_IT>:
{
 8000a00:	b538      	push	{r3, r4, r5, lr}
 8000a02:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8000a04:	f890 0020 	ldrb.w	r0, [r0, #32]
 8000a08:	2801      	cmp	r0, #1
 8000a0a:	d031      	beq.n	8000a70 <HAL_DMA_Start_IT+0x70>
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000a12:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 8000a16:	2801      	cmp	r0, #1
 8000a18:	d004      	beq.n	8000a24 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8000a20:	2002      	movs	r0, #2
}
 8000a22:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a24:	2002      	movs	r0, #2
 8000a26:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000a2e:	6825      	ldr	r5, [r4, #0]
 8000a30:	6828      	ldr	r0, [r5, #0]
 8000a32:	f020 0001 	bic.w	r0, r0, #1
 8000a36:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a38:	4620      	mov	r0, r4
 8000a3a:	f7ff ff95 	bl	8000968 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8000a3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a40:	b15b      	cbz	r3, 8000a5a <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a42:	6822      	ldr	r2, [r4, #0]
 8000a44:	6813      	ldr	r3, [r2, #0]
 8000a46:	f043 030e 	orr.w	r3, r3, #14
 8000a4a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000a4c:	6822      	ldr	r2, [r4, #0]
 8000a4e:	6813      	ldr	r3, [r2, #0]
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a56:	2000      	movs	r0, #0
 8000a58:	e7e3      	b.n	8000a22 <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a5a:	6822      	ldr	r2, [r4, #0]
 8000a5c:	6813      	ldr	r3, [r2, #0]
 8000a5e:	f023 0304 	bic.w	r3, r3, #4
 8000a62:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000a64:	6822      	ldr	r2, [r4, #0]
 8000a66:	6813      	ldr	r3, [r2, #0]
 8000a68:	f043 030a 	orr.w	r3, r3, #10
 8000a6c:	6013      	str	r3, [r2, #0]
 8000a6e:	e7ed      	b.n	8000a4c <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8000a70:	2002      	movs	r0, #2
 8000a72:	e7d6      	b.n	8000a22 <HAL_DMA_Start_IT+0x22>

08000a74 <HAL_DMA_IRQHandler>:
{
 8000a74:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000a76:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000a78:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000a7a:	6804      	ldr	r4, [r0, #0]
 8000a7c:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000a7e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000a80:	2304      	movs	r3, #4
 8000a82:	408b      	lsls	r3, r1
 8000a84:	4213      	tst	r3, r2
 8000a86:	d035      	beq.n	8000af4 <HAL_DMA_IRQHandler+0x80>
 8000a88:	f015 0f04 	tst.w	r5, #4
 8000a8c:	d032      	beq.n	8000af4 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000a8e:	6823      	ldr	r3, [r4, #0]
 8000a90:	f013 0f20 	tst.w	r3, #32
 8000a94:	d103      	bne.n	8000a9e <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000a96:	6823      	ldr	r3, [r4, #0]
 8000a98:	f023 0304 	bic.w	r3, r3, #4
 8000a9c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000a9e:	6803      	ldr	r3, [r0, #0]
 8000aa0:	4a43      	ldr	r2, [pc, #268]	; (8000bb0 <HAL_DMA_IRQHandler+0x13c>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d014      	beq.n	8000ad0 <HAL_DMA_IRQHandler+0x5c>
 8000aa6:	3214      	adds	r2, #20
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d018      	beq.n	8000ade <HAL_DMA_IRQHandler+0x6a>
 8000aac:	3214      	adds	r2, #20
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d017      	beq.n	8000ae2 <HAL_DMA_IRQHandler+0x6e>
 8000ab2:	3214      	adds	r2, #20
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d017      	beq.n	8000ae8 <HAL_DMA_IRQHandler+0x74>
 8000ab8:	3214      	adds	r2, #20
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d017      	beq.n	8000aee <HAL_DMA_IRQHandler+0x7a>
 8000abe:	3214      	adds	r2, #20
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d002      	beq.n	8000aca <HAL_DMA_IRQHandler+0x56>
 8000ac4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000ac8:	e003      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
 8000aca:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000ace:	e000      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	4b38      	ldr	r3, [pc, #224]	; (8000bb4 <HAL_DMA_IRQHandler+0x140>)
 8000ad4:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000ad6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000ad8:	b103      	cbz	r3, 8000adc <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8000ada:	4798      	blx	r3
}
 8000adc:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000ade:	2240      	movs	r2, #64	; 0x40
 8000ae0:	e7f7      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
 8000ae2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ae6:	e7f4      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
 8000ae8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aec:	e7f1      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
 8000aee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000af2:	e7ee      	b.n	8000ad2 <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000af4:	2302      	movs	r3, #2
 8000af6:	408b      	lsls	r3, r1
 8000af8:	4213      	tst	r3, r2
 8000afa:	d03c      	beq.n	8000b76 <HAL_DMA_IRQHandler+0x102>
 8000afc:	f015 0f02 	tst.w	r5, #2
 8000b00:	d039      	beq.n	8000b76 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000b02:	6823      	ldr	r3, [r4, #0]
 8000b04:	f013 0f20 	tst.w	r3, #32
 8000b08:	d106      	bne.n	8000b18 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000b0a:	6823      	ldr	r3, [r4, #0]
 8000b0c:	f023 030a 	bic.w	r3, r3, #10
 8000b10:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000b12:	2301      	movs	r3, #1
 8000b14:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000b18:	6803      	ldr	r3, [r0, #0]
 8000b1a:	4a25      	ldr	r2, [pc, #148]	; (8000bb0 <HAL_DMA_IRQHandler+0x13c>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d014      	beq.n	8000b4a <HAL_DMA_IRQHandler+0xd6>
 8000b20:	3214      	adds	r2, #20
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d01c      	beq.n	8000b60 <HAL_DMA_IRQHandler+0xec>
 8000b26:	3214      	adds	r2, #20
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d01b      	beq.n	8000b64 <HAL_DMA_IRQHandler+0xf0>
 8000b2c:	3214      	adds	r2, #20
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d01b      	beq.n	8000b6a <HAL_DMA_IRQHandler+0xf6>
 8000b32:	3214      	adds	r2, #20
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d01b      	beq.n	8000b70 <HAL_DMA_IRQHandler+0xfc>
 8000b38:	3214      	adds	r2, #20
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d002      	beq.n	8000b44 <HAL_DMA_IRQHandler+0xd0>
 8000b3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000b42:	e003      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
 8000b44:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000b48:	e000      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
 8000b4a:	2202      	movs	r2, #2
 8000b4c:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <HAL_DMA_IRQHandler+0x140>)
 8000b4e:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 8000b50:	2300      	movs	r3, #0
 8000b52:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8000b56:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d0bf      	beq.n	8000adc <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8000b5c:	4798      	blx	r3
 8000b5e:	e7bd      	b.n	8000adc <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000b60:	2220      	movs	r2, #32
 8000b62:	e7f3      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
 8000b64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b68:	e7f0      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
 8000b6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b6e:	e7ed      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
 8000b70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b74:	e7ea      	b.n	8000b4c <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000b76:	2308      	movs	r3, #8
 8000b78:	fa03 f101 	lsl.w	r1, r3, r1
 8000b7c:	4211      	tst	r1, r2
 8000b7e:	d0ad      	beq.n	8000adc <HAL_DMA_IRQHandler+0x68>
 8000b80:	f015 0f08 	tst.w	r5, #8
 8000b84:	d0aa      	beq.n	8000adc <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	f023 030e 	bic.w	r3, r3, #14
 8000b8c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000b8e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000b90:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000b92:	2301      	movs	r3, #1
 8000b94:	fa03 f202 	lsl.w	r2, r3, r2
 8000b98:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000b9a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000b9c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000ba6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d097      	beq.n	8000adc <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8000bac:	4798      	blx	r3
  return;
 8000bae:	e795      	b.n	8000adc <HAL_DMA_IRQHandler+0x68>
 8000bb0:	40020008 	.word	0x40020008
 8000bb4:	40020000 	.word	0x40020000

08000bb8 <HAL_DMA_RegisterCallback>:
{
 8000bb8:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8000bba:	f890 0020 	ldrb.w	r0, [r0, #32]
 8000bbe:	2801      	cmp	r0, #1
 8000bc0:	d01a      	beq.n	8000bf8 <HAL_DMA_RegisterCallback+0x40>
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bc2:	f893 0021 	ldrb.w	r0, [r3, #33]	; 0x21
 8000bc6:	2801      	cmp	r0, #1
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_RegisterCallback+0x1c>
    status = HAL_ERROR;
 8000bca:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 2020 	strb.w	r2, [r3, #32]
  return status;
 8000bd2:	4770      	bx	lr
    switch (CallbackID)
 8000bd4:	2903      	cmp	r1, #3
 8000bd6:	d8f9      	bhi.n	8000bcc <HAL_DMA_RegisterCallback+0x14>
 8000bd8:	e8df f001 	tbb	[pc, r1]
 8000bdc:	0b080502 	.word	0x0b080502
      hdma->XferCpltCallback = pCallback;
 8000be0:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_StatusTypeDef status = HAL_OK;
 8000be2:	4608      	mov	r0, r1
      break;
 8000be4:	e7f2      	b.n	8000bcc <HAL_DMA_RegisterCallback+0x14>
      hdma->XferHalfCpltCallback = pCallback;
 8000be6:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 8000be8:	2000      	movs	r0, #0
      break;         
 8000bea:	e7ef      	b.n	8000bcc <HAL_DMA_RegisterCallback+0x14>
      hdma->XferErrorCallback = pCallback;
 8000bec:	631a      	str	r2, [r3, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8000bee:	2000      	movs	r0, #0
      break;         
 8000bf0:	e7ec      	b.n	8000bcc <HAL_DMA_RegisterCallback+0x14>
      hdma->XferAbortCallback = pCallback;
 8000bf2:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8000bf4:	2000      	movs	r0, #0
      break; 
 8000bf6:	e7e9      	b.n	8000bcc <HAL_DMA_RegisterCallback+0x14>
  __HAL_LOCK(hdma);
 8000bf8:	2002      	movs	r0, #2
}
 8000bfa:	4770      	bx	lr

08000bfc <FLASH_Program_HalfWord>:
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000bfc:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <FLASH_Program_HalfWord+0x14>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c02:	4a04      	ldr	r2, [pc, #16]	; (8000c14 <FLASH_Program_HalfWord+0x18>)
 8000c04:	6913      	ldr	r3, [r2, #16]
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8000c0c:	8001      	strh	r1, [r0, #0]
}
 8000c0e:	4770      	bx	lr
 8000c10:	20000110 	.word	0x20000110
 8000c14:	40022000 	.word	0x40022000

08000c18 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000c18:	4b19      	ldr	r3, [pc, #100]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	f013 0310 	ands.w	r3, r3, #16
 8000c20:	d005      	beq.n	8000c2e <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000c22:	4a18      	ldr	r2, [pc, #96]	; (8000c84 <FLASH_SetErrorCode+0x6c>)
 8000c24:	69d3      	ldr	r3, [r2, #28]
 8000c26:	f043 0302 	orr.w	r3, r3, #2
 8000c2a:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000c2c:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c2e:	4a14      	ldr	r2, [pc, #80]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c30:	68d2      	ldr	r2, [r2, #12]
 8000c32:	f012 0f04 	tst.w	r2, #4
 8000c36:	d006      	beq.n	8000c46 <FLASH_SetErrorCode+0x2e>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000c38:	4912      	ldr	r1, [pc, #72]	; (8000c84 <FLASH_SetErrorCode+0x6c>)
 8000c3a:	69ca      	ldr	r2, [r1, #28]
 8000c3c:	f042 0201 	orr.w	r2, r2, #1
 8000c40:	61ca      	str	r2, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000c42:	f043 0304 	orr.w	r3, r3, #4
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000c46:	4a0e      	ldr	r2, [pc, #56]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c48:	69d2      	ldr	r2, [r2, #28]
 8000c4a:	f012 0f01 	tst.w	r2, #1
 8000c4e:	d009      	beq.n	8000c64 <FLASH_SetErrorCode+0x4c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000c50:	490c      	ldr	r1, [pc, #48]	; (8000c84 <FLASH_SetErrorCode+0x6c>)
 8000c52:	69ca      	ldr	r2, [r1, #28]
 8000c54:	f042 0204 	orr.w	r2, r2, #4
 8000c58:	61ca      	str	r2, [r1, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000c5a:	4909      	ldr	r1, [pc, #36]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c5c:	69ca      	ldr	r2, [r1, #28]
 8000c5e:	f022 0201 	bic.w	r2, r2, #1
 8000c62:	61ca      	str	r2, [r1, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000c64:	f240 1201 	movw	r2, #257	; 0x101
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d002      	beq.n	8000c72 <FLASH_SetErrorCode+0x5a>
 8000c6c:	4a04      	ldr	r2, [pc, #16]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c6e:	60d3      	str	r3, [r2, #12]
}  
 8000c70:	4770      	bx	lr
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000c72:	4a03      	ldr	r2, [pc, #12]	; (8000c80 <FLASH_SetErrorCode+0x68>)
 8000c74:	69d3      	ldr	r3, [r2, #28]
 8000c76:	f023 0301 	bic.w	r3, r3, #1
 8000c7a:	61d3      	str	r3, [r2, #28]
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40022000 	.word	0x40022000
 8000c84:	20000110 	.word	0x20000110

08000c88 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000c88:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <HAL_FLASH_Unlock+0x2c>)
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000c90:	d00b      	beq.n	8000caa <HAL_FLASH_Unlock+0x22>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <HAL_FLASH_Unlock+0x2c>)
 8000c94:	4a08      	ldr	r2, [pc, #32]	; (8000cb8 <HAL_FLASH_Unlock+0x30>)
 8000c96:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000c98:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000c9c:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000c9e:	691b      	ldr	r3, [r3, #16]
 8000ca0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000ca4:	d103      	bne.n	8000cae <HAL_FLASH_Unlock+0x26>
  HAL_StatusTypeDef status = HAL_OK;
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	4770      	bx	lr
 8000caa:	2000      	movs	r0, #0
 8000cac:	4770      	bx	lr
      status = HAL_ERROR;
 8000cae:	2001      	movs	r0, #1
}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40022000 	.word	0x40022000
 8000cb8:	45670123 	.word	0x45670123

08000cbc <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000cbc:	4a03      	ldr	r2, [pc, #12]	; (8000ccc <HAL_FLASH_Lock+0x10>)
 8000cbe:	6913      	ldr	r3, [r2, #16]
 8000cc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cc4:	6113      	str	r3, [r2, #16]
}
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	40022000 	.word	0x40022000

08000cd0 <FLASH_WaitForLastOperation>:
{
 8000cd0:	b538      	push	{r3, r4, r5, lr}
 8000cd2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000cd4:	f7ff fa7c 	bl	80001d0 <HAL_GetTick>
 8000cd8:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	f013 0f01 	tst.w	r3, #1
 8000ce2:	d00a      	beq.n	8000cfa <FLASH_WaitForLastOperation+0x2a>
    if (Timeout != HAL_MAX_DELAY)
 8000ce4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000ce8:	d0f7      	beq.n	8000cda <FLASH_WaitForLastOperation+0xa>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000cea:	b124      	cbz	r4, 8000cf6 <FLASH_WaitForLastOperation+0x26>
 8000cec:	f7ff fa70 	bl	80001d0 <HAL_GetTick>
 8000cf0:	1b40      	subs	r0, r0, r5
 8000cf2:	42a0      	cmp	r0, r4
 8000cf4:	d9f1      	bls.n	8000cda <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8000cf6:	2003      	movs	r0, #3
 8000cf8:	e01b      	b.n	8000d32 <FLASH_WaitForLastOperation+0x62>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000cfc:	68db      	ldr	r3, [r3, #12]
 8000cfe:	f013 0f20 	tst.w	r3, #32
 8000d02:	d002      	beq.n	8000d0a <FLASH_WaitForLastOperation+0x3a>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000d04:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000d06:	2220      	movs	r2, #32
 8000d08:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000d0c:	68db      	ldr	r3, [r3, #12]
 8000d0e:	f013 0f10 	tst.w	r3, #16
 8000d12:	d10b      	bne.n	8000d2c <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000d16:	69db      	ldr	r3, [r3, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000d18:	f013 0f01 	tst.w	r3, #1
 8000d1c:	d106      	bne.n	8000d2c <FLASH_WaitForLastOperation+0x5c>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000d1e:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <FLASH_WaitForLastOperation+0x64>)
 8000d20:	68db      	ldr	r3, [r3, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000d22:	f013 0f04 	tst.w	r3, #4
 8000d26:	d101      	bne.n	8000d2c <FLASH_WaitForLastOperation+0x5c>
  return HAL_OK;
 8000d28:	2000      	movs	r0, #0
 8000d2a:	e002      	b.n	8000d32 <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 8000d2c:	f7ff ff74 	bl	8000c18 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000d30:	2001      	movs	r0, #1
}
 8000d32:	bd38      	pop	{r3, r4, r5, pc}
 8000d34:	40022000 	.word	0x40022000

08000d38 <HAL_FLASH_Program>:
{
 8000d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000d3c:	461e      	mov	r6, r3
  __HAL_LOCK(&pFlash);
 8000d3e:	4b23      	ldr	r3, [pc, #140]	; (8000dcc <HAL_FLASH_Program+0x94>)
 8000d40:	7e1b      	ldrb	r3, [r3, #24]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d040      	beq.n	8000dc8 <HAL_FLASH_Program+0x90>
 8000d46:	4604      	mov	r4, r0
 8000d48:	460f      	mov	r7, r1
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	4b1f      	ldr	r3, [pc, #124]	; (8000dcc <HAL_FLASH_Program+0x94>)
 8000d4e:	2201      	movs	r2, #1
 8000d50:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000d52:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d56:	f7ff ffbb 	bl	8000cd0 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	bb70      	cbnz	r0, 8000dbc <HAL_FLASH_Program+0x84>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000d5e:	2c01      	cmp	r4, #1
 8000d60:	d029      	beq.n	8000db6 <HAL_FLASH_Program+0x7e>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000d62:	2c02      	cmp	r4, #2
 8000d64:	d024      	beq.n	8000db0 <HAL_FLASH_Program+0x78>
      nbiterations = 4U;
 8000d66:	f04f 0904 	mov.w	r9, #4
    for (index = 0U; index < nbiterations; index++)
 8000d6a:	461c      	mov	r4, r3
 8000d6c:	454c      	cmp	r4, r9
 8000d6e:	d225      	bcs.n	8000dbc <HAL_FLASH_Program+0x84>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000d70:	0121      	lsls	r1, r4, #4
 8000d72:	f1c1 0220 	rsb	r2, r1, #32
 8000d76:	f1a1 0320 	sub.w	r3, r1, #32
 8000d7a:	fa28 f101 	lsr.w	r1, r8, r1
 8000d7e:	fa06 f202 	lsl.w	r2, r6, r2
 8000d82:	4311      	orrs	r1, r2
 8000d84:	fa26 f303 	lsr.w	r3, r6, r3
 8000d88:	4319      	orrs	r1, r3
 8000d8a:	b289      	uxth	r1, r1
 8000d8c:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8000d90:	f7ff ff34 	bl	8000bfc <FLASH_Program_HalfWord>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000d94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8000d98:	f7ff ff9a 	bl	8000cd0 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <HAL_FLASH_Program+0x98>)
 8000d9e:	691d      	ldr	r5, [r3, #16]
 8000da0:	f025 0501 	bic.w	r5, r5, #1
 8000da4:	611d      	str	r5, [r3, #16]
      if (status != HAL_OK)
 8000da6:	4603      	mov	r3, r0
 8000da8:	b940      	cbnz	r0, 8000dbc <HAL_FLASH_Program+0x84>
    for (index = 0U; index < nbiterations; index++)
 8000daa:	3401      	adds	r4, #1
 8000dac:	b2e4      	uxtb	r4, r4
 8000dae:	e7dd      	b.n	8000d6c <HAL_FLASH_Program+0x34>
      nbiterations = 2U;
 8000db0:	f04f 0902 	mov.w	r9, #2
 8000db4:	e7d9      	b.n	8000d6a <HAL_FLASH_Program+0x32>
      nbiterations = 1U;
 8000db6:	f04f 0901 	mov.w	r9, #1
 8000dba:	e7d6      	b.n	8000d6a <HAL_FLASH_Program+0x32>
  __HAL_UNLOCK(&pFlash);
 8000dbc:	4a03      	ldr	r2, [pc, #12]	; (8000dcc <HAL_FLASH_Program+0x94>)
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	7611      	strb	r1, [r2, #24]
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 8000dc8:	2302      	movs	r3, #2
 8000dca:	e7fa      	b.n	8000dc2 <HAL_FLASH_Program+0x8a>
 8000dcc:	20000110 	.word	0x20000110
 8000dd0:	40022000 	.word	0x40022000

08000dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd4:	b4f0      	push	{r4, r5, r6, r7}
 8000dd6:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000dd8:	2500      	movs	r5, #0
  uint32_t position = 0x00u;
 8000dda:	462c      	mov	r4, r5
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ddc:	e0a3      	b.n	8000f26 <HAL_GPIO_Init+0x152>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000dde:	4f7f      	ldr	r7, [pc, #508]	; (8000fdc <HAL_GPIO_Init+0x208>)
 8000de0:	42bb      	cmp	r3, r7
 8000de2:	d010      	beq.n	8000e06 <HAL_GPIO_Init+0x32>
 8000de4:	d907      	bls.n	8000df6 <HAL_GPIO_Init+0x22>
 8000de6:	4f7e      	ldr	r7, [pc, #504]	; (8000fe0 <HAL_GPIO_Init+0x20c>)
 8000de8:	42bb      	cmp	r3, r7
 8000dea:	d00c      	beq.n	8000e06 <HAL_GPIO_Init+0x32>
 8000dec:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000df0:	42bb      	cmp	r3, r7
 8000df2:	d008      	beq.n	8000e06 <HAL_GPIO_Init+0x32>
 8000df4:	e013      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
 8000df6:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000dfa:	42bb      	cmp	r3, r7
 8000dfc:	d003      	beq.n	8000e06 <HAL_GPIO_Init+0x32>
 8000dfe:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 8000e02:	42bb      	cmp	r3, r7
 8000e04:	d107      	bne.n	8000e16 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e06:	688b      	ldr	r3, [r1, #8]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d058      	beq.n	8000ebe <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d051      	beq.n	8000eb4 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8000e10:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e12:	2508      	movs	r5, #8
 8000e14:	e003      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8000e16:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000e1a:	42bb      	cmp	r3, r7
 8000e1c:	d0f3      	beq.n	8000e06 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e1e:	2eff      	cmp	r6, #255	; 0xff
 8000e20:	d84f      	bhi.n	8000ec2 <HAL_GPIO_Init+0xee>
 8000e22:	4684      	mov	ip, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e24:	2eff      	cmp	r6, #255	; 0xff
 8000e26:	d84f      	bhi.n	8000ec8 <HAL_GPIO_Init+0xf4>
 8000e28:	00a2      	lsls	r2, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e2a:	f8dc 3000 	ldr.w	r3, [ip]
 8000e2e:	270f      	movs	r7, #15
 8000e30:	4097      	lsls	r7, r2
 8000e32:	ea23 0307 	bic.w	r3, r3, r7
 8000e36:	fa05 f202 	lsl.w	r2, r5, r2
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	f8cc 3000 	str.w	r3, [ip]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e40:	684b      	ldr	r3, [r1, #4]
 8000e42:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000e46:	d06d      	beq.n	8000f24 <HAL_GPIO_Init+0x150>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e48:	4b66      	ldr	r3, [pc, #408]	; (8000fe4 <HAL_GPIO_Init+0x210>)
 8000e4a:	699a      	ldr	r2, [r3, #24]
 8000e4c:	f042 0201 	orr.w	r2, r2, #1
 8000e50:	619a      	str	r2, [r3, #24]
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8000e5c:	08a2      	lsrs	r2, r4, #2
 8000e5e:	1c97      	adds	r7, r2, #2
 8000e60:	4b61      	ldr	r3, [pc, #388]	; (8000fe8 <HAL_GPIO_Init+0x214>)
 8000e62:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e66:	f004 0703 	and.w	r7, r4, #3
 8000e6a:	00bf      	lsls	r7, r7, #2
 8000e6c:	f04f 0c0f 	mov.w	ip, #15
 8000e70:	fa0c fc07 	lsl.w	ip, ip, r7
 8000e74:	ea23 0c0c 	bic.w	ip, r3, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e78:	4b5c      	ldr	r3, [pc, #368]	; (8000fec <HAL_GPIO_Init+0x218>)
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d02a      	beq.n	8000ed4 <HAL_GPIO_Init+0x100>
 8000e7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e82:	4298      	cmp	r0, r3
 8000e84:	f000 808a 	beq.w	8000f9c <HAL_GPIO_Init+0x1c8>
 8000e88:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e8c:	4298      	cmp	r0, r3
 8000e8e:	f000 8087 	beq.w	8000fa0 <HAL_GPIO_Init+0x1cc>
 8000e92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e96:	4298      	cmp	r0, r3
 8000e98:	d01a      	beq.n	8000ed0 <HAL_GPIO_Init+0xfc>
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	e01b      	b.n	8000ed6 <HAL_GPIO_Init+0x102>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e9e:	68cd      	ldr	r5, [r1, #12]
          break;
 8000ea0:	e7bd      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ea2:	68cd      	ldr	r5, [r1, #12]
 8000ea4:	3504      	adds	r5, #4
          break;
 8000ea6:	e7ba      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ea8:	68cd      	ldr	r5, [r1, #12]
 8000eaa:	3508      	adds	r5, #8
          break;
 8000eac:	e7b7      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000eae:	68cd      	ldr	r5, [r1, #12]
 8000eb0:	350c      	adds	r5, #12
          break;
 8000eb2:	e7b4      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8000eb4:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000eb6:	2508      	movs	r5, #8
 8000eb8:	e7b1      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000eba:	2500      	movs	r5, #0
 8000ebc:	e7af      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ebe:	2504      	movs	r5, #4
 8000ec0:	e7ad      	b.n	8000e1e <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ec2:	f100 0c04 	add.w	ip, r0, #4
 8000ec6:	e7ad      	b.n	8000e24 <HAL_GPIO_Init+0x50>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ec8:	f1a4 0208 	sub.w	r2, r4, #8
 8000ecc:	0092      	lsls	r2, r2, #2
 8000ece:	e7ac      	b.n	8000e2a <HAL_GPIO_Init+0x56>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e000      	b.n	8000ed6 <HAL_GPIO_Init+0x102>
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	40bb      	lsls	r3, r7
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
        AFIO->EXTICR[position >> 2u] = temp;
 8000edc:	3202      	adds	r2, #2
 8000ede:	4f42      	ldr	r7, [pc, #264]	; (8000fe8 <HAL_GPIO_Init+0x214>)
 8000ee0:	f847 3022 	str.w	r3, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ee4:	684b      	ldr	r3, [r1, #4]
 8000ee6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000eea:	d05b      	beq.n	8000fa4 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000eec:	4a40      	ldr	r2, [pc, #256]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000eee:	6813      	ldr	r3, [r2, #0]
 8000ef0:	4333      	orrs	r3, r6
 8000ef2:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ef4:	684b      	ldr	r3, [r1, #4]
 8000ef6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000efa:	d059      	beq.n	8000fb0 <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000efc:	4a3c      	ldr	r2, [pc, #240]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000efe:	6853      	ldr	r3, [r2, #4]
 8000f00:	4333      	orrs	r3, r6
 8000f02:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f04:	684b      	ldr	r3, [r1, #4]
 8000f06:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000f0a:	d057      	beq.n	8000fbc <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f0c:	4a38      	ldr	r2, [pc, #224]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000f0e:	6893      	ldr	r3, [r2, #8]
 8000f10:	4333      	orrs	r3, r6
 8000f12:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f14:	684b      	ldr	r3, [r1, #4]
 8000f16:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8000f1a:	d055      	beq.n	8000fc8 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f1c:	4a34      	ldr	r2, [pc, #208]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000f1e:	68d3      	ldr	r3, [r2, #12]
 8000f20:	431e      	orrs	r6, r3
 8000f22:	60d6      	str	r6, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8000f24:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f26:	680b      	ldr	r3, [r1, #0]
 8000f28:	fa33 f204 	lsrs.w	r2, r3, r4
 8000f2c:	d052      	beq.n	8000fd4 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f32:	ea03 0602 	and.w	r6, r3, r2
    if (iocurrent == ioposition)
 8000f36:	ea32 0303 	bics.w	r3, r2, r3
 8000f3a:	d1f3      	bne.n	8000f24 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 8000f3c:	684b      	ldr	r3, [r1, #4]
 8000f3e:	2b12      	cmp	r3, #18
 8000f40:	f63f af4d 	bhi.w	8000dde <HAL_GPIO_Init+0xa>
 8000f44:	2b12      	cmp	r3, #18
 8000f46:	f63f af6a 	bhi.w	8000e1e <HAL_GPIO_Init+0x4a>
 8000f4a:	a701      	add	r7, pc, #4	; (adr r7, 8000f50 <HAL_GPIO_Init+0x17c>)
 8000f4c:	f857 f023 	ldr.w	pc, [r7, r3, lsl #2]
 8000f50:	08000e07 	.word	0x08000e07
 8000f54:	08000e9f 	.word	0x08000e9f
 8000f58:	08000ea9 	.word	0x08000ea9
 8000f5c:	08000ebb 	.word	0x08000ebb
 8000f60:	08000e1f 	.word	0x08000e1f
 8000f64:	08000e1f 	.word	0x08000e1f
 8000f68:	08000e1f 	.word	0x08000e1f
 8000f6c:	08000e1f 	.word	0x08000e1f
 8000f70:	08000e1f 	.word	0x08000e1f
 8000f74:	08000e1f 	.word	0x08000e1f
 8000f78:	08000e1f 	.word	0x08000e1f
 8000f7c:	08000e1f 	.word	0x08000e1f
 8000f80:	08000e1f 	.word	0x08000e1f
 8000f84:	08000e1f 	.word	0x08000e1f
 8000f88:	08000e1f 	.word	0x08000e1f
 8000f8c:	08000e1f 	.word	0x08000e1f
 8000f90:	08000e1f 	.word	0x08000e1f
 8000f94:	08000ea3 	.word	0x08000ea3
 8000f98:	08000eaf 	.word	0x08000eaf
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e79a      	b.n	8000ed6 <HAL_GPIO_Init+0x102>
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e798      	b.n	8000ed6 <HAL_GPIO_Init+0x102>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fa4:	4a12      	ldr	r2, [pc, #72]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000fa6:	6813      	ldr	r3, [r2, #0]
 8000fa8:	ea23 0306 	bic.w	r3, r3, r6
 8000fac:	6013      	str	r3, [r2, #0]
 8000fae:	e7a1      	b.n	8000ef4 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000fb2:	6853      	ldr	r3, [r2, #4]
 8000fb4:	ea23 0306 	bic.w	r3, r3, r6
 8000fb8:	6053      	str	r3, [r2, #4]
 8000fba:	e7a3      	b.n	8000f04 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fbc:	4a0c      	ldr	r2, [pc, #48]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000fbe:	6893      	ldr	r3, [r2, #8]
 8000fc0:	ea23 0306 	bic.w	r3, r3, r6
 8000fc4:	6093      	str	r3, [r2, #8]
 8000fc6:	e7a5      	b.n	8000f14 <HAL_GPIO_Init+0x140>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fc8:	4a09      	ldr	r2, [pc, #36]	; (8000ff0 <HAL_GPIO_Init+0x21c>)
 8000fca:	68d3      	ldr	r3, [r2, #12]
 8000fcc:	ea23 0606 	bic.w	r6, r3, r6
 8000fd0:	60d6      	str	r6, [r2, #12]
 8000fd2:	e7a7      	b.n	8000f24 <HAL_GPIO_Init+0x150>
  }
}
 8000fd4:	b002      	add	sp, #8
 8000fd6:	bcf0      	pop	{r4, r5, r6, r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	10220000 	.word	0x10220000
 8000fe0:	10310000 	.word	0x10310000
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	40010000 	.word	0x40010000
 8000fec:	40010800 	.word	0x40010800
 8000ff0:	40010400 	.word	0x40010400

08000ff4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ff4:	b10a      	cbz	r2, 8000ffa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ff6:	6101      	str	r1, [r0, #16]
 8000ff8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ffa:	0409      	lsls	r1, r1, #16
 8000ffc:	6101      	str	r1, [r0, #16]
  }
}
 8000ffe:	4770      	bx	lr

08001000 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001000:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001002:	ea01 0203 	and.w	r2, r1, r3
 8001006:	ea21 0103 	bic.w	r1, r1, r3
 800100a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800100e:	6101      	str	r1, [r0, #16]
}
 8001010:	4770      	bx	lr

08001012 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001012:	6803      	ldr	r3, [r0, #0]
 8001014:	695a      	ldr	r2, [r3, #20]
 8001016:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800101a:	d101      	bne.n	8001020 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 800101c:	2000      	movs	r0, #0
}
 800101e:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001020:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001024:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8001026:	2300      	movs	r3, #0
 8001028:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800102a:	2220      	movs	r2, #32
 800102c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001030:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001034:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001036:	f042 0204 	orr.w	r2, r2, #4
 800103a:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 800103c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 8001040:	2001      	movs	r0, #1
 8001042:	4770      	bx	lr

08001044 <I2C_WaitOnFlagUntilTimeout>:
{
 8001044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001048:	4607      	mov	r7, r0
 800104a:	460d      	mov	r5, r1
 800104c:	4690      	mov	r8, r2
 800104e:	461e      	mov	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001050:	e022      	b.n	8001098 <I2C_WaitOnFlagUntilTimeout+0x54>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001052:	f7ff f8bd 	bl	80001d0 <HAL_GetTick>
 8001056:	9b06      	ldr	r3, [sp, #24]
 8001058:	1ac0      	subs	r0, r0, r3
 800105a:	42b0      	cmp	r0, r6
 800105c:	d800      	bhi.n	8001060 <I2C_WaitOnFlagUntilTimeout+0x1c>
 800105e:	b9de      	cbnz	r6, 8001098 <I2C_WaitOnFlagUntilTimeout+0x54>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001060:	2300      	movs	r3, #0
 8001062:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001064:	2220      	movs	r2, #32
 8001066:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800106a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800106e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001070:	f042 0220 	orr.w	r2, r2, #32
 8001074:	643a      	str	r2, [r7, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001076:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        return HAL_ERROR;
 800107a:	2001      	movs	r0, #1
 800107c:	e01a      	b.n	80010b4 <I2C_WaitOnFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	699c      	ldr	r4, [r3, #24]
 8001082:	ea25 0404 	bic.w	r4, r5, r4
 8001086:	b2a4      	uxth	r4, r4
 8001088:	fab4 f484 	clz	r4, r4
 800108c:	0964      	lsrs	r4, r4, #5
 800108e:	45a0      	cmp	r8, r4
 8001090:	d10f      	bne.n	80010b2 <I2C_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 8001092:	f1b6 3fff 	cmp.w	r6, #4294967295
 8001096:	d1dc      	bne.n	8001052 <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001098:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800109c:	2b01      	cmp	r3, #1
 800109e:	d1ee      	bne.n	800107e <I2C_WaitOnFlagUntilTimeout+0x3a>
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	695c      	ldr	r4, [r3, #20]
 80010a4:	ea25 0404 	bic.w	r4, r5, r4
 80010a8:	b2a4      	uxth	r4, r4
 80010aa:	fab4 f484 	clz	r4, r4
 80010ae:	0964      	lsrs	r4, r4, #5
 80010b0:	e7ed      	b.n	800108e <I2C_WaitOnFlagUntilTimeout+0x4a>
  return HAL_OK;
 80010b2:	2000      	movs	r0, #0
}
 80010b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80010b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010bc:	4605      	mov	r5, r0
 80010be:	460e      	mov	r6, r1
 80010c0:	4617      	mov	r7, r2
 80010c2:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80010c4:	e03d      	b.n	8001142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80010cc:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80010ce:	682b      	ldr	r3, [r5, #0]
 80010d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80010d4:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80010da:	2220      	movs	r2, #32
 80010dc:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80010e0:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80010e4:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80010e6:	f042 0204 	orr.w	r2, r2, #4
 80010ea:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80010ec:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 80010f0:	2001      	movs	r0, #1
 80010f2:	e034      	b.n	800115e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80010f4:	f7ff f86c 	bl	80001d0 <HAL_GetTick>
 80010f8:	eba0 0008 	sub.w	r0, r0, r8
 80010fc:	42b8      	cmp	r0, r7
 80010fe:	d800      	bhi.n	8001102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
 8001100:	b9ff      	cbnz	r7, 8001142 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001102:	2300      	movs	r3, #0
 8001104:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001106:	2220      	movs	r2, #32
 8001108:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800110c:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001110:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001112:	f042 0220 	orr.w	r2, r2, #32
 8001116:	642a      	str	r2, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001118:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_ERROR;
 800111c:	2001      	movs	r0, #1
 800111e:	e01e      	b.n	800115e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001120:	682b      	ldr	r3, [r5, #0]
 8001122:	699c      	ldr	r4, [r3, #24]
 8001124:	ea26 0404 	bic.w	r4, r6, r4
 8001128:	b2a4      	uxth	r4, r4
 800112a:	3c00      	subs	r4, #0
 800112c:	bf18      	it	ne
 800112e:	2401      	movne	r4, #1
 8001130:	b1a4      	cbz	r4, 800115c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001132:	682b      	ldr	r3, [r5, #0]
 8001134:	695a      	ldr	r2, [r3, #20]
 8001136:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800113a:	d1c4      	bne.n	80010c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 800113c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8001140:	d1d8      	bne.n	80010f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001142:	f3c6 4307 	ubfx	r3, r6, #16, #8
 8001146:	2b01      	cmp	r3, #1
 8001148:	d1ea      	bne.n	8001120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
 800114a:	682b      	ldr	r3, [r5, #0]
 800114c:	695c      	ldr	r4, [r3, #20]
 800114e:	ea26 0404 	bic.w	r4, r6, r4
 8001152:	b2a4      	uxth	r4, r4
 8001154:	3c00      	subs	r4, #0
 8001156:	bf18      	it	ne
 8001158:	2401      	movne	r4, #1
 800115a:	e7e9      	b.n	8001130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
  return HAL_OK;
 800115c:	2000      	movs	r0, #0
}
 800115e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001164 <I2C_MasterRequestWrite>:
{
 8001164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	4604      	mov	r4, r0
 800116a:	460d      	mov	r5, r1
 800116c:	4616      	mov	r6, r2
 800116e:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001170:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001172:	2b08      	cmp	r3, #8
 8001174:	d00d      	beq.n	8001192 <I2C_MasterRequestWrite+0x2e>
 8001176:	2b01      	cmp	r3, #1
 8001178:	d00b      	beq.n	8001192 <I2C_MasterRequestWrite+0x2e>
 800117a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800117e:	d008      	beq.n	8001192 <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001180:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001182:	2b12      	cmp	r3, #18
 8001184:	d10a      	bne.n	800119c <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001186:	6802      	ldr	r2, [r0, #0]
 8001188:	6813      	ldr	r3, [r2, #0]
 800118a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	e004      	b.n	800119c <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001192:	6822      	ldr	r2, [r4, #0]
 8001194:	6813      	ldr	r3, [r2, #0]
 8001196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800119a:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800119c:	9700      	str	r7, [sp, #0]
 800119e:	4633      	mov	r3, r6
 80011a0:	2200      	movs	r2, #0
 80011a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80011a6:	4620      	mov	r0, r4
 80011a8:	f7ff ff4c 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 80011ac:	b980      	cbnz	r0, 80011d0 <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ae:	6923      	ldr	r3, [r4, #16]
 80011b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011b4:	d116      	bne.n	80011e4 <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80011bc:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80011be:	463b      	mov	r3, r7
 80011c0:	4632      	mov	r2, r6
 80011c2:	4913      	ldr	r1, [pc, #76]	; (8001210 <I2C_MasterRequestWrite+0xac>)
 80011c4:	4620      	mov	r0, r4
 80011c6:	f7ff ff77 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80011ca:	b9f8      	cbnz	r0, 800120c <I2C_MasterRequestWrite+0xa8>
}
 80011cc:	b003      	add	sp, #12
 80011ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80011d0:	6823      	ldr	r3, [r4, #0]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80011d8:	d002      	beq.n	80011e0 <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80011da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011de:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80011e0:	2003      	movs	r0, #3
 80011e2:	e7f3      	b.n	80011cc <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80011e4:	11eb      	asrs	r3, r5, #7
 80011e6:	6822      	ldr	r2, [r4, #0]
 80011e8:	f003 0306 	and.w	r3, r3, #6
 80011ec:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80011f0:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80011f2:	463b      	mov	r3, r7
 80011f4:	4632      	mov	r2, r6
 80011f6:	4907      	ldr	r1, [pc, #28]	; (8001214 <I2C_MasterRequestWrite+0xb0>)
 80011f8:	4620      	mov	r0, r4
 80011fa:	f7ff ff5d 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80011fe:	b918      	cbnz	r0, 8001208 <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001200:	6823      	ldr	r3, [r4, #0]
 8001202:	b2ed      	uxtb	r5, r5
 8001204:	611d      	str	r5, [r3, #16]
 8001206:	e7da      	b.n	80011be <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8001208:	2001      	movs	r0, #1
 800120a:	e7df      	b.n	80011cc <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 800120c:	2001      	movs	r0, #1
 800120e:	e7dd      	b.n	80011cc <I2C_MasterRequestWrite+0x68>
 8001210:	00010002 	.word	0x00010002
 8001214:	00010008 	.word	0x00010008

08001218 <I2C_MasterRequestRead>:
{
 8001218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	4604      	mov	r4, r0
 8001220:	460d      	mov	r5, r1
 8001222:	4616      	mov	r6, r2
 8001224:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001226:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001228:	6801      	ldr	r1, [r0, #0]
 800122a:	680b      	ldr	r3, [r1, #0]
 800122c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001230:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001232:	2a08      	cmp	r2, #8
 8001234:	d00d      	beq.n	8001252 <I2C_MasterRequestRead+0x3a>
 8001236:	2a01      	cmp	r2, #1
 8001238:	d00b      	beq.n	8001252 <I2C_MasterRequestRead+0x3a>
 800123a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800123e:	d008      	beq.n	8001252 <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001240:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001242:	2b11      	cmp	r3, #17
 8001244:	d10a      	bne.n	800125c <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001246:	6802      	ldr	r2, [r0, #0]
 8001248:	6813      	ldr	r3, [r2, #0]
 800124a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	e004      	b.n	800125c <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001252:	6822      	ldr	r2, [r4, #0]
 8001254:	6813      	ldr	r3, [r2, #0]
 8001256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125a:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800125c:	9700      	str	r7, [sp, #0]
 800125e:	4633      	mov	r3, r6
 8001260:	2200      	movs	r2, #0
 8001262:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001266:	4620      	mov	r0, r4
 8001268:	f7ff feec 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 800126c:	b998      	cbnz	r0, 8001296 <I2C_MasterRequestRead+0x7e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800126e:	6923      	ldr	r3, [r4, #16]
 8001270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001274:	d119      	bne.n	80012aa <I2C_MasterRequestRead+0x92>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001276:	6823      	ldr	r3, [r4, #0]
 8001278:	f045 0501 	orr.w	r5, r5, #1
 800127c:	b2ed      	uxtb	r5, r5
 800127e:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	4632      	mov	r2, r6
 8001284:	492a      	ldr	r1, [pc, #168]	; (8001330 <I2C_MasterRequestRead+0x118>)
 8001286:	4620      	mov	r0, r4
 8001288:	f7ff ff16 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800128c:	2800      	cmp	r0, #0
 800128e:	d14c      	bne.n	800132a <I2C_MasterRequestRead+0x112>
}
 8001290:	b004      	add	sp, #16
 8001292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001296:	6823      	ldr	r3, [r4, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800129e:	d002      	beq.n	80012a6 <I2C_MasterRequestRead+0x8e>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80012a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a4:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80012a6:	2003      	movs	r0, #3
 80012a8:	e7f2      	b.n	8001290 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80012aa:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80012ae:	f008 0806 	and.w	r8, r8, #6
 80012b2:	6823      	ldr	r3, [r4, #0]
 80012b4:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80012b8:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	4632      	mov	r2, r6
 80012be:	491d      	ldr	r1, [pc, #116]	; (8001334 <I2C_MasterRequestRead+0x11c>)
 80012c0:	4620      	mov	r0, r4
 80012c2:	f7ff fef9 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80012c6:	b108      	cbz	r0, 80012cc <I2C_MasterRequestRead+0xb4>
      return HAL_ERROR;
 80012c8:	2001      	movs	r0, #1
 80012ca:	e7e1      	b.n	8001290 <I2C_MasterRequestRead+0x78>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80012cc:	6823      	ldr	r3, [r4, #0]
 80012ce:	b2ed      	uxtb	r5, r5
 80012d0:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80012d2:	463b      	mov	r3, r7
 80012d4:	4632      	mov	r2, r6
 80012d6:	4916      	ldr	r1, [pc, #88]	; (8001330 <I2C_MasterRequestRead+0x118>)
 80012d8:	4620      	mov	r0, r4
 80012da:	f7ff feed 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80012de:	b108      	cbz	r0, 80012e4 <I2C_MasterRequestRead+0xcc>
      return HAL_ERROR;
 80012e0:	2001      	movs	r0, #1
 80012e2:	e7d5      	b.n	8001290 <I2C_MasterRequestRead+0x78>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80012e4:	2200      	movs	r2, #0
 80012e6:	9203      	str	r2, [sp, #12]
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	6959      	ldr	r1, [r3, #20]
 80012ec:	9103      	str	r1, [sp, #12]
 80012ee:	6999      	ldr	r1, [r3, #24]
 80012f0:	9103      	str	r1, [sp, #12]
 80012f2:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80012f4:	6819      	ldr	r1, [r3, #0]
 80012f6:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80012fa:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80012fc:	9700      	str	r7, [sp, #0]
 80012fe:	4633      	mov	r3, r6
 8001300:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001304:	4620      	mov	r0, r4
 8001306:	f7ff fe9d 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 800130a:	b920      	cbnz	r0, 8001316 <I2C_MasterRequestRead+0xfe>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800130c:	6822      	ldr	r2, [r4, #0]
 800130e:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001312:	6113      	str	r3, [r2, #16]
 8001314:	e7b4      	b.n	8001280 <I2C_MasterRequestRead+0x68>
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001316:	6823      	ldr	r3, [r4, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800131e:	d002      	beq.n	8001326 <I2C_MasterRequestRead+0x10e>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001320:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001324:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_TIMEOUT;
 8001326:	2003      	movs	r0, #3
 8001328:	e7b2      	b.n	8001290 <I2C_MasterRequestRead+0x78>
    return HAL_ERROR;
 800132a:	2001      	movs	r0, #1
 800132c:	e7b0      	b.n	8001290 <I2C_MasterRequestRead+0x78>
 800132e:	bf00      	nop
 8001330:	00010002 	.word	0x00010002
 8001334:	00010008 	.word	0x00010008

08001338 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8001338:	b570      	push	{r4, r5, r6, lr}
 800133a:	4604      	mov	r4, r0
 800133c:	460d      	mov	r5, r1
 800133e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001340:	6823      	ldr	r3, [r4, #0]
 8001342:	695b      	ldr	r3, [r3, #20]
 8001344:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001348:	d11c      	bne.n	8001384 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800134a:	4620      	mov	r0, r4
 800134c:	f7ff fe61 	bl	8001012 <I2C_IsAcknowledgeFailed>
 8001350:	b9d0      	cbnz	r0, 8001388 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8001352:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001356:	d0f3      	beq.n	8001340 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001358:	f7fe ff3a 	bl	80001d0 <HAL_GetTick>
 800135c:	1b80      	subs	r0, r0, r6
 800135e:	42a8      	cmp	r0, r5
 8001360:	d801      	bhi.n	8001366 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001362:	2d00      	cmp	r5, #0
 8001364:	d1ec      	bne.n	8001340 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001366:	2300      	movs	r3, #0
 8001368:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800136a:	2220      	movs	r2, #32
 800136c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001370:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001374:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001376:	f042 0220 	orr.w	r2, r2, #32
 800137a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800137c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8001380:	2001      	movs	r0, #1
 8001382:	e000      	b.n	8001386 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8001384:	2000      	movs	r0, #0
}
 8001386:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001388:	2001      	movs	r0, #1
 800138a:	e7fc      	b.n	8001386 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

0800138c <I2C_RequestMemoryWrite>:
{
 800138c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001390:	b085      	sub	sp, #20
 8001392:	4604      	mov	r4, r0
 8001394:	460d      	mov	r5, r1
 8001396:	4691      	mov	r9, r2
 8001398:	461f      	mov	r7, r3
 800139a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800139e:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80013a0:	6803      	ldr	r3, [r0, #0]
 80013a2:	6819      	ldr	r1, [r3, #0]
 80013a4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80013a8:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80013aa:	9600      	str	r6, [sp, #0]
 80013ac:	4643      	mov	r3, r8
 80013ae:	2200      	movs	r2, #0
 80013b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80013b4:	f7ff fe46 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 80013b8:	b960      	cbnz	r0, 80013d4 <I2C_RequestMemoryWrite+0x48>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80013ba:	6823      	ldr	r3, [r4, #0]
 80013bc:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80013c0:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80013c2:	4633      	mov	r3, r6
 80013c4:	4642      	mov	r2, r8
 80013c6:	4926      	ldr	r1, [pc, #152]	; (8001460 <I2C_RequestMemoryWrite+0xd4>)
 80013c8:	4620      	mov	r0, r4
 80013ca:	f7ff fe75 	bl	80010b8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80013ce:	b168      	cbz	r0, 80013ec <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 80013d0:	2001      	movs	r0, #1
 80013d2:	e008      	b.n	80013e6 <I2C_RequestMemoryWrite+0x5a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80013d4:	6823      	ldr	r3, [r4, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80013dc:	d002      	beq.n	80013e4 <I2C_RequestMemoryWrite+0x58>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80013de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e2:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80013e4:	2003      	movs	r0, #3
}
 80013e6:	b005      	add	sp, #20
 80013e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80013ec:	2300      	movs	r3, #0
 80013ee:	9303      	str	r3, [sp, #12]
 80013f0:	6823      	ldr	r3, [r4, #0]
 80013f2:	695a      	ldr	r2, [r3, #20]
 80013f4:	9203      	str	r2, [sp, #12]
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	9303      	str	r3, [sp, #12]
 80013fa:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013fc:	4632      	mov	r2, r6
 80013fe:	4641      	mov	r1, r8
 8001400:	4620      	mov	r0, r4
 8001402:	f7ff ff99 	bl	8001338 <I2C_WaitOnTXEFlagUntilTimeout>
 8001406:	b930      	cbnz	r0, 8001416 <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001408:	2f01      	cmp	r7, #1
 800140a:	d10f      	bne.n	800142c <I2C_RequestMemoryWrite+0xa0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800140c:	6823      	ldr	r3, [r4, #0]
 800140e:	fa5f f689 	uxtb.w	r6, r9
 8001412:	611e      	str	r6, [r3, #16]
 8001414:	e7e7      	b.n	80013e6 <I2C_RequestMemoryWrite+0x5a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001416:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001418:	2b04      	cmp	r3, #4
 800141a:	d001      	beq.n	8001420 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 800141c:	2001      	movs	r0, #1
 800141e:	e7e2      	b.n	80013e6 <I2C_RequestMemoryWrite+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001420:	6822      	ldr	r2, [r4, #0]
 8001422:	6813      	ldr	r3, [r2, #0]
 8001424:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	e7f7      	b.n	800141c <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800142c:	6823      	ldr	r3, [r4, #0]
 800142e:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8001432:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001434:	4632      	mov	r2, r6
 8001436:	4641      	mov	r1, r8
 8001438:	4620      	mov	r0, r4
 800143a:	f7ff ff7d 	bl	8001338 <I2C_WaitOnTXEFlagUntilTimeout>
 800143e:	b920      	cbnz	r0, 800144a <I2C_RequestMemoryWrite+0xbe>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001440:	6823      	ldr	r3, [r4, #0]
 8001442:	fa5f f689 	uxtb.w	r6, r9
 8001446:	611e      	str	r6, [r3, #16]
 8001448:	e7cd      	b.n	80013e6 <I2C_RequestMemoryWrite+0x5a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800144a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800144c:	2b04      	cmp	r3, #4
 800144e:	d001      	beq.n	8001454 <I2C_RequestMemoryWrite+0xc8>
      return HAL_ERROR;
 8001450:	2001      	movs	r0, #1
 8001452:	e7c8      	b.n	80013e6 <I2C_RequestMemoryWrite+0x5a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001454:	6822      	ldr	r2, [r4, #0]
 8001456:	6813      	ldr	r3, [r2, #0]
 8001458:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	e7f7      	b.n	8001450 <I2C_RequestMemoryWrite+0xc4>
 8001460:	00010002 	.word	0x00010002

08001464 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8001464:	b570      	push	{r4, r5, r6, lr}
 8001466:	4604      	mov	r4, r0
 8001468:	460d      	mov	r5, r1
 800146a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	f013 0f04 	tst.w	r3, #4
 8001474:	d11c      	bne.n	80014b0 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001476:	4620      	mov	r0, r4
 8001478:	f7ff fdcb 	bl	8001012 <I2C_IsAcknowledgeFailed>
 800147c:	b9d0      	cbnz	r0, 80014b4 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800147e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001482:	d0f3      	beq.n	800146c <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001484:	f7fe fea4 	bl	80001d0 <HAL_GetTick>
 8001488:	1b80      	subs	r0, r0, r6
 800148a:	42a8      	cmp	r0, r5
 800148c:	d801      	bhi.n	8001492 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800148e:	2d00      	cmp	r5, #0
 8001490:	d1ec      	bne.n	800146c <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001492:	2300      	movs	r3, #0
 8001494:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001496:	2220      	movs	r2, #32
 8001498:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800149c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014a0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80014a2:	f042 0220 	orr.w	r2, r2, #32
 80014a6:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80014a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80014ac:	2001      	movs	r0, #1
 80014ae:	e000      	b.n	80014b2 <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 80014b0:	2000      	movs	r0, #0
}
 80014b2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80014b4:	2001      	movs	r0, #1
 80014b6:	e7fc      	b.n	80014b2 <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

080014b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80014b8:	b570      	push	{r4, r5, r6, lr}
 80014ba:	4605      	mov	r5, r0
 80014bc:	460c      	mov	r4, r1
 80014be:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80014c0:	682b      	ldr	r3, [r5, #0]
 80014c2:	6959      	ldr	r1, [r3, #20]
 80014c4:	f011 0f40 	tst.w	r1, #64	; 0x40
 80014c8:	d129      	bne.n	800151e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80014ca:	6959      	ldr	r1, [r3, #20]
 80014cc:	f011 0f10 	tst.w	r1, #16
 80014d0:	d115      	bne.n	80014fe <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014d2:	f7fe fe7d 	bl	80001d0 <HAL_GetTick>
 80014d6:	1b80      	subs	r0, r0, r6
 80014d8:	42a0      	cmp	r0, r4
 80014da:	d801      	bhi.n	80014e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 80014dc:	2c00      	cmp	r4, #0
 80014de:	d1ef      	bne.n	80014c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80014e4:	2220      	movs	r2, #32
 80014e6:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80014ea:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80014ee:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80014f0:	f042 0220 	orr.w	r2, r2, #32
 80014f4:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80014f6:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 80014fa:	2001      	movs	r0, #1
}
 80014fc:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014fe:	f06f 0210 	mvn.w	r2, #16
 8001502:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001504:	2300      	movs	r3, #0
 8001506:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001508:	2220      	movs	r2, #32
 800150a:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800150e:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001512:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8001514:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001516:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800151a:	2001      	movs	r0, #1
 800151c:	e7ee      	b.n	80014fc <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 800151e:	2000      	movs	r0, #0
 8001520:	e7ec      	b.n	80014fc <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08001524 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001524:	2800      	cmp	r0, #0
 8001526:	f000 80cc 	beq.w	80016c2 <HAL_I2C_Init+0x19e>
{
 800152a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800152c:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800152e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001532:	2b00      	cmp	r3, #0
 8001534:	d077      	beq.n	8001626 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001536:	2324      	movs	r3, #36	; 0x24
 8001538:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 800153c:	6822      	ldr	r2, [r4, #0]
 800153e:	6813      	ldr	r3, [r2, #0]
 8001540:	f023 0301 	bic.w	r3, r3, #1
 8001544:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001546:	6822      	ldr	r2, [r4, #0]
 8001548:	6813      	ldr	r3, [r2, #0]
 800154a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800154e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001550:	6822      	ldr	r2, [r4, #0]
 8001552:	6813      	ldr	r3, [r2, #0]
 8001554:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001558:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800155a:	f000 fedf 	bl	800231c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800155e:	6862      	ldr	r2, [r4, #4]
 8001560:	4b5a      	ldr	r3, [pc, #360]	; (80016cc <HAL_I2C_Init+0x1a8>)
 8001562:	429a      	cmp	r2, r3
 8001564:	d864      	bhi.n	8001630 <HAL_I2C_Init+0x10c>
 8001566:	4b5a      	ldr	r3, [pc, #360]	; (80016d0 <HAL_I2C_Init+0x1ac>)
 8001568:	4298      	cmp	r0, r3
 800156a:	bf8c      	ite	hi
 800156c:	2300      	movhi	r3, #0
 800156e:	2301      	movls	r3, #1
 8001570:	2b00      	cmp	r3, #0
 8001572:	f040 80a8 	bne.w	80016c6 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8001576:	4d57      	ldr	r5, [pc, #348]	; (80016d4 <HAL_I2C_Init+0x1b0>)
 8001578:	fba5 3500 	umull	r3, r5, r5, r0
 800157c:	0caf      	lsrs	r7, r5, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800157e:	6826      	ldr	r6, [r4, #0]
 8001580:	6871      	ldr	r1, [r6, #4]
 8001582:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8001586:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 800158a:	6071      	str	r1, [r6, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800158c:	6821      	ldr	r1, [r4, #0]
 800158e:	6a0b      	ldr	r3, [r1, #32]
 8001590:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001594:	6865      	ldr	r5, [r4, #4]
 8001596:	4a4d      	ldr	r2, [pc, #308]	; (80016cc <HAL_I2C_Init+0x1a8>)
 8001598:	4295      	cmp	r5, r2
 800159a:	d84f      	bhi.n	800163c <HAL_I2C_Init+0x118>
 800159c:	1c7a      	adds	r2, r7, #1
 800159e:	4313      	orrs	r3, r2
 80015a0:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80015a2:	6825      	ldr	r5, [r4, #0]
 80015a4:	69e9      	ldr	r1, [r5, #28]
 80015a6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80015aa:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80015ae:	6863      	ldr	r3, [r4, #4]
 80015b0:	4a46      	ldr	r2, [pc, #280]	; (80016cc <HAL_I2C_Init+0x1a8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d84c      	bhi.n	8001650 <HAL_I2C_Init+0x12c>
 80015b6:	3801      	subs	r0, #1
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80015be:	3001      	adds	r0, #1
 80015c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80015c4:	4218      	tst	r0, r3
 80015c6:	d078      	beq.n	80016ba <HAL_I2C_Init+0x196>
 80015c8:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80015cc:	430b      	orrs	r3, r1
 80015ce:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80015d0:	6821      	ldr	r1, [r4, #0]
 80015d2:	680b      	ldr	r3, [r1, #0]
 80015d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80015d8:	69e2      	ldr	r2, [r4, #28]
 80015da:	6a20      	ldr	r0, [r4, #32]
 80015dc:	4302      	orrs	r2, r0
 80015de:	4313      	orrs	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80015e2:	6821      	ldr	r1, [r4, #0]
 80015e4:	688b      	ldr	r3, [r1, #8]
 80015e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80015ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80015ee:	6922      	ldr	r2, [r4, #16]
 80015f0:	68e0      	ldr	r0, [r4, #12]
 80015f2:	4302      	orrs	r2, r0
 80015f4:	4313      	orrs	r3, r2
 80015f6:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015f8:	6821      	ldr	r1, [r4, #0]
 80015fa:	68cb      	ldr	r3, [r1, #12]
 80015fc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001600:	6962      	ldr	r2, [r4, #20]
 8001602:	69a0      	ldr	r0, [r4, #24]
 8001604:	4302      	orrs	r2, r0
 8001606:	4313      	orrs	r3, r2
 8001608:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 800160a:	6822      	ldr	r2, [r4, #0]
 800160c:	6813      	ldr	r3, [r2, #0]
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001614:	2000      	movs	r0, #0
 8001616:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001618:	2320      	movs	r3, #32
 800161a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800161e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001620:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8001624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001626:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800162a:	f002 fc29 	bl	8003e80 <HAL_I2C_MspInit>
 800162e:	e782      	b.n	8001536 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001630:	4b29      	ldr	r3, [pc, #164]	; (80016d8 <HAL_I2C_Init+0x1b4>)
 8001632:	4298      	cmp	r0, r3
 8001634:	bf8c      	ite	hi
 8001636:	2300      	movhi	r3, #0
 8001638:	2301      	movls	r3, #1
 800163a:	e799      	b.n	8001570 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800163c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001640:	fb02 f207 	mul.w	r2, r2, r7
 8001644:	4d25      	ldr	r5, [pc, #148]	; (80016dc <HAL_I2C_Init+0x1b8>)
 8001646:	fba5 5202 	umull	r5, r2, r5, r2
 800164a:	0992      	lsrs	r2, r2, #6
 800164c:	3201      	adds	r2, #1
 800164e:	e7a6      	b.n	800159e <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001650:	68a2      	ldr	r2, [r4, #8]
 8001652:	b9ba      	cbnz	r2, 8001684 <HAL_I2C_Init+0x160>
 8001654:	1e46      	subs	r6, r0, #1
 8001656:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 800165a:	fbb6 f6f7 	udiv	r6, r6, r7
 800165e:	3601      	adds	r6, #1
 8001660:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8001664:	fab6 f686 	clz	r6, r6
 8001668:	0976      	lsrs	r6, r6, #5
 800166a:	bb46      	cbnz	r6, 80016be <HAL_I2C_Init+0x19a>
 800166c:	b9c2      	cbnz	r2, 80016a0 <HAL_I2C_Init+0x17c>
 800166e:	1e42      	subs	r2, r0, #1
 8001670:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001674:	fbb2 f2f3 	udiv	r2, r2, r3
 8001678:	3201      	adds	r2, #1
 800167a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800167e:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8001682:	e7a3      	b.n	80015cc <HAL_I2C_Init+0xa8>
 8001684:	1e46      	subs	r6, r0, #1
 8001686:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 800168a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800168e:	fbb6 f6f7 	udiv	r6, r6, r7
 8001692:	3601      	adds	r6, #1
 8001694:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8001698:	fab6 f686 	clz	r6, r6
 800169c:	0976      	lsrs	r6, r6, #5
 800169e:	e7e4      	b.n	800166a <HAL_I2C_Init+0x146>
 80016a0:	1e42      	subs	r2, r0, #1
 80016a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80016ae:	3201      	adds	r2, #1
 80016b0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80016b4:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 80016b8:	e788      	b.n	80015cc <HAL_I2C_Init+0xa8>
 80016ba:	2304      	movs	r3, #4
 80016bc:	e786      	b.n	80015cc <HAL_I2C_Init+0xa8>
 80016be:	2301      	movs	r3, #1
 80016c0:	e784      	b.n	80015cc <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 80016c2:	2001      	movs	r0, #1
}
 80016c4:	4770      	bx	lr
    return HAL_ERROR;
 80016c6:	2001      	movs	r0, #1
 80016c8:	e7ac      	b.n	8001624 <HAL_I2C_Init+0x100>
 80016ca:	bf00      	nop
 80016cc:	000186a0 	.word	0x000186a0
 80016d0:	001e847f 	.word	0x001e847f
 80016d4:	431bde83 	.word	0x431bde83
 80016d8:	003d08ff 	.word	0x003d08ff
 80016dc:	10624dd3 	.word	0x10624dd3

080016e0 <HAL_I2C_Master_Transmit>:
{
 80016e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016e4:	b085      	sub	sp, #20
 80016e6:	4604      	mov	r4, r0
 80016e8:	460f      	mov	r7, r1
 80016ea:	4691      	mov	r9, r2
 80016ec:	4698      	mov	r8, r3
 80016ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 80016f0:	f7fe fd6e 	bl	80001d0 <HAL_GetTick>
 80016f4:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80016f6:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 80016fa:	b2c0      	uxtb	r0, r0
 80016fc:	2820      	cmp	r0, #32
 80016fe:	d004      	beq.n	800170a <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 8001700:	2702      	movs	r7, #2
}
 8001702:	4638      	mov	r0, r7
 8001704:	b005      	add	sp, #20
 8001706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800170a:	9500      	str	r5, [sp, #0]
 800170c:	2319      	movs	r3, #25
 800170e:	2201      	movs	r2, #1
 8001710:	494f      	ldr	r1, [pc, #316]	; (8001850 <HAL_I2C_Master_Transmit+0x170>)
 8001712:	4620      	mov	r0, r4
 8001714:	f7ff fc96 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 8001718:	2800      	cmp	r0, #0
 800171a:	f040 8092 	bne.w	8001842 <HAL_I2C_Master_Transmit+0x162>
    __HAL_LOCK(hi2c);
 800171e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001722:	2b01      	cmp	r3, #1
 8001724:	f000 808f 	beq.w	8001846 <HAL_I2C_Master_Transmit+0x166>
 8001728:	2301      	movs	r3, #1
 800172a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	f012 0f01 	tst.w	r2, #1
 8001736:	d103      	bne.n	8001740 <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	f042 0201 	orr.w	r2, r2, #1
 800173e:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001740:	6822      	ldr	r2, [r4, #0]
 8001742:	6813      	ldr	r3, [r2, #0]
 8001744:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001748:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800174a:	2321      	movs	r3, #33	; 0x21
 800174c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001750:	2310      	movs	r3, #16
 8001752:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001756:	2300      	movs	r3, #0
 8001758:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 800175a:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800175e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001762:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001764:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001766:	4b3b      	ldr	r3, [pc, #236]	; (8001854 <HAL_I2C_Master_Transmit+0x174>)
 8001768:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800176a:	462b      	mov	r3, r5
 800176c:	4632      	mov	r2, r6
 800176e:	4639      	mov	r1, r7
 8001770:	4620      	mov	r0, r4
 8001772:	f7ff fcf7 	bl	8001164 <I2C_MasterRequestWrite>
 8001776:	4607      	mov	r7, r0
 8001778:	2800      	cmp	r0, #0
 800177a:	d166      	bne.n	800184a <HAL_I2C_Master_Transmit+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800177c:	2300      	movs	r3, #0
 800177e:	9303      	str	r3, [sp, #12]
 8001780:	6823      	ldr	r3, [r4, #0]
 8001782:	695a      	ldr	r2, [r3, #20]
 8001784:	9203      	str	r2, [sp, #12]
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	9303      	str	r3, [sp, #12]
 800178a:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 800178c:	e011      	b.n	80017b2 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800178e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001790:	2b04      	cmp	r3, #4
 8001792:	d001      	beq.n	8001798 <HAL_I2C_Master_Transmit+0xb8>
        return HAL_ERROR;
 8001794:	2701      	movs	r7, #1
 8001796:	e7b4      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001798:	6822      	ldr	r2, [r4, #0]
 800179a:	6813      	ldr	r3, [r2, #0]
 800179c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	e7f7      	b.n	8001794 <HAL_I2C_Master_Transmit+0xb4>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017a4:	462a      	mov	r2, r5
 80017a6:	4631      	mov	r1, r6
 80017a8:	4620      	mov	r0, r4
 80017aa:	f7ff fe5b 	bl	8001464 <I2C_WaitOnBTFFlagUntilTimeout>
 80017ae:	2800      	cmp	r0, #0
 80017b0:	d12e      	bne.n	8001810 <HAL_I2C_Master_Transmit+0x130>
    while (hi2c->XferSize > 0U)
 80017b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d036      	beq.n	8001826 <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017b8:	462a      	mov	r2, r5
 80017ba:	4631      	mov	r1, r6
 80017bc:	4620      	mov	r0, r4
 80017be:	f7ff fdbb 	bl	8001338 <I2C_WaitOnTXEFlagUntilTimeout>
 80017c2:	2800      	cmp	r0, #0
 80017c4:	d1e3      	bne.n	800178e <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80017c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80017c8:	6823      	ldr	r3, [r4, #0]
 80017ca:	7812      	ldrb	r2, [r2, #0]
 80017cc:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80017ce:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80017d0:	1c4b      	adds	r3, r1, #1
 80017d2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80017d4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	3b01      	subs	r3, #1
 80017da:	b29b      	uxth	r3, r3
 80017dc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80017de:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80017e0:	3b01      	subs	r3, #1
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80017e6:	6822      	ldr	r2, [r4, #0]
 80017e8:	6950      	ldr	r0, [r2, #20]
 80017ea:	f010 0f04 	tst.w	r0, #4
 80017ee:	d0d9      	beq.n	80017a4 <HAL_I2C_Master_Transmit+0xc4>
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0d7      	beq.n	80017a4 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80017f4:	784b      	ldrb	r3, [r1, #1]
 80017f6:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 80017f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80017fa:	3301      	adds	r3, #1
 80017fc:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80017fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001800:	b29b      	uxth	r3, r3
 8001802:	3b01      	subs	r3, #1
 8001804:	b29b      	uxth	r3, r3
 8001806:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001808:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800180a:	3b01      	subs	r3, #1
 800180c:	8523      	strh	r3, [r4, #40]	; 0x28
 800180e:	e7c9      	b.n	80017a4 <HAL_I2C_Master_Transmit+0xc4>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001812:	2b04      	cmp	r3, #4
 8001814:	d001      	beq.n	800181a <HAL_I2C_Master_Transmit+0x13a>
        return HAL_ERROR;
 8001816:	2701      	movs	r7, #1
 8001818:	e773      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800181a:	6822      	ldr	r2, [r4, #0]
 800181c:	6813      	ldr	r3, [r2, #0]
 800181e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	e7f7      	b.n	8001816 <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001826:	6822      	ldr	r2, [r4, #0]
 8001828:	6813      	ldr	r3, [r2, #0]
 800182a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182e:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001830:	2320      	movs	r3, #32
 8001832:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001836:	2300      	movs	r3, #0
 8001838:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 800183c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001840:	e75f      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 8001842:	2702      	movs	r7, #2
 8001844:	e75d      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8001846:	2702      	movs	r7, #2
 8001848:	e75b      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
      return HAL_ERROR;
 800184a:	2701      	movs	r7, #1
 800184c:	e759      	b.n	8001702 <HAL_I2C_Master_Transmit+0x22>
 800184e:	bf00      	nop
 8001850:	00100002 	.word	0x00100002
 8001854:	ffff0000 	.word	0xffff0000

08001858 <HAL_I2C_Master_Receive>:
{
 8001858:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800185c:	b089      	sub	sp, #36	; 0x24
 800185e:	4604      	mov	r4, r0
 8001860:	460f      	mov	r7, r1
 8001862:	4691      	mov	r9, r2
 8001864:	4698      	mov	r8, r3
 8001866:	9e10      	ldr	r6, [sp, #64]	; 0x40
  __IO uint32_t count = 0U;
 8001868:	2300      	movs	r3, #0
 800186a:	9307      	str	r3, [sp, #28]
  uint32_t tickstart = HAL_GetTick();
 800186c:	f7fe fcb0 	bl	80001d0 <HAL_GetTick>
 8001870:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001872:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001876:	b2c0      	uxtb	r0, r0
 8001878:	2820      	cmp	r0, #32
 800187a:	d004      	beq.n	8001886 <HAL_I2C_Master_Receive+0x2e>
    return HAL_BUSY;
 800187c:	2702      	movs	r7, #2
}
 800187e:	4638      	mov	r0, r7
 8001880:	b009      	add	sp, #36	; 0x24
 8001882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001886:	9500      	str	r5, [sp, #0]
 8001888:	2319      	movs	r3, #25
 800188a:	2201      	movs	r2, #1
 800188c:	499d      	ldr	r1, [pc, #628]	; (8001b04 <HAL_I2C_Master_Receive+0x2ac>)
 800188e:	4620      	mov	r0, r4
 8001890:	f7ff fbd8 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 8001894:	2800      	cmp	r0, #0
 8001896:	f040 8172 	bne.w	8001b7e <HAL_I2C_Master_Receive+0x326>
    __HAL_LOCK(hi2c);
 800189a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800189e:	2b01      	cmp	r3, #1
 80018a0:	f000 816f 	beq.w	8001b82 <HAL_I2C_Master_Receive+0x32a>
 80018a4:	2301      	movs	r3, #1
 80018a6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018aa:	6823      	ldr	r3, [r4, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f012 0f01 	tst.w	r2, #1
 80018b2:	d103      	bne.n	80018bc <HAL_I2C_Master_Receive+0x64>
      __HAL_I2C_ENABLE(hi2c);
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	f042 0201 	orr.w	r2, r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018bc:	6822      	ldr	r2, [r4, #0]
 80018be:	6813      	ldr	r3, [r2, #0]
 80018c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018c4:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80018c6:	2322      	movs	r3, #34	; 0x22
 80018c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80018cc:	2310      	movs	r3, #16
 80018ce:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80018d6:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80018da:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80018de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80018e0:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018e2:	4b89      	ldr	r3, [pc, #548]	; (8001b08 <HAL_I2C_Master_Receive+0x2b0>)
 80018e4:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80018e6:	462b      	mov	r3, r5
 80018e8:	4632      	mov	r2, r6
 80018ea:	4639      	mov	r1, r7
 80018ec:	4620      	mov	r0, r4
 80018ee:	f7ff fc93 	bl	8001218 <I2C_MasterRequestRead>
 80018f2:	4607      	mov	r7, r0
 80018f4:	2800      	cmp	r0, #0
 80018f6:	f040 8146 	bne.w	8001b86 <HAL_I2C_Master_Receive+0x32e>
    if (hi2c->XferSize == 0U)
 80018fa:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80018fc:	b95b      	cbnz	r3, 8001916 <HAL_I2C_Master_Receive+0xbe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018fe:	9303      	str	r3, [sp, #12]
 8001900:	6823      	ldr	r3, [r4, #0]
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	9203      	str	r2, [sp, #12]
 8001906:	699a      	ldr	r2, [r3, #24]
 8001908:	9203      	str	r2, [sp, #12]
 800190a:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	e076      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
    else if (hi2c->XferSize == 1U)
 8001916:	2b01      	cmp	r3, #1
 8001918:	d00f      	beq.n	800193a <HAL_I2C_Master_Receive+0xe2>
    else if (hi2c->XferSize == 2U)
 800191a:	2b02      	cmp	r3, #2
 800191c:	d021      	beq.n	8001962 <HAL_I2C_Master_Receive+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800191e:	6822      	ldr	r2, [r4, #0]
 8001920:	6813      	ldr	r3, [r2, #0]
 8001922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001926:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001928:	2300      	movs	r3, #0
 800192a:	9306      	str	r3, [sp, #24]
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	695a      	ldr	r2, [r3, #20]
 8001930:	9206      	str	r2, [sp, #24]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	9306      	str	r3, [sp, #24]
 8001936:	9b06      	ldr	r3, [sp, #24]
 8001938:	e064      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800193a:	6822      	ldr	r2, [r4, #0]
 800193c:	6813      	ldr	r3, [r2, #0]
 800193e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001942:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001944:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001946:	2300      	movs	r3, #0
 8001948:	9304      	str	r3, [sp, #16]
 800194a:	6823      	ldr	r3, [r4, #0]
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	9204      	str	r2, [sp, #16]
 8001950:	699a      	ldr	r2, [r3, #24]
 8001952:	9204      	str	r2, [sp, #16]
 8001954:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800195c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800195e:	b662      	cpsie	i
}
 8001960:	e050      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001962:	6822      	ldr	r2, [r4, #0]
 8001964:	6813      	ldr	r3, [r2, #0]
 8001966:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800196a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800196e:	2300      	movs	r3, #0
 8001970:	9305      	str	r3, [sp, #20]
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	9205      	str	r2, [sp, #20]
 8001978:	699a      	ldr	r2, [r3, #24]
 800197a:	9205      	str	r2, [sp, #20]
 800197c:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001984:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001986:	b662      	cpsie	i
}
 8001988:	e03c      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800198a:	462a      	mov	r2, r5
 800198c:	4631      	mov	r1, r6
 800198e:	4620      	mov	r0, r4
 8001990:	f7ff fd92 	bl	80014b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001994:	2800      	cmp	r0, #0
 8001996:	f040 80f8 	bne.w	8001b8a <HAL_I2C_Master_Receive+0x332>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800199a:	6823      	ldr	r3, [r4, #0]
 800199c:	691a      	ldr	r2, [r3, #16]
 800199e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019a0:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80019a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019a4:	3301      	adds	r3, #1
 80019a6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80019a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019aa:	3b01      	subs	r3, #1
 80019ac:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	3b01      	subs	r3, #1
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	8563      	strh	r3, [r4, #42]	; 0x2a
 80019b8:	e024      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
  __ASM volatile ("cpsid i" : : : "memory");
 80019ba:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019bc:	6822      	ldr	r2, [r4, #0]
 80019be:	6813      	ldr	r3, [r2, #0]
 80019c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019c4:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019c6:	6823      	ldr	r3, [r4, #0]
 80019c8:	691a      	ldr	r2, [r3, #16]
 80019ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019cc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80019ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019d0:	3301      	adds	r3, #1
 80019d2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80019d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019d6:	3b01      	subs	r3, #1
 80019d8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019dc:	b29b      	uxth	r3, r3
 80019de:	3b01      	subs	r3, #1
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80019e4:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	691a      	ldr	r2, [r3, #16]
 80019ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019ec:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80019ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80019f0:	3301      	adds	r3, #1
 80019f2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80019f4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019f6:	3b01      	subs	r3, #1
 80019f8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80019fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	3b01      	subs	r3, #1
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001a04:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 80b0 	beq.w	8001b6c <HAL_I2C_Master_Receive+0x314>
      if (hi2c->XferSize <= 3U)
 8001a0c:	2b03      	cmp	r3, #3
 8001a0e:	f200 8083 	bhi.w	8001b18 <HAL_I2C_Master_Receive+0x2c0>
        if (hi2c->XferSize == 1U)
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d0b9      	beq.n	800198a <HAL_I2C_Master_Receive+0x132>
        else if (hi2c->XferSize == 2U)
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d10a      	bne.n	8001a30 <HAL_I2C_Master_Receive+0x1d8>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a1a:	9500      	str	r5, [sp, #0]
 8001a1c:	4633      	mov	r3, r6
 8001a1e:	2200      	movs	r2, #0
 8001a20:	493a      	ldr	r1, [pc, #232]	; (8001b0c <HAL_I2C_Master_Receive+0x2b4>)
 8001a22:	4620      	mov	r0, r4
 8001a24:	f7ff fb0e 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 8001a28:	2800      	cmp	r0, #0
 8001a2a:	d0c6      	beq.n	80019ba <HAL_I2C_Master_Receive+0x162>
            return HAL_ERROR;
 8001a2c:	2701      	movs	r7, #1
 8001a2e:	e726      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a30:	9500      	str	r5, [sp, #0]
 8001a32:	4633      	mov	r3, r6
 8001a34:	2200      	movs	r2, #0
 8001a36:	4935      	ldr	r1, [pc, #212]	; (8001b0c <HAL_I2C_Master_Receive+0x2b4>)
 8001a38:	4620      	mov	r0, r4
 8001a3a:	f7ff fb03 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 8001a3e:	2800      	cmp	r0, #0
 8001a40:	f040 80a5 	bne.w	8001b8e <HAL_I2C_Master_Receive+0x336>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a44:	6822      	ldr	r2, [r4, #0]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a4c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a4e:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a50:	6823      	ldr	r3, [r4, #0]
 8001a52:	691a      	ldr	r2, [r3, #16]
 8001a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a56:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001a58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001a5e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001a60:	3b01      	subs	r3, #1
 8001a62:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001a64:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	8563      	strh	r3, [r4, #42]	; 0x2a
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001a6e:	4b28      	ldr	r3, [pc, #160]	; (8001b10 <HAL_I2C_Master_Receive+0x2b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	08db      	lsrs	r3, r3, #3
 8001a74:	4a27      	ldr	r2, [pc, #156]	; (8001b14 <HAL_I2C_Master_Receive+0x2bc>)
 8001a76:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7a:	0a1b      	lsrs	r3, r3, #8
 8001a7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001a80:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8001a84:	9307      	str	r3, [sp, #28]
            count--;
 8001a86:	9b07      	ldr	r3, [sp, #28]
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	9307      	str	r3, [sp, #28]
            if (count == 0U)
 8001a8c:	9b07      	ldr	r3, [sp, #28]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d028      	beq.n	8001ae4 <HAL_I2C_Master_Receive+0x28c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	695a      	ldr	r2, [r3, #20]
 8001a96:	f012 0f04 	tst.w	r2, #4
 8001a9a:	d0f4      	beq.n	8001a86 <HAL_I2C_Master_Receive+0x22e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001aa2:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aa4:	6823      	ldr	r3, [r4, #0]
 8001aa6:	691a      	ldr	r2, [r3, #16]
 8001aa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aaa:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001aac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aae:	3301      	adds	r3, #1
 8001ab0:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001ab2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ab4:	3b01      	subs	r3, #1
 8001ab6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001ab8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3b01      	subs	r3, #1
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001ac2:	b662      	cpsie	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	691a      	ldr	r2, [r3, #16]
 8001ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001aca:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8001acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ace:	3301      	adds	r3, #1
 8001ad0:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001ad2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001ad8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	3b01      	subs	r3, #1
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ae2:	e78f      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001ae4:	6323      	str	r3, [r4, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001af0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001af2:	f042 0220 	orr.w	r2, r2, #32
 8001af6:	6422      	str	r2, [r4, #64]	; 0x40
 8001af8:	b662      	cpsie	i
              __HAL_UNLOCK(hi2c);
 8001afa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8001afe:	2701      	movs	r7, #1
 8001b00:	e6bd      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
 8001b02:	bf00      	nop
 8001b04:	00100002 	.word	0x00100002
 8001b08:	ffff0000 	.word	0xffff0000
 8001b0c:	00010004 	.word	0x00010004
 8001b10:	2000002c 	.word	0x2000002c
 8001b14:	14f8b589 	.word	0x14f8b589
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b18:	462a      	mov	r2, r5
 8001b1a:	4631      	mov	r1, r6
 8001b1c:	4620      	mov	r0, r4
 8001b1e:	f7ff fccb 	bl	80014b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b22:	2800      	cmp	r0, #0
 8001b24:	d135      	bne.n	8001b92 <HAL_I2C_Master_Receive+0x33a>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b26:	6823      	ldr	r3, [r4, #0]
 8001b28:	691a      	ldr	r2, [r3, #16]
 8001b2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b2c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8001b2e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001b30:	1c53      	adds	r3, r2, #1
 8001b32:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001b34:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b36:	3b01      	subs	r3, #1
 8001b38:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001b3a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	6959      	ldr	r1, [r3, #20]
 8001b48:	f011 0f04 	tst.w	r1, #4
 8001b4c:	f43f af5a 	beq.w	8001a04 <HAL_I2C_Master_Receive+0x1ac>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8001b54:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b56:	3301      	adds	r3, #1
 8001b58:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8001b5a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001b60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	3b01      	subs	r3, #1
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001b6a:	e74b      	b.n	8001a04 <HAL_I2C_Master_Receive+0x1ac>
    hi2c->State = HAL_I2C_STATE_READY;
 8001b6c:	2320      	movs	r3, #32
 8001b6e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001b78:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001b7c:	e67f      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
      return HAL_BUSY;
 8001b7e:	2702      	movs	r7, #2
 8001b80:	e67d      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
    __HAL_LOCK(hi2c);
 8001b82:	2702      	movs	r7, #2
 8001b84:	e67b      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
      return HAL_ERROR;
 8001b86:	2701      	movs	r7, #1
 8001b88:	e679      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 8001b8a:	2701      	movs	r7, #1
 8001b8c:	e677      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
            return HAL_ERROR;
 8001b8e:	2701      	movs	r7, #1
 8001b90:	e675      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
          return HAL_ERROR;
 8001b92:	2701      	movs	r7, #1
 8001b94:	e673      	b.n	800187e <HAL_I2C_Master_Receive+0x26>
 8001b96:	bf00      	nop

08001b98 <HAL_I2C_Mem_Write>:
{
 8001b98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b9c:	b083      	sub	sp, #12
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	460f      	mov	r7, r1
 8001ba2:	4690      	mov	r8, r2
 8001ba4:	4699      	mov	r9, r3
 8001ba6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8001ba8:	f7fe fb12 	bl	80001d0 <HAL_GetTick>
 8001bac:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bae:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001bb2:	b2c0      	uxtb	r0, r0
 8001bb4:	2820      	cmp	r0, #32
 8001bb6:	d003      	beq.n	8001bc0 <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 8001bb8:	2002      	movs	r0, #2
}
 8001bba:	b003      	add	sp, #12
 8001bbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bc0:	9500      	str	r5, [sp, #0]
 8001bc2:	2319      	movs	r3, #25
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	494b      	ldr	r1, [pc, #300]	; (8001cf4 <HAL_I2C_Mem_Write+0x15c>)
 8001bc8:	4620      	mov	r0, r4
 8001bca:	f7ff fa3b 	bl	8001044 <I2C_WaitOnFlagUntilTimeout>
 8001bce:	2800      	cmp	r0, #0
 8001bd0:	f040 8089 	bne.w	8001ce6 <HAL_I2C_Mem_Write+0x14e>
    __HAL_LOCK(hi2c);
 8001bd4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	f000 8086 	beq.w	8001cea <HAL_I2C_Mem_Write+0x152>
 8001bde:	2301      	movs	r3, #1
 8001be0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001be4:	6823      	ldr	r3, [r4, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	f012 0f01 	tst.w	r2, #1
 8001bec:	d103      	bne.n	8001bf6 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	f042 0201 	orr.w	r2, r2, #1
 8001bf4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001bf6:	6822      	ldr	r2, [r4, #0]
 8001bf8:	6813      	ldr	r3, [r2, #0]
 8001bfa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bfe:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c00:	2321      	movs	r3, #33	; 0x21
 8001c02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c06:	2340      	movs	r3, #64	; 0x40
 8001c08:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c12:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c14:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8001c18:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c1a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c1c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c1e:	4b36      	ldr	r3, [pc, #216]	; (8001cf8 <HAL_I2C_Mem_Write+0x160>)
 8001c20:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c22:	9501      	str	r5, [sp, #4]
 8001c24:	9600      	str	r6, [sp, #0]
 8001c26:	464b      	mov	r3, r9
 8001c28:	4642      	mov	r2, r8
 8001c2a:	4639      	mov	r1, r7
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	f7ff fbad 	bl	800138c <I2C_RequestMemoryWrite>
 8001c32:	2800      	cmp	r0, #0
 8001c34:	d15b      	bne.n	8001cee <HAL_I2C_Mem_Write+0x156>
    while (hi2c->XferSize > 0U)
 8001c36:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d035      	beq.n	8001ca8 <HAL_I2C_Mem_Write+0x110>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c3c:	462a      	mov	r2, r5
 8001c3e:	4631      	mov	r1, r6
 8001c40:	4620      	mov	r0, r4
 8001c42:	f7ff fb79 	bl	8001338 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c46:	bb20      	cbnz	r0, 8001c92 <HAL_I2C_Mem_Write+0xfa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c48:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c4a:	6823      	ldr	r3, [r4, #0]
 8001c4c:	7812      	ldrb	r2, [r2, #0]
 8001c4e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001c50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001c52:	1c4b      	adds	r3, r1, #1
 8001c54:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001c56:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	b292      	uxth	r2, r2
 8001c5c:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001c5e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	3b01      	subs	r3, #1
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	6958      	ldr	r0, [r3, #20]
 8001c6c:	f010 0f04 	tst.w	r0, #4
 8001c70:	d0e1      	beq.n	8001c36 <HAL_I2C_Mem_Write+0x9e>
 8001c72:	2a00      	cmp	r2, #0
 8001c74:	d0df      	beq.n	8001c36 <HAL_I2C_Mem_Write+0x9e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c76:	784a      	ldrb	r2, [r1, #1]
 8001c78:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8001c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8001c80:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c82:	3b01      	subs	r3, #1
 8001c84:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001c86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001c90:	e7d1      	b.n	8001c36 <HAL_I2C_Mem_Write+0x9e>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c94:	2b04      	cmp	r3, #4
 8001c96:	d001      	beq.n	8001c9c <HAL_I2C_Mem_Write+0x104>
        return HAL_ERROR;
 8001c98:	2001      	movs	r0, #1
 8001c9a:	e78e      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c9c:	6822      	ldr	r2, [r4, #0]
 8001c9e:	6813      	ldr	r3, [r2, #0]
 8001ca0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e7f7      	b.n	8001c98 <HAL_I2C_Mem_Write+0x100>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ca8:	462a      	mov	r2, r5
 8001caa:	4631      	mov	r1, r6
 8001cac:	4620      	mov	r0, r4
 8001cae:	f7ff fbd9 	bl	8001464 <I2C_WaitOnBTFFlagUntilTimeout>
 8001cb2:	b150      	cbz	r0, 8001cca <HAL_I2C_Mem_Write+0x132>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d001      	beq.n	8001cbe <HAL_I2C_Mem_Write+0x126>
      return HAL_ERROR;
 8001cba:	2001      	movs	r0, #1
 8001cbc:	e77d      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cbe:	6822      	ldr	r2, [r4, #0]
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	e7f7      	b.n	8001cba <HAL_I2C_Mem_Write+0x122>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cca:	6822      	ldr	r2, [r4, #0]
 8001ccc:	6813      	ldr	r3, [r2, #0]
 8001cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd2:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001cd4:	2320      	movs	r3, #32
 8001cd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001ce0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001ce4:	e769      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 8001ce6:	2002      	movs	r0, #2
 8001ce8:	e767      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 8001cea:	2002      	movs	r0, #2
 8001cec:	e765      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 8001cee:	2001      	movs	r0, #1
 8001cf0:	e763      	b.n	8001bba <HAL_I2C_Mem_Write+0x22>
 8001cf2:	bf00      	nop
 8001cf4:	00100002 	.word	0x00100002
 8001cf8:	ffff0000 	.word	0xffff0000

08001cfc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cfc:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cfe:	4b08      	ldr	r3, [pc, #32]	; (8001d20 <RCC_Delay+0x24>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a08      	ldr	r2, [pc, #32]	; (8001d24 <RCC_Delay+0x28>)
 8001d04:	fba2 2303 	umull	r2, r3, r2, r3
 8001d08:	0a5b      	lsrs	r3, r3, #9
 8001d0a:	fb00 f303 	mul.w	r3, r0, r3
 8001d0e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001d10:	bf00      	nop
  }
  while (Delay --);
 8001d12:	9b01      	ldr	r3, [sp, #4]
 8001d14:	1e5a      	subs	r2, r3, #1
 8001d16:	9201      	str	r2, [sp, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f9      	bne.n	8001d10 <RCC_Delay+0x14>
}
 8001d1c:	b002      	add	sp, #8
 8001d1e:	4770      	bx	lr
 8001d20:	2000002c 	.word	0x2000002c
 8001d24:	10624dd3 	.word	0x10624dd3

08001d28 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001d28:	2800      	cmp	r0, #0
 8001d2a:	f000 81f1 	beq.w	8002110 <HAL_RCC_OscConfig+0x3e8>
{
 8001d2e:	b570      	push	{r4, r5, r6, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d34:	6803      	ldr	r3, [r0, #0]
 8001d36:	f013 0f01 	tst.w	r3, #1
 8001d3a:	d02c      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d3c:	4baa      	ldr	r3, [pc, #680]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b04      	cmp	r3, #4
 8001d46:	d01d      	beq.n	8001d84 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d48:	4ba7      	ldr	r3, [pc, #668]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f003 030c 	and.w	r3, r3, #12
 8001d50:	2b08      	cmp	r3, #8
 8001d52:	d012      	beq.n	8001d7a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d54:	6863      	ldr	r3, [r4, #4]
 8001d56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d5a:	d041      	beq.n	8001de0 <HAL_RCC_OscConfig+0xb8>
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d155      	bne.n	8001e0c <HAL_RCC_OscConfig+0xe4>
 8001d60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d64:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	e037      	b.n	8001dea <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d7a:	4b9b      	ldr	r3, [pc, #620]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001d82:	d0e7      	beq.n	8001d54 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d84:	4b98      	ldr	r3, [pc, #608]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d8c:	d003      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6e>
 8001d8e:	6863      	ldr	r3, [r4, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 81bf 	beq.w	8002114 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	f013 0f02 	tst.w	r3, #2
 8001d9c:	d075      	beq.n	8001e8a <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d9e:	4b92      	ldr	r3, [pc, #584]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f013 0f0c 	tst.w	r3, #12
 8001da6:	d05f      	beq.n	8001e68 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001da8:	4b8f      	ldr	r3, [pc, #572]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d054      	beq.n	8001e5e <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001db4:	6923      	ldr	r3, [r4, #16]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f000 8089 	beq.w	8001ece <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_HSI_ENABLE();
 8001dbc:	4b8b      	ldr	r3, [pc, #556]	; (8001fec <HAL_RCC_OscConfig+0x2c4>)
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dc2:	f7fe fa05 	bl	80001d0 <HAL_GetTick>
 8001dc6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc8:	4b87      	ldr	r3, [pc, #540]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f013 0f02 	tst.w	r3, #2
 8001dd0:	d174      	bne.n	8001ebc <HAL_RCC_OscConfig+0x194>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd2:	f7fe f9fd 	bl	80001d0 <HAL_GetTick>
 8001dd6:	1b40      	subs	r0, r0, r5
 8001dd8:	2802      	cmp	r0, #2
 8001dda:	d9f5      	bls.n	8001dc8 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001ddc:	2003      	movs	r0, #3
 8001dde:	e19e      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001de0:	4a81      	ldr	r2, [pc, #516]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001de2:	6813      	ldr	r3, [r2, #0]
 8001de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dea:	6863      	ldr	r3, [r4, #4]
 8001dec:	b343      	cbz	r3, 8001e40 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001dee:	f7fe f9ef 	bl	80001d0 <HAL_GetTick>
 8001df2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001df4:	4b7c      	ldr	r3, [pc, #496]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dfc:	d1cb      	bne.n	8001d96 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dfe:	f7fe f9e7 	bl	80001d0 <HAL_GetTick>
 8001e02:	1b40      	subs	r0, r0, r5
 8001e04:	2864      	cmp	r0, #100	; 0x64
 8001e06:	d9f5      	bls.n	8001df4 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001e08:	2003      	movs	r0, #3
 8001e0a:	e188      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e10:	d009      	beq.n	8001e26 <HAL_RCC_OscConfig+0xfe>
 8001e12:	4b75      	ldr	r3, [pc, #468]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	e7e1      	b.n	8001dea <HAL_RCC_OscConfig+0xc2>
 8001e26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e2a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	e7d4      	b.n	8001dea <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001e40:	f7fe f9c6 	bl	80001d0 <HAL_GetTick>
 8001e44:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e46:	4b68      	ldr	r3, [pc, #416]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e4e:	d0a2      	beq.n	8001d96 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e50:	f7fe f9be 	bl	80001d0 <HAL_GetTick>
 8001e54:	1b40      	subs	r0, r0, r5
 8001e56:	2864      	cmp	r0, #100	; 0x64
 8001e58:	d9f5      	bls.n	8001e46 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001e5a:	2003      	movs	r0, #3
 8001e5c:	e15f      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e5e:	4b62      	ldr	r3, [pc, #392]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001e66:	d1a5      	bne.n	8001db4 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e68:	4b5f      	ldr	r3, [pc, #380]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f013 0f02 	tst.w	r3, #2
 8001e70:	d003      	beq.n	8001e7a <HAL_RCC_OscConfig+0x152>
 8001e72:	6923      	ldr	r3, [r4, #16]
 8001e74:	2b01      	cmp	r3, #1
 8001e76:	f040 814f 	bne.w	8002118 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7a:	4a5b      	ldr	r2, [pc, #364]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001e7c:	6813      	ldr	r3, [r2, #0]
 8001e7e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e82:	6961      	ldr	r1, [r4, #20]
 8001e84:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e88:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e8a:	6823      	ldr	r3, [r4, #0]
 8001e8c:	f013 0f08 	tst.w	r3, #8
 8001e90:	d032      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x1d0>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e92:	69a3      	ldr	r3, [r4, #24]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d045      	beq.n	8001f24 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8001e98:	4b55      	ldr	r3, [pc, #340]	; (8001ff0 <HAL_RCC_OscConfig+0x2c8>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e9e:	f7fe f997 	bl	80001d0 <HAL_GetTick>
 8001ea2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ea4:	4b50      	ldr	r3, [pc, #320]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea8:	f013 0f02 	tst.w	r3, #2
 8001eac:	d121      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eae:	f7fe f98f 	bl	80001d0 <HAL_GetTick>
 8001eb2:	1b40      	subs	r0, r0, r5
 8001eb4:	2802      	cmp	r0, #2
 8001eb6:	d9f5      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x17c>
          return HAL_TIMEOUT;
 8001eb8:	2003      	movs	r0, #3
 8001eba:	e130      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ebc:	4a4a      	ldr	r2, [pc, #296]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001ebe:	6813      	ldr	r3, [r2, #0]
 8001ec0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ec4:	6961      	ldr	r1, [r4, #20]
 8001ec6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001eca:	6013      	str	r3, [r2, #0]
 8001ecc:	e7dd      	b.n	8001e8a <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001ece:	4b47      	ldr	r3, [pc, #284]	; (8001fec <HAL_RCC_OscConfig+0x2c4>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ed4:	f7fe f97c 	bl	80001d0 <HAL_GetTick>
 8001ed8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eda:	4b43      	ldr	r3, [pc, #268]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f013 0f02 	tst.w	r3, #2
 8001ee2:	d0d2      	beq.n	8001e8a <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee4:	f7fe f974 	bl	80001d0 <HAL_GetTick>
 8001ee8:	1b40      	subs	r0, r0, r5
 8001eea:	2802      	cmp	r0, #2
 8001eec:	d9f5      	bls.n	8001eda <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 8001eee:	2003      	movs	r0, #3
 8001ef0:	e115      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8001ef2:	2001      	movs	r0, #1
 8001ef4:	f7ff ff02 	bl	8001cfc <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ef8:	6823      	ldr	r3, [r4, #0]
 8001efa:	f013 0f04 	tst.w	r3, #4
 8001efe:	f000 8097 	beq.w	8002030 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f02:	4b39      	ldr	r3, [pc, #228]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f0a:	d11d      	bne.n	8001f48 <HAL_RCC_OscConfig+0x220>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f0c:	4b36      	ldr	r3, [pc, #216]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001f0e:	69da      	ldr	r2, [r3, #28]
 8001f10:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f14:	61da      	str	r2, [r3, #28]
 8001f16:	69db      	ldr	r3, [r3, #28]
 8001f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	9301      	str	r3, [sp, #4]
 8001f1e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f20:	2501      	movs	r5, #1
 8001f22:	e012      	b.n	8001f4a <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_LSI_DISABLE();
 8001f24:	4b32      	ldr	r3, [pc, #200]	; (8001ff0 <HAL_RCC_OscConfig+0x2c8>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001f2a:	f7fe f951 	bl	80001d0 <HAL_GetTick>
 8001f2e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f30:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f34:	f013 0f02 	tst.w	r3, #2
 8001f38:	d0de      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x1d0>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3a:	f7fe f949 	bl	80001d0 <HAL_GetTick>
 8001f3e:	1b40      	subs	r0, r0, r5
 8001f40:	2802      	cmp	r0, #2
 8001f42:	d9f5      	bls.n	8001f30 <HAL_RCC_OscConfig+0x208>
          return HAL_TIMEOUT;
 8001f44:	2003      	movs	r0, #3
 8001f46:	e0ea      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8001f48:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <HAL_RCC_OscConfig+0x2cc>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f52:	d011      	beq.n	8001f78 <HAL_RCC_OscConfig+0x250>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f54:	68e3      	ldr	r3, [r4, #12]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d022      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x278>
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d138      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x2a8>
 8001f5e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f62:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001f66:	6a1a      	ldr	r2, [r3, #32]
 8001f68:	f022 0201 	bic.w	r2, r2, #1
 8001f6c:	621a      	str	r2, [r3, #32]
 8001f6e:	6a1a      	ldr	r2, [r3, #32]
 8001f70:	f022 0204 	bic.w	r2, r2, #4
 8001f74:	621a      	str	r2, [r3, #32]
 8001f76:	e018      	b.n	8001faa <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f78:	4a1e      	ldr	r2, [pc, #120]	; (8001ff4 <HAL_RCC_OscConfig+0x2cc>)
 8001f7a:	6813      	ldr	r3, [r2, #0]
 8001f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f80:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001f82:	f7fe f925 	bl	80001d0 <HAL_GetTick>
 8001f86:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f88:	4b1a      	ldr	r3, [pc, #104]	; (8001ff4 <HAL_RCC_OscConfig+0x2cc>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f90:	d1e0      	bne.n	8001f54 <HAL_RCC_OscConfig+0x22c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f92:	f7fe f91d 	bl	80001d0 <HAL_GetTick>
 8001f96:	1b80      	subs	r0, r0, r6
 8001f98:	2864      	cmp	r0, #100	; 0x64
 8001f9a:	d9f5      	bls.n	8001f88 <HAL_RCC_OscConfig+0x260>
          return HAL_TIMEOUT;
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	e0be      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa0:	4a11      	ldr	r2, [pc, #68]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001fa2:	6a13      	ldr	r3, [r2, #32]
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001faa:	68e3      	ldr	r3, [r4, #12]
 8001fac:	b373      	cbz	r3, 800200c <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001fae:	f7fe f90f 	bl	80001d0 <HAL_GetTick>
 8001fb2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	f013 0f02 	tst.w	r3, #2
 8001fbc:	d137      	bne.n	800202e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fbe:	f7fe f907 	bl	80001d0 <HAL_GetTick>
 8001fc2:	1b80      	subs	r0, r0, r6
 8001fc4:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fc8:	4298      	cmp	r0, r3
 8001fca:	d9f3      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x28c>
          return HAL_TIMEOUT;
 8001fcc:	2003      	movs	r0, #3
 8001fce:	e0a6      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d011      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x2d0>
 8001fd4:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <HAL_RCC_OscConfig+0x2c0>)
 8001fd6:	6a1a      	ldr	r2, [r3, #32]
 8001fd8:	f022 0201 	bic.w	r2, r2, #1
 8001fdc:	621a      	str	r2, [r3, #32]
 8001fde:	6a1a      	ldr	r2, [r3, #32]
 8001fe0:	f022 0204 	bic.w	r2, r2, #4
 8001fe4:	621a      	str	r2, [r3, #32]
 8001fe6:	e7e0      	b.n	8001faa <HAL_RCC_OscConfig+0x282>
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	42420000 	.word	0x42420000
 8001ff0:	42420480 	.word	0x42420480
 8001ff4:	40007000 	.word	0x40007000
 8001ff8:	4b4d      	ldr	r3, [pc, #308]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 8001ffa:	6a1a      	ldr	r2, [r3, #32]
 8001ffc:	f042 0204 	orr.w	r2, r2, #4
 8002000:	621a      	str	r2, [r3, #32]
 8002002:	6a1a      	ldr	r2, [r3, #32]
 8002004:	f042 0201 	orr.w	r2, r2, #1
 8002008:	621a      	str	r2, [r3, #32]
 800200a:	e7ce      	b.n	8001faa <HAL_RCC_OscConfig+0x282>
      tickstart = HAL_GetTick();
 800200c:	f7fe f8e0 	bl	80001d0 <HAL_GetTick>
 8002010:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002012:	4b47      	ldr	r3, [pc, #284]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	f013 0f02 	tst.w	r3, #2
 800201a:	d008      	beq.n	800202e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800201c:	f7fe f8d8 	bl	80001d0 <HAL_GetTick>
 8002020:	1b80      	subs	r0, r0, r6
 8002022:	f241 3388 	movw	r3, #5000	; 0x1388
 8002026:	4298      	cmp	r0, r3
 8002028:	d9f3      	bls.n	8002012 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 800202a:	2003      	movs	r0, #3
 800202c:	e077      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 800202e:	b9e5      	cbnz	r5, 800206a <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002030:	69e3      	ldr	r3, [r4, #28]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d072      	beq.n	800211c <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002036:	4a3e      	ldr	r2, [pc, #248]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 8002038:	6852      	ldr	r2, [r2, #4]
 800203a:	f002 020c 	and.w	r2, r2, #12
 800203e:	2a08      	cmp	r2, #8
 8002040:	d056      	beq.n	80020f0 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002042:	2b02      	cmp	r3, #2
 8002044:	d017      	beq.n	8002076 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8002046:	4b3b      	ldr	r3, [pc, #236]	; (8002134 <HAL_RCC_OscConfig+0x40c>)
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800204c:	f7fe f8c0 	bl	80001d0 <HAL_GetTick>
 8002050:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002052:	4b37      	ldr	r3, [pc, #220]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800205a:	d047      	beq.n	80020ec <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800205c:	f7fe f8b8 	bl	80001d0 <HAL_GetTick>
 8002060:	1b00      	subs	r0, r0, r4
 8002062:	2802      	cmp	r0, #2
 8002064:	d9f5      	bls.n	8002052 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8002066:	2003      	movs	r0, #3
 8002068:	e059      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800206a:	4a31      	ldr	r2, [pc, #196]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 800206c:	69d3      	ldr	r3, [r2, #28]
 800206e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002072:	61d3      	str	r3, [r2, #28]
 8002074:	e7dc      	b.n	8002030 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8002076:	4b2f      	ldr	r3, [pc, #188]	; (8002134 <HAL_RCC_OscConfig+0x40c>)
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800207c:	f7fe f8a8 	bl	80001d0 <HAL_GetTick>
 8002080:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002082:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800208a:	d006      	beq.n	800209a <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800208c:	f7fe f8a0 	bl	80001d0 <HAL_GetTick>
 8002090:	1b40      	subs	r0, r0, r5
 8002092:	2802      	cmp	r0, #2
 8002094:	d9f5      	bls.n	8002082 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8002096:	2003      	movs	r0, #3
 8002098:	e041      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800209a:	6a23      	ldr	r3, [r4, #32]
 800209c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a0:	d01a      	beq.n	80020d8 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020a2:	4923      	ldr	r1, [pc, #140]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 80020a4:	684b      	ldr	r3, [r1, #4]
 80020a6:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80020aa:	6a22      	ldr	r2, [r4, #32]
 80020ac:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80020ae:	4302      	orrs	r2, r0
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80020b4:	4b1f      	ldr	r3, [pc, #124]	; (8002134 <HAL_RCC_OscConfig+0x40c>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020ba:	f7fe f889 	bl	80001d0 <HAL_GetTick>
 80020be:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80020c0:	4b1b      	ldr	r3, [pc, #108]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80020c8:	d10e      	bne.n	80020e8 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ca:	f7fe f881 	bl	80001d0 <HAL_GetTick>
 80020ce:	1b00      	subs	r0, r0, r4
 80020d0:	2802      	cmp	r0, #2
 80020d2:	d9f5      	bls.n	80020c0 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80020d4:	2003      	movs	r0, #3
 80020d6:	e022      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80020d8:	4a15      	ldr	r2, [pc, #84]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 80020da:	6853      	ldr	r3, [r2, #4]
 80020dc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80020e0:	68a1      	ldr	r1, [r4, #8]
 80020e2:	430b      	orrs	r3, r1
 80020e4:	6053      	str	r3, [r2, #4]
 80020e6:	e7dc      	b.n	80020a2 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 80020e8:	2000      	movs	r0, #0
 80020ea:	e018      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
 80020ec:	2000      	movs	r0, #0
 80020ee:	e016      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d016      	beq.n	8002122 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <HAL_RCC_OscConfig+0x408>)
 80020f6:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020f8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80020fc:	6a22      	ldr	r2, [r4, #32]
 80020fe:	4291      	cmp	r1, r2
 8002100:	d111      	bne.n	8002126 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002102:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002106:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002108:	4293      	cmp	r3, r2
 800210a:	d10e      	bne.n	800212a <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 800210c:	2000      	movs	r0, #0
 800210e:	e006      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
}
 8002112:	4770      	bx	lr
        return HAL_ERROR;
 8002114:	2001      	movs	r0, #1
 8002116:	e002      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002118:	2001      	movs	r0, #1
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 800211c:	2000      	movs	r0, #0
}
 800211e:	b002      	add	sp, #8
 8002120:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002122:	2001      	movs	r0, #1
 8002124:	e7fb      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8002126:	2001      	movs	r0, #1
 8002128:	e7f9      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
 800212a:	2001      	movs	r0, #1
 800212c:	e7f7      	b.n	800211e <HAL_RCC_OscConfig+0x3f6>
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	42420060 	.word	0x42420060

08002138 <HAL_RCC_GetSysClockFreq>:
{
 8002138:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800213a:	4b16      	ldr	r3, [pc, #88]	; (8002194 <HAL_RCC_GetSysClockFreq+0x5c>)
 800213c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800213e:	f10d 0c18 	add.w	ip, sp, #24
 8002142:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002146:	f240 2301 	movw	r3, #513	; 0x201
 800214a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800214e:	4b12      	ldr	r3, [pc, #72]	; (8002198 <HAL_RCC_GetSysClockFreq+0x60>)
 8002150:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002152:	f003 020c 	and.w	r2, r3, #12
 8002156:	2a08      	cmp	r2, #8
 8002158:	d002      	beq.n	8002160 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800215a:	4810      	ldr	r0, [pc, #64]	; (800219c <HAL_RCC_GetSysClockFreq+0x64>)
}
 800215c:	b006      	add	sp, #24
 800215e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002160:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002164:	4462      	add	r2, ip
 8002166:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800216a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800216e:	d00c      	beq.n	800218a <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002170:	4b09      	ldr	r3, [pc, #36]	; (8002198 <HAL_RCC_GetSysClockFreq+0x60>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002178:	4463      	add	r3, ip
 800217a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800217e:	4807      	ldr	r0, [pc, #28]	; (800219c <HAL_RCC_GetSysClockFreq+0x64>)
 8002180:	fb00 f002 	mul.w	r0, r0, r2
 8002184:	fbb0 f0f3 	udiv	r0, r0, r3
 8002188:	e7e8      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800218a:	4805      	ldr	r0, [pc, #20]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x68>)
 800218c:	fb00 f002 	mul.w	r0, r0, r2
 8002190:	e7e4      	b.n	800215c <HAL_RCC_GetSysClockFreq+0x24>
 8002192:	bf00      	nop
 8002194:	08005294 	.word	0x08005294
 8002198:	40021000 	.word	0x40021000
 800219c:	007a1200 	.word	0x007a1200
 80021a0:	003d0900 	.word	0x003d0900

080021a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80021a4:	2800      	cmp	r0, #0
 80021a6:	f000 80a0 	beq.w	80022ea <HAL_RCC_ClockConfig+0x146>
{
 80021aa:	b570      	push	{r4, r5, r6, lr}
 80021ac:	460d      	mov	r5, r1
 80021ae:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021b0:	4b52      	ldr	r3, [pc, #328]	; (80022fc <HAL_RCC_ClockConfig+0x158>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d20b      	bcs.n	80021d4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021bc:	4a4f      	ldr	r2, [pc, #316]	; (80022fc <HAL_RCC_ClockConfig+0x158>)
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	f023 0307 	bic.w	r3, r3, #7
 80021c4:	430b      	orrs	r3, r1
 80021c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c8:	6813      	ldr	r3, [r2, #0]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	428b      	cmp	r3, r1
 80021d0:	f040 808d 	bne.w	80022ee <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d4:	6823      	ldr	r3, [r4, #0]
 80021d6:	f013 0f02 	tst.w	r3, #2
 80021da:	d017      	beq.n	800220c <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021dc:	f013 0f04 	tst.w	r3, #4
 80021e0:	d004      	beq.n	80021ec <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021e2:	4a47      	ldr	r2, [pc, #284]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 80021e4:	6853      	ldr	r3, [r2, #4]
 80021e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021ea:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ec:	6823      	ldr	r3, [r4, #0]
 80021ee:	f013 0f08 	tst.w	r3, #8
 80021f2:	d004      	beq.n	80021fe <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021f4:	4a42      	ldr	r2, [pc, #264]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 80021f6:	6853      	ldr	r3, [r2, #4]
 80021f8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80021fc:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fe:	4a40      	ldr	r2, [pc, #256]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 8002200:	6853      	ldr	r3, [r2, #4]
 8002202:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002206:	68a1      	ldr	r1, [r4, #8]
 8002208:	430b      	orrs	r3, r1
 800220a:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800220c:	6823      	ldr	r3, [r4, #0]
 800220e:	f013 0f01 	tst.w	r3, #1
 8002212:	d031      	beq.n	8002278 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002214:	6863      	ldr	r3, [r4, #4]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d020      	beq.n	800225c <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800221a:	2b02      	cmp	r3, #2
 800221c:	d025      	beq.n	800226a <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800221e:	4a38      	ldr	r2, [pc, #224]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 8002220:	6812      	ldr	r2, [r2, #0]
 8002222:	f012 0f02 	tst.w	r2, #2
 8002226:	d064      	beq.n	80022f2 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002228:	4935      	ldr	r1, [pc, #212]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 800222a:	684a      	ldr	r2, [r1, #4]
 800222c:	f022 0203 	bic.w	r2, r2, #3
 8002230:	4313      	orrs	r3, r2
 8002232:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002234:	f7fd ffcc 	bl	80001d0 <HAL_GetTick>
 8002238:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223a:	4b31      	ldr	r3, [pc, #196]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	6862      	ldr	r2, [r4, #4]
 8002244:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002248:	d016      	beq.n	8002278 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800224a:	f7fd ffc1 	bl	80001d0 <HAL_GetTick>
 800224e:	1b80      	subs	r0, r0, r6
 8002250:	f241 3388 	movw	r3, #5000	; 0x1388
 8002254:	4298      	cmp	r0, r3
 8002256:	d9f0      	bls.n	800223a <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002258:	2003      	movs	r0, #3
 800225a:	e045      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225c:	4a28      	ldr	r2, [pc, #160]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 800225e:	6812      	ldr	r2, [r2, #0]
 8002260:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002264:	d1e0      	bne.n	8002228 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002266:	2001      	movs	r0, #1
 8002268:	e03e      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800226a:	4a25      	ldr	r2, [pc, #148]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 800226c:	6812      	ldr	r2, [r2, #0]
 800226e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002272:	d1d9      	bne.n	8002228 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002274:	2001      	movs	r0, #1
 8002276:	e037      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002278:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_RCC_ClockConfig+0x158>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0307 	and.w	r3, r3, #7
 8002280:	42ab      	cmp	r3, r5
 8002282:	d90a      	bls.n	800229a <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002284:	4a1d      	ldr	r2, [pc, #116]	; (80022fc <HAL_RCC_ClockConfig+0x158>)
 8002286:	6813      	ldr	r3, [r2, #0]
 8002288:	f023 0307 	bic.w	r3, r3, #7
 800228c:	432b      	orrs	r3, r5
 800228e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002290:	6813      	ldr	r3, [r2, #0]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	42ab      	cmp	r3, r5
 8002298:	d12d      	bne.n	80022f6 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800229a:	6823      	ldr	r3, [r4, #0]
 800229c:	f013 0f04 	tst.w	r3, #4
 80022a0:	d006      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022a2:	4a17      	ldr	r2, [pc, #92]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 80022a4:	6853      	ldr	r3, [r2, #4]
 80022a6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022aa:	68e1      	ldr	r1, [r4, #12]
 80022ac:	430b      	orrs	r3, r1
 80022ae:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022b0:	6823      	ldr	r3, [r4, #0]
 80022b2:	f013 0f08 	tst.w	r3, #8
 80022b6:	d007      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80022b8:	4a11      	ldr	r2, [pc, #68]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 80022ba:	6853      	ldr	r3, [r2, #4]
 80022bc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022c0:	6921      	ldr	r1, [r4, #16]
 80022c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80022c6:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022c8:	f7ff ff36 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <HAL_RCC_ClockConfig+0x15c>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80022d4:	4a0b      	ldr	r2, [pc, #44]	; (8002304 <HAL_RCC_ClockConfig+0x160>)
 80022d6:	5cd3      	ldrb	r3, [r2, r3]
 80022d8:	40d8      	lsrs	r0, r3
 80022da:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <HAL_RCC_ClockConfig+0x164>)
 80022dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80022de:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_RCC_ClockConfig+0x168>)
 80022e0:	6818      	ldr	r0, [r3, #0]
 80022e2:	f7fd ff33 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 80022e6:	2000      	movs	r0, #0
}
 80022e8:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80022ea:	2001      	movs	r0, #1
}
 80022ec:	4770      	bx	lr
    return HAL_ERROR;
 80022ee:	2001      	movs	r0, #1
 80022f0:	e7fa      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80022f2:	2001      	movs	r0, #1
 80022f4:	e7f8      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80022f6:	2001      	movs	r0, #1
 80022f8:	e7f6      	b.n	80022e8 <HAL_RCC_ClockConfig+0x144>
 80022fa:	bf00      	nop
 80022fc:	40022000 	.word	0x40022000
 8002300:	40021000 	.word	0x40021000
 8002304:	0800527c 	.word	0x0800527c
 8002308:	2000002c 	.word	0x2000002c
 800230c:	20000004 	.word	0x20000004

08002310 <HAL_RCC_GetHCLKFreq>:
}
 8002310:	4b01      	ldr	r3, [pc, #4]	; (8002318 <HAL_RCC_GetHCLKFreq+0x8>)
 8002312:	6818      	ldr	r0, [r3, #0]
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	2000002c 	.word	0x2000002c

0800231c <HAL_RCC_GetPCLK1Freq>:
{
 800231c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800231e:	f7ff fff7 	bl	8002310 <HAL_RCC_GetHCLKFreq>
 8002322:	4b04      	ldr	r3, [pc, #16]	; (8002334 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800232a:	4a03      	ldr	r2, [pc, #12]	; (8002338 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800232c:	5cd3      	ldrb	r3, [r2, r3]
}
 800232e:	40d8      	lsrs	r0, r3
 8002330:	bd08      	pop	{r3, pc}
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000
 8002338:	0800528c 	.word	0x0800528c

0800233c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800233c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800233e:	6a03      	ldr	r3, [r0, #32]
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002346:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002348:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800234a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800234c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002350:	680c      	ldr	r4, [r1, #0]
 8002352:	ea44 0502 	orr.w	r5, r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002356:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800235a:	688b      	ldr	r3, [r1, #8]
 800235c:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800235e:	4c0d      	ldr	r4, [pc, #52]	; (8002394 <TIM_OC1_SetConfig+0x58>)
 8002360:	42a0      	cmp	r0, r4
 8002362:	d009      	beq.n	8002378 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002364:	4c0b      	ldr	r4, [pc, #44]	; (8002394 <TIM_OC1_SetConfig+0x58>)
 8002366:	42a0      	cmp	r0, r4
 8002368:	d00d      	beq.n	8002386 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800236a:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800236c:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800236e:	684a      	ldr	r2, [r1, #4]
 8002370:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002372:	6203      	str	r3, [r0, #32]
}
 8002374:	bc70      	pop	{r4, r5, r6}
 8002376:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8002378:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800237c:	68ca      	ldr	r2, [r1, #12]
 800237e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8002380:	f023 0304 	bic.w	r3, r3, #4
 8002384:	e7ee      	b.n	8002364 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002386:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 800238a:	694a      	ldr	r2, [r1, #20]
 800238c:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 800238e:	698e      	ldr	r6, [r1, #24]
 8002390:	4316      	orrs	r6, r2
 8002392:	e7ea      	b.n	800236a <TIM_OC1_SetConfig+0x2e>
 8002394:	40012c00 	.word	0x40012c00

08002398 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002398:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800239a:	6a03      	ldr	r3, [r0, #32]
 800239c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023a4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023a6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023a8:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023ac:	680c      	ldr	r4, [r1, #0]
 80023ae:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023b4:	688c      	ldr	r4, [r1, #8]
 80023b6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ba:	4c0f      	ldr	r4, [pc, #60]	; (80023f8 <TIM_OC3_SetConfig+0x60>)
 80023bc:	42a0      	cmp	r0, r4
 80023be:	d009      	beq.n	80023d4 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023c0:	4c0d      	ldr	r4, [pc, #52]	; (80023f8 <TIM_OC3_SetConfig+0x60>)
 80023c2:	42a0      	cmp	r0, r4
 80023c4:	d00e      	beq.n	80023e4 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023c6:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80023c8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80023ca:	684a      	ldr	r2, [r1, #4]
 80023cc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ce:	6203      	str	r3, [r0, #32]
}
 80023d0:	bc30      	pop	{r4, r5}
 80023d2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80023d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023d8:	68cc      	ldr	r4, [r1, #12]
 80023da:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80023de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023e2:	e7ed      	b.n	80023c0 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023e4:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80023e8:	694c      	ldr	r4, [r1, #20]
 80023ea:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023ee:	698c      	ldr	r4, [r1, #24]
 80023f0:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 80023f4:	e7e7      	b.n	80023c6 <TIM_OC3_SetConfig+0x2e>
 80023f6:	bf00      	nop
 80023f8:	40012c00 	.word	0x40012c00

080023fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023fc:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80023fe:	6a03      	ldr	r3, [r0, #32]
 8002400:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002404:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002406:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002408:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800240a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800240c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002410:	680d      	ldr	r5, [r1, #0]
 8002412:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002416:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800241a:	688d      	ldr	r5, [r1, #8]
 800241c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002420:	4d07      	ldr	r5, [pc, #28]	; (8002440 <TIM_OC4_SetConfig+0x44>)
 8002422:	42a8      	cmp	r0, r5
 8002424:	d006      	beq.n	8002434 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002426:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002428:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800242a:	684a      	ldr	r2, [r1, #4]
 800242c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800242e:	6203      	str	r3, [r0, #32]
}
 8002430:	bc30      	pop	{r4, r5}
 8002432:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002434:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002438:	694d      	ldr	r5, [r1, #20]
 800243a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800243e:	e7f2      	b.n	8002426 <TIM_OC4_SetConfig+0x2a>
 8002440:	40012c00 	.word	0x40012c00

08002444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002444:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002446:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002448:	6a05      	ldr	r5, [r0, #32]
 800244a:	f025 0501 	bic.w	r5, r5, #1
 800244e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002450:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002452:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002456:	ea44 1402 	orr.w	r4, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800245a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800245e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002460:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8002462:	6203      	str	r3, [r0, #32]
}
 8002464:	bc30      	pop	{r4, r5}
 8002466:	4770      	bx	lr

08002468 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002468:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800246a:	6a05      	ldr	r5, [r0, #32]
 800246c:	f025 0510 	bic.w	r5, r5, #16
 8002470:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002472:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002474:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002476:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800247a:	ea44 3402 	orr.w	r4, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800247e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002482:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002486:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8002488:	6203      	str	r3, [r0, #32]
}
 800248a:	bc30      	pop	{r4, r5}
 800248c:	4770      	bx	lr

0800248e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800248e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002490:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002494:	430b      	orrs	r3, r1
 8002496:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800249a:	6083      	str	r3, [r0, #8]
}
 800249c:	4770      	bx	lr
	...

080024a0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80024a0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d127      	bne.n	80024fa <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 80024aa:	2302      	movs	r3, #2
 80024ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024b0:	6802      	ldr	r2, [r0, #0]
 80024b2:	68d3      	ldr	r3, [r2, #12]
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80024ba:	6803      	ldr	r3, [r0, #0]
 80024bc:	4a11      	ldr	r2, [pc, #68]	; (8002504 <HAL_TIM_Base_Start_IT+0x64>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d010      	beq.n	80024e4 <HAL_TIM_Base_Start_IT+0x44>
 80024c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c6:	d00d      	beq.n	80024e4 <HAL_TIM_Base_Start_IT+0x44>
 80024c8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d009      	beq.n	80024e4 <HAL_TIM_Base_Start_IT+0x44>
 80024d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d005      	beq.n	80024e4 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80024e0:	2000      	movs	r0, #0
 80024e2:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024ea:	2a06      	cmp	r2, #6
 80024ec:	d007      	beq.n	80024fe <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	f042 0201 	orr.w	r2, r2, #1
 80024f4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80024f6:	2000      	movs	r0, #0
 80024f8:	4770      	bx	lr
    return HAL_ERROR;
 80024fa:	2001      	movs	r0, #1
 80024fc:	4770      	bx	lr
  return HAL_OK;
 80024fe:	2000      	movs	r0, #0
}
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40012c00 	.word	0x40012c00

08002508 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002508:	6802      	ldr	r2, [r0, #0]
 800250a:	68d3      	ldr	r3, [r2, #12]
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8002512:	6803      	ldr	r3, [r0, #0]
 8002514:	6a19      	ldr	r1, [r3, #32]
 8002516:	f241 1211 	movw	r2, #4369	; 0x1111
 800251a:	4211      	tst	r1, r2
 800251c:	d108      	bne.n	8002530 <HAL_TIM_Base_Stop_IT+0x28>
 800251e:	6a19      	ldr	r1, [r3, #32]
 8002520:	f240 4244 	movw	r2, #1092	; 0x444
 8002524:	4211      	tst	r1, r2
 8002526:	d103      	bne.n	8002530 <HAL_TIM_Base_Stop_IT+0x28>
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	f022 0201 	bic.w	r2, r2, #1
 800252e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002530:	2301      	movs	r3, #1
 8002532:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8002536:	2000      	movs	r0, #0
 8002538:	4770      	bx	lr

0800253a <HAL_TIM_PWM_MspInit>:
}
 800253a:	4770      	bx	lr

0800253c <HAL_TIM_OC_DelayElapsedCallback>:
}
 800253c:	4770      	bx	lr

0800253e <HAL_TIM_IC_CaptureCallback>:
}
 800253e:	4770      	bx	lr

08002540 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002540:	4770      	bx	lr

08002542 <HAL_TIM_TriggerCallback>:
}
 8002542:	4770      	bx	lr

08002544 <HAL_TIM_IRQHandler>:
{
 8002544:	b510      	push	{r4, lr}
 8002546:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002548:	6803      	ldr	r3, [r0, #0]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	f012 0f02 	tst.w	r2, #2
 8002550:	d011      	beq.n	8002576 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002552:	68da      	ldr	r2, [r3, #12]
 8002554:	f012 0f02 	tst.w	r2, #2
 8002558:	d00d      	beq.n	8002576 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800255a:	f06f 0202 	mvn.w	r2, #2
 800255e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002560:	2301      	movs	r3, #1
 8002562:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002564:	6803      	ldr	r3, [r0, #0]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	f013 0f03 	tst.w	r3, #3
 800256c:	d070      	beq.n	8002650 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800256e:	f7ff ffe6 	bl	800253e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002572:	2300      	movs	r3, #0
 8002574:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002576:	6823      	ldr	r3, [r4, #0]
 8002578:	691a      	ldr	r2, [r3, #16]
 800257a:	f012 0f04 	tst.w	r2, #4
 800257e:	d012      	beq.n	80025a6 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	f012 0f04 	tst.w	r2, #4
 8002586:	d00e      	beq.n	80025a6 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002588:	f06f 0204 	mvn.w	r2, #4
 800258c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800258e:	2302      	movs	r3, #2
 8002590:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	f413 7f40 	tst.w	r3, #768	; 0x300
 800259a:	d05f      	beq.n	800265c <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800259c:	4620      	mov	r0, r4
 800259e:	f7ff ffce 	bl	800253e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a2:	2300      	movs	r3, #0
 80025a4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80025a6:	6823      	ldr	r3, [r4, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	f012 0f08 	tst.w	r2, #8
 80025ae:	d012      	beq.n	80025d6 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	f012 0f08 	tst.w	r2, #8
 80025b6:	d00e      	beq.n	80025d6 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80025b8:	f06f 0208 	mvn.w	r2, #8
 80025bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025be:	2304      	movs	r3, #4
 80025c0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80025c2:	6823      	ldr	r3, [r4, #0]
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	f013 0f03 	tst.w	r3, #3
 80025ca:	d04e      	beq.n	800266a <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80025cc:	4620      	mov	r0, r4
 80025ce:	f7ff ffb6 	bl	800253e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d2:	2300      	movs	r3, #0
 80025d4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80025d6:	6823      	ldr	r3, [r4, #0]
 80025d8:	691a      	ldr	r2, [r3, #16]
 80025da:	f012 0f10 	tst.w	r2, #16
 80025de:	d012      	beq.n	8002606 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	f012 0f10 	tst.w	r2, #16
 80025e6:	d00e      	beq.n	8002606 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80025e8:	f06f 0210 	mvn.w	r2, #16
 80025ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025ee:	2308      	movs	r3, #8
 80025f0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025f2:	6823      	ldr	r3, [r4, #0]
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80025fa:	d03d      	beq.n	8002678 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff ff9e 	bl	800253e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002602:	2300      	movs	r3, #0
 8002604:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002606:	6823      	ldr	r3, [r4, #0]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	f012 0f01 	tst.w	r2, #1
 800260e:	d003      	beq.n	8002618 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	f012 0f01 	tst.w	r2, #1
 8002616:	d136      	bne.n	8002686 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002618:	6823      	ldr	r3, [r4, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002620:	d003      	beq.n	800262a <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002622:	68da      	ldr	r2, [r3, #12]
 8002624:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002628:	d134      	bne.n	8002694 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800262a:	6823      	ldr	r3, [r4, #0]
 800262c:	691a      	ldr	r2, [r3, #16]
 800262e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002632:	d003      	beq.n	800263c <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	f012 0f40 	tst.w	r2, #64	; 0x40
 800263a:	d132      	bne.n	80026a2 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	691a      	ldr	r2, [r3, #16]
 8002640:	f012 0f20 	tst.w	r2, #32
 8002644:	d003      	beq.n	800264e <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	f012 0f20 	tst.w	r2, #32
 800264c:	d130      	bne.n	80026b0 <HAL_TIM_IRQHandler+0x16c>
}
 800264e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002650:	f7ff ff74 	bl	800253c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002654:	4620      	mov	r0, r4
 8002656:	f7ff ff73 	bl	8002540 <HAL_TIM_PWM_PulseFinishedCallback>
 800265a:	e78a      	b.n	8002572 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800265c:	4620      	mov	r0, r4
 800265e:	f7ff ff6d 	bl	800253c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002662:	4620      	mov	r0, r4
 8002664:	f7ff ff6c 	bl	8002540 <HAL_TIM_PWM_PulseFinishedCallback>
 8002668:	e79b      	b.n	80025a2 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800266a:	4620      	mov	r0, r4
 800266c:	f7ff ff66 	bl	800253c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002670:	4620      	mov	r0, r4
 8002672:	f7ff ff65 	bl	8002540 <HAL_TIM_PWM_PulseFinishedCallback>
 8002676:	e7ac      	b.n	80025d2 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002678:	4620      	mov	r0, r4
 800267a:	f7ff ff5f 	bl	800253c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800267e:	4620      	mov	r0, r4
 8002680:	f7ff ff5e 	bl	8002540 <HAL_TIM_PWM_PulseFinishedCallback>
 8002684:	e7bd      	b.n	8002602 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002686:	f06f 0201 	mvn.w	r2, #1
 800268a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800268c:	4620      	mov	r0, r4
 800268e:	f001 fa41 	bl	8003b14 <HAL_TIM_PeriodElapsedCallback>
 8002692:	e7c1      	b.n	8002618 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002694:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002698:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800269a:	4620      	mov	r0, r4
 800269c:	f000 faab 	bl	8002bf6 <HAL_TIMEx_BreakCallback>
 80026a0:	e7c3      	b.n	800262a <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026a6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80026a8:	4620      	mov	r0, r4
 80026aa:	f7ff ff4a 	bl	8002542 <HAL_TIM_TriggerCallback>
 80026ae:	e7c5      	b.n	800263c <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026b0:	f06f 0220 	mvn.w	r2, #32
 80026b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80026b6:	4620      	mov	r0, r4
 80026b8:	f000 fa9c 	bl	8002bf4 <HAL_TIMEx_CommutCallback>
}
 80026bc:	e7c7      	b.n	800264e <HAL_TIM_IRQHandler+0x10a>
	...

080026c0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80026c0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026c2:	4a1b      	ldr	r2, [pc, #108]	; (8002730 <TIM_Base_SetConfig+0x70>)
 80026c4:	4290      	cmp	r0, r2
 80026c6:	d00a      	beq.n	80026de <TIM_Base_SetConfig+0x1e>
 80026c8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80026cc:	d007      	beq.n	80026de <TIM_Base_SetConfig+0x1e>
 80026ce:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80026d2:	4290      	cmp	r0, r2
 80026d4:	d003      	beq.n	80026de <TIM_Base_SetConfig+0x1e>
 80026d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026da:	4290      	cmp	r0, r2
 80026dc:	d103      	bne.n	80026e6 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80026e2:	684a      	ldr	r2, [r1, #4]
 80026e4:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026e6:	4a12      	ldr	r2, [pc, #72]	; (8002730 <TIM_Base_SetConfig+0x70>)
 80026e8:	4290      	cmp	r0, r2
 80026ea:	d00a      	beq.n	8002702 <TIM_Base_SetConfig+0x42>
 80026ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80026f0:	d007      	beq.n	8002702 <TIM_Base_SetConfig+0x42>
 80026f2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80026f6:	4290      	cmp	r0, r2
 80026f8:	d003      	beq.n	8002702 <TIM_Base_SetConfig+0x42>
 80026fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026fe:	4290      	cmp	r0, r2
 8002700:	d103      	bne.n	800270a <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002702:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002706:	68ca      	ldr	r2, [r1, #12]
 8002708:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800270a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800270e:	694a      	ldr	r2, [r1, #20]
 8002710:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002712:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002714:	688b      	ldr	r3, [r1, #8]
 8002716:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002718:	680b      	ldr	r3, [r1, #0]
 800271a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800271c:	4b04      	ldr	r3, [pc, #16]	; (8002730 <TIM_Base_SetConfig+0x70>)
 800271e:	4298      	cmp	r0, r3
 8002720:	d002      	beq.n	8002728 <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 8002722:	2301      	movs	r3, #1
 8002724:	6143      	str	r3, [r0, #20]
}
 8002726:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002728:	690b      	ldr	r3, [r1, #16]
 800272a:	6303      	str	r3, [r0, #48]	; 0x30
 800272c:	e7f9      	b.n	8002722 <TIM_Base_SetConfig+0x62>
 800272e:	bf00      	nop
 8002730:	40012c00 	.word	0x40012c00

08002734 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002734:	b340      	cbz	r0, 8002788 <HAL_TIM_Base_Init+0x54>
{
 8002736:	b510      	push	{r4, lr}
 8002738:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800273a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800273e:	b1f3      	cbz	r3, 800277e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002740:	2302      	movs	r3, #2
 8002742:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002746:	4621      	mov	r1, r4
 8002748:	f851 0b04 	ldr.w	r0, [r1], #4
 800274c:	f7ff ffb8 	bl	80026c0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002750:	2301      	movs	r3, #1
 8002752:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002756:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800275a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800275e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002762:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800276a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800276e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8002772:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002776:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800277a:	2000      	movs	r0, #0
}
 800277c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800277e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002782:	f001 fbaf 	bl	8003ee4 <HAL_TIM_Base_MspInit>
 8002786:	e7db      	b.n	8002740 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002788:	2001      	movs	r0, #1
}
 800278a:	4770      	bx	lr

0800278c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800278c:	b340      	cbz	r0, 80027e0 <HAL_TIM_PWM_Init+0x54>
{
 800278e:	b510      	push	{r4, lr}
 8002790:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002792:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002796:	b1f3      	cbz	r3, 80027d6 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002798:	2302      	movs	r3, #2
 800279a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800279e:	4621      	mov	r1, r4
 80027a0:	f851 0b04 	ldr.w	r0, [r1], #4
 80027a4:	f7ff ff8c 	bl	80026c0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a8:	2301      	movs	r3, #1
 80027aa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80027b2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80027b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80027ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027c6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80027ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80027ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80027d2:	2000      	movs	r0, #0
}
 80027d4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80027d6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80027da:	f7ff feae 	bl	800253a <HAL_TIM_PWM_MspInit>
 80027de:	e7db      	b.n	8002798 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80027e0:	2001      	movs	r0, #1
}
 80027e2:	4770      	bx	lr

080027e4 <TIM_OC2_SetConfig>:
{
 80027e4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027e6:	6a03      	ldr	r3, [r0, #32]
 80027e8:	f023 0310 	bic.w	r3, r3, #16
 80027ec:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80027ee:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80027f0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80027f2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027f4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027f8:	680d      	ldr	r5, [r1, #0]
 80027fa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80027fe:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002802:	688d      	ldr	r5, [r1, #8]
 8002804:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002808:	4d0e      	ldr	r5, [pc, #56]	; (8002844 <TIM_OC2_SetConfig+0x60>)
 800280a:	42a8      	cmp	r0, r5
 800280c:	d009      	beq.n	8002822 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800280e:	4d0d      	ldr	r5, [pc, #52]	; (8002844 <TIM_OC2_SetConfig+0x60>)
 8002810:	42a8      	cmp	r0, r5
 8002812:	d00e      	beq.n	8002832 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 8002814:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002816:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002818:	684a      	ldr	r2, [r1, #4]
 800281a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800281c:	6203      	str	r3, [r0, #32]
}
 800281e:	bc30      	pop	{r4, r5}
 8002820:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8002822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002826:	68cd      	ldr	r5, [r1, #12]
 8002828:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800282c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002830:	e7ed      	b.n	800280e <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002832:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002836:	694d      	ldr	r5, [r1, #20]
 8002838:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800283c:	698d      	ldr	r5, [r1, #24]
 800283e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8002842:	e7e7      	b.n	8002814 <TIM_OC2_SetConfig+0x30>
 8002844:	40012c00 	.word	0x40012c00

08002848 <HAL_TIM_PWM_ConfigChannel>:
{
 8002848:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800284a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800284e:	2b01      	cmp	r3, #1
 8002850:	d060      	beq.n	8002914 <HAL_TIM_PWM_ConfigChannel+0xcc>
 8002852:	4604      	mov	r4, r0
 8002854:	460d      	mov	r5, r1
 8002856:	2301      	movs	r3, #1
 8002858:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800285c:	2a0c      	cmp	r2, #12
 800285e:	d81a      	bhi.n	8002896 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8002860:	e8df f002 	tbb	[pc, r2]
 8002864:	19191907 	.word	0x19191907
 8002868:	1919191d 	.word	0x1919191d
 800286c:	19191931 	.word	0x19191931
 8002870:	44          	.byte	0x44
 8002871:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002872:	6800      	ldr	r0, [r0, #0]
 8002874:	f7ff fd62 	bl	800233c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002878:	6822      	ldr	r2, [r4, #0]
 800287a:	6993      	ldr	r3, [r2, #24]
 800287c:	f043 0308 	orr.w	r3, r3, #8
 8002880:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002882:	6822      	ldr	r2, [r4, #0]
 8002884:	6993      	ldr	r3, [r2, #24]
 8002886:	f023 0304 	bic.w	r3, r3, #4
 800288a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800288c:	6822      	ldr	r2, [r4, #0]
 800288e:	6993      	ldr	r3, [r2, #24]
 8002890:	6929      	ldr	r1, [r5, #16]
 8002892:	430b      	orrs	r3, r1
 8002894:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 8002896:	2000      	movs	r0, #0
 8002898:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800289c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800289e:	6800      	ldr	r0, [r0, #0]
 80028a0:	f7ff ffa0 	bl	80027e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	6993      	ldr	r3, [r2, #24]
 80028a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028ac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028ae:	6822      	ldr	r2, [r4, #0]
 80028b0:	6993      	ldr	r3, [r2, #24]
 80028b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028b6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028b8:	6822      	ldr	r2, [r4, #0]
 80028ba:	6993      	ldr	r3, [r2, #24]
 80028bc:	6929      	ldr	r1, [r5, #16]
 80028be:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80028c2:	6193      	str	r3, [r2, #24]
      break;
 80028c4:	e7e7      	b.n	8002896 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028c6:	6800      	ldr	r0, [r0, #0]
 80028c8:	f7ff fd66 	bl	8002398 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028cc:	6822      	ldr	r2, [r4, #0]
 80028ce:	69d3      	ldr	r3, [r2, #28]
 80028d0:	f043 0308 	orr.w	r3, r3, #8
 80028d4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028d6:	6822      	ldr	r2, [r4, #0]
 80028d8:	69d3      	ldr	r3, [r2, #28]
 80028da:	f023 0304 	bic.w	r3, r3, #4
 80028de:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028e0:	6822      	ldr	r2, [r4, #0]
 80028e2:	69d3      	ldr	r3, [r2, #28]
 80028e4:	6929      	ldr	r1, [r5, #16]
 80028e6:	430b      	orrs	r3, r1
 80028e8:	61d3      	str	r3, [r2, #28]
      break;
 80028ea:	e7d4      	b.n	8002896 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80028ec:	6800      	ldr	r0, [r0, #0]
 80028ee:	f7ff fd85 	bl	80023fc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80028f2:	6822      	ldr	r2, [r4, #0]
 80028f4:	69d3      	ldr	r3, [r2, #28]
 80028f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028fa:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80028fc:	6822      	ldr	r2, [r4, #0]
 80028fe:	69d3      	ldr	r3, [r2, #28]
 8002900:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002904:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002906:	6822      	ldr	r2, [r4, #0]
 8002908:	69d3      	ldr	r3, [r2, #28]
 800290a:	6929      	ldr	r1, [r5, #16]
 800290c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002910:	61d3      	str	r3, [r2, #28]
      break;
 8002912:	e7c0      	b.n	8002896 <HAL_TIM_PWM_ConfigChannel+0x4e>
  __HAL_LOCK(htim);
 8002914:	2002      	movs	r0, #2
 8002916:	e7c1      	b.n	800289c <HAL_TIM_PWM_ConfigChannel+0x54>

08002918 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002918:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800291a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800291c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002920:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002924:	430a      	orrs	r2, r1
 8002926:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002928:	6082      	str	r2, [r0, #8]
}
 800292a:	bc10      	pop	{r4}
 800292c:	4770      	bx	lr

0800292e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800292e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002932:	2b01      	cmp	r3, #1
 8002934:	d066      	beq.n	8002a04 <HAL_TIM_ConfigClockSource+0xd6>
{
 8002936:	b510      	push	{r4, lr}
 8002938:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800293a:	2301      	movs	r3, #1
 800293c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002940:	2302      	movs	r3, #2
 8002942:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002946:	6802      	ldr	r2, [r0, #0]
 8002948:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800294a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800294e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002952:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002954:	680b      	ldr	r3, [r1, #0]
 8002956:	2b60      	cmp	r3, #96	; 0x60
 8002958:	d040      	beq.n	80029dc <HAL_TIM_ConfigClockSource+0xae>
 800295a:	d822      	bhi.n	80029a2 <HAL_TIM_ConfigClockSource+0x74>
 800295c:	2b40      	cmp	r3, #64	; 0x40
 800295e:	d047      	beq.n	80029f0 <HAL_TIM_ConfigClockSource+0xc2>
 8002960:	d90b      	bls.n	800297a <HAL_TIM_ConfigClockSource+0x4c>
 8002962:	2b50      	cmp	r3, #80	; 0x50
 8002964:	d10e      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002966:	68ca      	ldr	r2, [r1, #12]
 8002968:	6849      	ldr	r1, [r1, #4]
 800296a:	6800      	ldr	r0, [r0, #0]
 800296c:	f7ff fd6a 	bl	8002444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002970:	2150      	movs	r1, #80	; 0x50
 8002972:	6820      	ldr	r0, [r4, #0]
 8002974:	f7ff fd8b 	bl	800248e <TIM_ITRx_SetConfig>
      break;
 8002978:	e004      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 800297a:	2b20      	cmp	r3, #32
 800297c:	d00c      	beq.n	8002998 <HAL_TIM_ConfigClockSource+0x6a>
 800297e:	d908      	bls.n	8002992 <HAL_TIM_ConfigClockSource+0x64>
 8002980:	2b30      	cmp	r3, #48	; 0x30
 8002982:	d009      	beq.n	8002998 <HAL_TIM_ConfigClockSource+0x6a>
  htim->State = HAL_TIM_STATE_READY;
 8002984:	2301      	movs	r3, #1
 8002986:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800298a:	2000      	movs	r0, #0
 800298c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002990:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002992:	b10b      	cbz	r3, 8002998 <HAL_TIM_ConfigClockSource+0x6a>
 8002994:	2b10      	cmp	r3, #16
 8002996:	d1f5      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002998:	4619      	mov	r1, r3
 800299a:	6820      	ldr	r0, [r4, #0]
 800299c:	f7ff fd77 	bl	800248e <TIM_ITRx_SetConfig>
        break;
 80029a0:	e7f0      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 80029a2:	2b70      	cmp	r3, #112	; 0x70
 80029a4:	d00e      	beq.n	80029c4 <HAL_TIM_ConfigClockSource+0x96>
 80029a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029aa:	d1eb      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 80029ac:	68cb      	ldr	r3, [r1, #12]
 80029ae:	684a      	ldr	r2, [r1, #4]
 80029b0:	6889      	ldr	r1, [r1, #8]
 80029b2:	6800      	ldr	r0, [r0, #0]
 80029b4:	f7ff ffb0 	bl	8002918 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029b8:	6822      	ldr	r2, [r4, #0]
 80029ba:	6893      	ldr	r3, [r2, #8]
 80029bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029c0:	6093      	str	r3, [r2, #8]
      break;
 80029c2:	e7df      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 80029c4:	68cb      	ldr	r3, [r1, #12]
 80029c6:	684a      	ldr	r2, [r1, #4]
 80029c8:	6889      	ldr	r1, [r1, #8]
 80029ca:	6800      	ldr	r0, [r0, #0]
 80029cc:	f7ff ffa4 	bl	8002918 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029d0:	6822      	ldr	r2, [r4, #0]
 80029d2:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80029d8:	6093      	str	r3, [r2, #8]
      break;
 80029da:	e7d3      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80029dc:	68ca      	ldr	r2, [r1, #12]
 80029de:	6849      	ldr	r1, [r1, #4]
 80029e0:	6800      	ldr	r0, [r0, #0]
 80029e2:	f7ff fd41 	bl	8002468 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80029e6:	2160      	movs	r1, #96	; 0x60
 80029e8:	6820      	ldr	r0, [r4, #0]
 80029ea:	f7ff fd50 	bl	800248e <TIM_ITRx_SetConfig>
      break;
 80029ee:	e7c9      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80029f0:	68ca      	ldr	r2, [r1, #12]
 80029f2:	6849      	ldr	r1, [r1, #4]
 80029f4:	6800      	ldr	r0, [r0, #0]
 80029f6:	f7ff fd25 	bl	8002444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80029fa:	2140      	movs	r1, #64	; 0x40
 80029fc:	6820      	ldr	r0, [r4, #0]
 80029fe:	f7ff fd46 	bl	800248e <TIM_ITRx_SetConfig>
      break;
 8002a02:	e7bf      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x56>
  __HAL_LOCK(htim);
 8002a04:	2002      	movs	r0, #2
}
 8002a06:	4770      	bx	lr

08002a08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a08:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a0a:	f001 011f 	and.w	r1, r1, #31
 8002a0e:	2301      	movs	r3, #1
 8002a10:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a14:	6a03      	ldr	r3, [r0, #32]
 8002a16:	ea23 0304 	bic.w	r3, r3, r4
 8002a1a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a1c:	6a03      	ldr	r3, [r0, #32]
 8002a1e:	fa02 f101 	lsl.w	r1, r2, r1
 8002a22:	430b      	orrs	r3, r1
 8002a24:	6203      	str	r3, [r0, #32]
}
 8002a26:	bc10      	pop	{r4}
 8002a28:	4770      	bx	lr
	...

08002a2c <HAL_TIM_PWM_Start>:
{
 8002a2c:	b510      	push	{r4, lr}
 8002a2e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a30:	4608      	mov	r0, r1
 8002a32:	bb51      	cbnz	r1, 8002a8a <HAL_TIM_PWM_Start+0x5e>
 8002a34:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	bf18      	it	ne
 8002a3e:	2301      	movne	r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d15b      	bne.n	8002afc <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a44:	2800      	cmp	r0, #0
 8002a46:	d139      	bne.n	8002abc <HAL_TIM_PWM_Start+0x90>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4601      	mov	r1, r0
 8002a52:	6820      	ldr	r0, [r4, #0]
 8002a54:	f7ff ffd8 	bl	8002a08 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a58:	6823      	ldr	r3, [r4, #0]
 8002a5a:	4a2a      	ldr	r2, [pc, #168]	; (8002b04 <HAL_TIM_PWM_Start+0xd8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d03d      	beq.n	8002adc <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a60:	6823      	ldr	r3, [r4, #0]
 8002a62:	4a28      	ldr	r2, [pc, #160]	; (8002b04 <HAL_TIM_PWM_Start+0xd8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d03e      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0xba>
 8002a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a6c:	d03b      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0xba>
 8002a6e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d037      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0xba>
 8002a76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d033      	beq.n	8002ae6 <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	f042 0201 	orr.w	r2, r2, #1
 8002a84:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002a86:	2000      	movs	r0, #0
 8002a88:	e039      	b.n	8002afe <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a8a:	2904      	cmp	r1, #4
 8002a8c:	d008      	beq.n	8002aa0 <HAL_TIM_PWM_Start+0x74>
 8002a8e:	2908      	cmp	r1, #8
 8002a90:	d00d      	beq.n	8002aae <HAL_TIM_PWM_Start+0x82>
 8002a92:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	bf18      	it	ne
 8002a9c:	2301      	movne	r3, #1
 8002a9e:	e7cf      	b.n	8002a40 <HAL_TIM_PWM_Start+0x14>
 8002aa0:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	bf18      	it	ne
 8002aaa:	2301      	movne	r3, #1
 8002aac:	e7c8      	b.n	8002a40 <HAL_TIM_PWM_Start+0x14>
 8002aae:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	bf18      	it	ne
 8002ab8:	2301      	movne	r3, #1
 8002aba:	e7c1      	b.n	8002a40 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002abc:	2804      	cmp	r0, #4
 8002abe:	d005      	beq.n	8002acc <HAL_TIM_PWM_Start+0xa0>
 8002ac0:	2808      	cmp	r0, #8
 8002ac2:	d007      	beq.n	8002ad4 <HAL_TIM_PWM_Start+0xa8>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8002aca:	e7c0      	b.n	8002a4e <HAL_TIM_PWM_Start+0x22>
 8002acc:	2302      	movs	r3, #2
 8002ace:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002ad2:	e7bc      	b.n	8002a4e <HAL_TIM_PWM_Start+0x22>
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002ada:	e7b8      	b.n	8002a4e <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8002adc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ade:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ae2:	645a      	str	r2, [r3, #68]	; 0x44
 8002ae4:	e7bc      	b.n	8002a60 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aec:	2a06      	cmp	r2, #6
 8002aee:	d007      	beq.n	8002b00 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	f042 0201 	orr.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002af8:	2000      	movs	r0, #0
 8002afa:	e000      	b.n	8002afe <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8002afc:	2001      	movs	r0, #1
}
 8002afe:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8002b00:	2000      	movs	r0, #0
 8002b02:	e7fc      	b.n	8002afe <HAL_TIM_PWM_Start+0xd2>
 8002b04:	40012c00 	.word	0x40012c00

08002b08 <HAL_TIM_PWM_Stop>:
{
 8002b08:	b538      	push	{r3, r4, r5, lr}
 8002b0a:	4604      	mov	r4, r0
 8002b0c:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	6800      	ldr	r0, [r0, #0]
 8002b12:	f7ff ff79 	bl	8002a08 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	4a1b      	ldr	r2, [pc, #108]	; (8002b88 <HAL_TIM_PWM_Stop+0x80>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d014      	beq.n	8002b48 <HAL_TIM_PWM_Stop+0x40>
  __HAL_TIM_DISABLE(htim);
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	6a19      	ldr	r1, [r3, #32]
 8002b22:	f241 1211 	movw	r2, #4369	; 0x1111
 8002b26:	4211      	tst	r1, r2
 8002b28:	d108      	bne.n	8002b3c <HAL_TIM_PWM_Stop+0x34>
 8002b2a:	6a19      	ldr	r1, [r3, #32]
 8002b2c:	f240 4244 	movw	r2, #1092	; 0x444
 8002b30:	4211      	tst	r1, r2
 8002b32:	d103      	bne.n	8002b3c <HAL_TIM_PWM_Stop+0x34>
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	f022 0201 	bic.w	r2, r2, #1
 8002b3a:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002b3c:	b99d      	cbnz	r5, 8002b66 <HAL_TIM_PWM_Stop+0x5e>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8002b44:	2000      	movs	r0, #0
 8002b46:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8002b48:	6a19      	ldr	r1, [r3, #32]
 8002b4a:	f241 1211 	movw	r2, #4369	; 0x1111
 8002b4e:	4211      	tst	r1, r2
 8002b50:	d1e5      	bne.n	8002b1e <HAL_TIM_PWM_Stop+0x16>
 8002b52:	6a19      	ldr	r1, [r3, #32]
 8002b54:	f240 4244 	movw	r2, #1092	; 0x444
 8002b58:	4211      	tst	r1, r2
 8002b5a:	d1e0      	bne.n	8002b1e <HAL_TIM_PWM_Stop+0x16>
 8002b5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b5e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b62:	645a      	str	r2, [r3, #68]	; 0x44
 8002b64:	e7db      	b.n	8002b1e <HAL_TIM_PWM_Stop+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002b66:	2d04      	cmp	r5, #4
 8002b68:	d005      	beq.n	8002b76 <HAL_TIM_PWM_Stop+0x6e>
 8002b6a:	2d08      	cmp	r5, #8
 8002b6c:	d007      	beq.n	8002b7e <HAL_TIM_PWM_Stop+0x76>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8002b74:	e7e6      	b.n	8002b44 <HAL_TIM_PWM_Stop+0x3c>
 8002b76:	2301      	movs	r3, #1
 8002b78:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002b7c:	e7e2      	b.n	8002b44 <HAL_TIM_PWM_Stop+0x3c>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002b84:	e7de      	b.n	8002b44 <HAL_TIM_PWM_Stop+0x3c>
 8002b86:	bf00      	nop
 8002b88:	40012c00 	.word	0x40012c00

08002b8c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b8c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d02b      	beq.n	8002bec <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8002b94:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8002b96:	2301      	movs	r3, #1
 8002b98:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ba2:	6803      	ldr	r3, [r0, #0]
 8002ba4:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ba6:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ba8:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bac:	680a      	ldr	r2, [r1, #0]
 8002bae:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bb2:	6803      	ldr	r3, [r0, #0]
 8002bb4:	4a0e      	ldr	r2, [pc, #56]	; (8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00a      	beq.n	8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8002bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bbe:	d007      	beq.n	8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8002bc0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d003      	beq.n	8002bd0 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8002bc8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d104      	bne.n	8002bda <HAL_TIMEx_MasterConfigSynchronization+0x4e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002bd0:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bd4:	684a      	ldr	r2, [r1, #4]
 8002bd6:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bd8:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002be0:	2300      	movs	r3, #0
 8002be2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002be6:	4618      	mov	r0, r3
}
 8002be8:	bc30      	pop	{r4, r5}
 8002bea:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002bec:	2002      	movs	r0, #2
}
 8002bee:	4770      	bx	lr
 8002bf0:	40012c00 	.word	0x40012c00

08002bf4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002bf4:	4770      	bx	lr

08002bf6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002bf6:	4770      	bx	lr

08002bf8 <FLASH_PageErase_>:
#include "commun.h"

void FLASH_PageErase_(uint32_t PageAddress)
{
    // Proceed to erase the page //
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002bf8:	4a0d      	ldr	r2, [pc, #52]	; (8002c30 <FLASH_PageErase_+0x38>)
 8002bfa:	6913      	ldr	r3, [r2, #16]
 8002bfc:	f043 0302 	orr.w	r3, r3, #2
 8002c00:	6113      	str	r3, [r2, #16]
    while (FLASH->SR & FLASH_SR_BSY);
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <FLASH_PageErase_+0x38>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f013 0f01 	tst.w	r3, #1
 8002c0a:	d1fa      	bne.n	8002c02 <FLASH_PageErase_+0xa>
    WRITE_REG(FLASH->AR, PageAddress);
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <FLASH_PageErase_+0x38>)
 8002c0e:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c16:	611a      	str	r2, [r3, #16]
    while (FLASH->SR & FLASH_SR_BSY);
 8002c18:	4b05      	ldr	r3, [pc, #20]	; (8002c30 <FLASH_PageErase_+0x38>)
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f013 0f01 	tst.w	r3, #1
 8002c20:	d1fa      	bne.n	8002c18 <FLASH_PageErase_+0x20>
    CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002c22:	4a03      	ldr	r2, [pc, #12]	; (8002c30 <FLASH_PageErase_+0x38>)
 8002c24:	6913      	ldr	r3, [r2, #16]
 8002c26:	f023 0302 	bic.w	r3, r3, #2
 8002c2a:	6113      	str	r3, [r2, #16]
}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40022000 	.word	0x40022000

08002c34 <enableEEPROMWriting>:


/*
 * Must call this first to enable writing
 */
void enableEEPROMWriting() {
 8002c34:	b508      	push	{r3, lr}
    HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 8002c36:	f7fe f827 	bl	8000c88 <HAL_FLASH_Unlock>
    FLASH_PageErase_(EEPROM_START_ADDRESS); // required to re-write
 8002c3a:	4804      	ldr	r0, [pc, #16]	; (8002c4c <enableEEPROMWriting+0x18>)
 8002c3c:	f7ff ffdc 	bl	8002bf8 <FLASH_PageErase_>
    CLEAR_BIT(FLASH->CR, FLASH_CR_PER);    // Bug fix: bit PER has been set in Flash_PageErase(), must clear it here
 8002c40:	4a03      	ldr	r2, [pc, #12]	; (8002c50 <enableEEPROMWriting+0x1c>)
 8002c42:	6913      	ldr	r3, [r2, #16]
 8002c44:	f023 0302 	bic.w	r3, r3, #2
 8002c48:	6113      	str	r3, [r2, #16]
}
 8002c4a:	bd08      	pop	{r3, pc}
 8002c4c:	0801c000 	.word	0x0801c000
 8002c50:	40022000 	.word	0x40022000

08002c54 <disableEEPROMWriting>:

void disableEEPROMWriting() {
 8002c54:	b508      	push	{r3, lr}
    HAL_FLASH_Lock();
 8002c56:	f7fe f831 	bl	8000cbc <HAL_FLASH_Lock>
}
 8002c5a:	bd08      	pop	{r3, pc}

08002c5c <writeEEPROMHalfWord>:

/*
 * Writing functions
 * Must call enableEEPROMWriting() first
 */
HAL_StatusTypeDef writeEEPROMHalfWord(uint32_t address, uint16_t data) {
 8002c5c:	b508      	push	{r3, lr}
    HAL_StatusTypeDef status;
    address = address + EEPROM_START_ADDRESS;

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, data);
 8002c5e:	460a      	mov	r2, r1
 8002c60:	2300      	movs	r3, #0
 8002c62:	f100 6100 	add.w	r1, r0, #134217728	; 0x8000000
 8002c66:	f501 31e0 	add.w	r1, r1, #114688	; 0x1c000
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	f7fe f864 	bl	8000d38 <HAL_FLASH_Program>

    return status;
}
 8002c70:	bd08      	pop	{r3, pc}

08002c72 <readEEPROMHalfWord>:
/*
 * Reading functions
 */
uint16_t readEEPROMHalfWord(uint32_t address) {
    uint16_t val = 0;
    address = address + EEPROM_START_ADDRESS;
 8002c72:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 8002c76:	f500 30e0 	add.w	r0, r0, #114688	; 0x1c000
    val = *(__IO uint16_t*)address;
 8002c7a:	8800      	ldrh	r0, [r0, #0]

    return val;
}
 8002c7c:	b280      	uxth	r0, r0
 8002c7e:	4770      	bx	lr

08002c80 <EcrLecEEprom>:
//      PS : Aucun
//
//   Variable : N/A
//
void EcrLecEEprom(uint8_t *ptZoneData, uint8_t NbData, uint8_t EcrData, uint16_t AdrEEprom)
{
 8002c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c82:	4606      	mov	r6, r0
 8002c84:	460d      	mov	r5, r1
 8002c86:	461f      	mov	r7, r3
uint8_t i;
HAL_StatusTypeDef Res;
uint16_t Data;


         if (EcrData == VRAI)
 8002c88:	2a01      	cmp	r2, #1
 8002c8a:	d001      	beq.n	8002c90 <EcrLecEEprom+0x10>
        	 }
        	 disableEEPROMWriting();
         }
         else
         {
        	 for (i=0 ; i != NbData ; i++)
 8002c8c:	2400      	movs	r4, #0
 8002c8e:	e01c      	b.n	8002cca <EcrLecEEprom+0x4a>
        	 enableEEPROMWriting();
 8002c90:	f7ff ffd0 	bl	8002c34 <enableEEPROMWriting>
        	 HAL_Delay(10);
 8002c94:	200a      	movs	r0, #10
 8002c96:	f7fd faa1 	bl	80001dc <HAL_Delay>
        	 for (i=0 ; i != NbData ; i++)
 8002c9a:	2400      	movs	r4, #0
 8002c9c:	42ac      	cmp	r4, r5
 8002c9e:	d00a      	beq.n	8002cb6 <EcrLecEEprom+0x36>
        		 Res = writeEEPROMHalfWord((uint32_t)(AdrEEprom+i*2), Data);
 8002ca0:	5d31      	ldrb	r1, [r6, r4]
 8002ca2:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8002ca6:	f7ff ffd9 	bl	8002c5c <writeEEPROMHalfWord>
        		 HAL_Delay(20);
 8002caa:	2014      	movs	r0, #20
 8002cac:	f7fd fa96 	bl	80001dc <HAL_Delay>
        	 for (i=0 ; i != NbData ; i++)
 8002cb0:	3401      	adds	r4, #1
 8002cb2:	b2e4      	uxtb	r4, r4
 8002cb4:	e7f2      	b.n	8002c9c <EcrLecEEprom+0x1c>
        	 disableEEPROMWriting();
 8002cb6:	f7ff ffcd 	bl	8002c54 <disableEEPROMWriting>
 8002cba:	e008      	b.n	8002cce <EcrLecEEprom+0x4e>
        	 {
        		 ptZoneData[i] = (uint8_t)(readEEPROMHalfWord((uint32_t)(AdrEEprom+i*2)));
 8002cbc:	eb07 0044 	add.w	r0, r7, r4, lsl #1
 8002cc0:	f7ff ffd7 	bl	8002c72 <readEEPROMHalfWord>
 8002cc4:	5530      	strb	r0, [r6, r4]
        	 for (i=0 ; i != NbData ; i++)
 8002cc6:	3401      	adds	r4, #1
 8002cc8:	b2e4      	uxtb	r4, r4
 8002cca:	42ac      	cmp	r4, r5
 8002ccc:	d1f6      	bne.n	8002cbc <EcrLecEEprom+0x3c>
        	 }
         }
}
 8002cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002cd0 <EcrI2CPoll>:
//      PS : EcrOK      EcrAdr: resultat positionnement [VRAI, FAUX]
//
//   Variable : hi2c1
//
uint8_t EcrI2CPoll(uint16_t AdresseInt, uint8_t PageHaute, uint8_t *ptBuffEcr, uint16_t NbData)
{
 8002cd0:	b510      	push	{r4, lr}
 8002cd2:	b084      	sub	sp, #16

uint16_t  AdrCAT = ADR_CAT24M01;
HAL_StatusTypeDef Etat;
uint8_t   Res = VRAI;

    if (PageHaute == VRAI)
 8002cd4:	2901      	cmp	r1, #1
 8002cd6:	d00d      	beq.n	8002cf4 <EcrI2CPoll+0x24>
uint16_t  AdrCAT = ADR_CAT24M01;
 8002cd8:	21a0      	movs	r1, #160	; 0xa0
       AdrCAT = AdrCAT | SET_PAGE_H;

    //Etat = HAL_I2C_Master_Transmit (&hi2c1, AdrCAT, ptBuffEcr, NbData, TO_ECR_I2C_DATA);
    Etat = HAL_I2C_Mem_Write(&hi2c1, AdrCAT, AdresseInt, 2,  ptBuffEcr, NbData, TO_ECR_I2C_DATA);
 8002cda:	2432      	movs	r4, #50	; 0x32
 8002cdc:	9402      	str	r4, [sp, #8]
 8002cde:	9301      	str	r3, [sp, #4]
 8002ce0:	9200      	str	r2, [sp, #0]
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4805      	ldr	r0, [pc, #20]	; (8002cfc <EcrI2CPoll+0x2c>)
 8002ce8:	f7fe ff56 	bl	8001b98 <HAL_I2C_Mem_Write>
    if (Etat != HAL_OK)
 8002cec:	b920      	cbnz	r0, 8002cf8 <EcrI2CPoll+0x28>
uint8_t   Res = VRAI;
 8002cee:	2001      	movs	r0, #1
      Res = FAUX;

    return Res;
}
 8002cf0:	b004      	add	sp, #16
 8002cf2:	bd10      	pop	{r4, pc}
       AdrCAT = AdrCAT | SET_PAGE_H;
 8002cf4:	21a2      	movs	r1, #162	; 0xa2
 8002cf6:	e7f0      	b.n	8002cda <EcrI2CPoll+0xa>
      Res = FAUX;
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	e7f9      	b.n	8002cf0 <EcrI2CPoll+0x20>
 8002cfc:	200014d4 	.word	0x200014d4

08002d00 <EcrAdrIntPoll>:
//      PS : EcrOK      EcrAdr: resultat positionnement [VRAI, FAUX]
//
//   Variable :
//
uint8_t EcrAdrIntPoll(uint16_t AdresseInt, uint8_t PageHaute)
{
 8002d00:	b500      	push	{lr}
 8002d02:	b085      	sub	sp, #20
uint8_t Res = VRAI;
uint16_t AdrCAT = ADR_CAT24M01;
uint8_t AdrIntTab[2];
HAL_StatusTypeDef Etat;

    AdrIntTab[0] = (uint8_t)(AdresseInt >> 8);
 8002d04:	0a03      	lsrs	r3, r0, #8
 8002d06:	f88d 300c 	strb.w	r3, [sp, #12]
    AdrIntTab[1] = (uint8_t)(AdresseInt);
 8002d0a:	f88d 000d 	strb.w	r0, [sp, #13]


    if (PageHaute == VRAI)
 8002d0e:	2901      	cmp	r1, #1
 8002d10:	d00c      	beq.n	8002d2c <EcrAdrIntPoll+0x2c>
uint16_t AdrCAT = ADR_CAT24M01;
 8002d12:	21a0      	movs	r1, #160	; 0xa0
       AdrCAT = AdrCAT | SET_PAGE_H;

    Etat = HAL_I2C_Master_Transmit (&hi2c1, AdrCAT, AdrIntTab, 2, TO_ECR_I2C_ADR_INT);
 8002d14:	2301      	movs	r3, #1
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	2302      	movs	r3, #2
 8002d1a:	aa03      	add	r2, sp, #12
 8002d1c:	4805      	ldr	r0, [pc, #20]	; (8002d34 <EcrAdrIntPoll+0x34>)
 8002d1e:	f7fe fcdf 	bl	80016e0 <HAL_I2C_Master_Transmit>
    if (Etat != HAL_OK)            // vérifiaction acquittement
 8002d22:	b928      	cbnz	r0, 8002d30 <EcrAdrIntPoll+0x30>
uint8_t Res = VRAI;
 8002d24:	2001      	movs	r0, #1
       Res = FAUX;


    return Res;
}
 8002d26:	b005      	add	sp, #20
 8002d28:	f85d fb04 	ldr.w	pc, [sp], #4
       AdrCAT = AdrCAT | SET_PAGE_H;
 8002d2c:	21a2      	movs	r1, #162	; 0xa2
 8002d2e:	e7f1      	b.n	8002d14 <EcrAdrIntPoll+0x14>
       Res = FAUX;
 8002d30:	2000      	movs	r0, #0
 8002d32:	e7f8      	b.n	8002d26 <EcrAdrIntPoll+0x26>
 8002d34:	200014d4 	.word	0x200014d4

08002d38 <LecI2CPoll>:
//      PS : LecOK       : resultat lecture [VRAI, FAUX]
//
//   Variable :
//
void LecI2CPoll(uint16_t NbByte2Read, uint8_t *ptBufferRead)
{
 8002d38:	b500      	push	{lr}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	460a      	mov	r2, r1

HAL_StatusTypeDef Etat;

    Etat = HAL_I2C_Master_Receive (&hi2c1, ADR_CAT24M01+1, ptBufferRead, NbByte2Read, TO_READ_I2C);
 8002d40:	2132      	movs	r1, #50	; 0x32
 8002d42:	9100      	str	r1, [sp, #0]
 8002d44:	21a1      	movs	r1, #161	; 0xa1
 8002d46:	4803      	ldr	r0, [pc, #12]	; (8002d54 <LecI2CPoll+0x1c>)
 8002d48:	f7fe fd86 	bl	8001858 <HAL_I2C_Master_Receive>

}
 8002d4c:	b003      	add	sp, #12
 8002d4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d52:	bf00      	nop
 8002d54:	200014d4 	.word	0x200014d4

08002d58 <LecConfigEEP>:
//      PS : Aucun
//
//   Variable : ImgJeux, ImgTempoJeux
//
void LecConfigEEP()
{
 8002d58:	b508      	push	{r3, lr}
    //EcrLecEEprom(ImgTempoJeux, LG_EEP_CONFIG, FAUX, EEP_NUM_DURE_PROC_L);
    //for(i=0 ; i!= LG_EEP_CONFIG ; i++)
    //    ImgTempoJeux[i+LG_EEP_CONFIG] = EEPROM_Read(EEP_NUM_DURE_PROC_H+i);
    //EcrLecEEprom(ImgTempoJeux+LG_EEP_CONFIG, LG_EEP_CONFIG, FAUX, EEP_NUM_DURE_PROC_H);

	EcrLecEEprom(ImgEEP, 4*LG_EEP_CONFIG, FAUX, EEP_NUM_IMAG_PROC_L);
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	2120      	movs	r1, #32
 8002d60:	480d      	ldr	r0, [pc, #52]	; (8002d98 <LecConfigEEP+0x40>)
 8002d62:	f7ff ff8d 	bl	8002c80 <EcrLecEEprom>
	for(i=0 ; i!= 2*LG_EEP_CONFIG ; i++)
 8002d66:	2300      	movs	r3, #0
 8002d68:	2b10      	cmp	r3, #16
 8002d6a:	d006      	beq.n	8002d7a <LecConfigEEP+0x22>
	   	ImgJeux[i] = ImgEEP[i];
 8002d6c:	4a0a      	ldr	r2, [pc, #40]	; (8002d98 <LecConfigEEP+0x40>)
 8002d6e:	5cd1      	ldrb	r1, [r2, r3]
 8002d70:	4a0a      	ldr	r2, [pc, #40]	; (8002d9c <LecConfigEEP+0x44>)
 8002d72:	54d1      	strb	r1, [r2, r3]
	for(i=0 ; i!= 2*LG_EEP_CONFIG ; i++)
 8002d74:	3301      	adds	r3, #1
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	e7f6      	b.n	8002d68 <LecConfigEEP+0x10>
    for(i=0; i!= 2*LG_EEP_CONFIG ; i++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	2b10      	cmp	r3, #16
 8002d7e:	d00a      	beq.n	8002d96 <LecConfigEEP+0x3e>
    	ImgTempoJeux[i] = ImgEEP[i+2*LG_EEP_CONFIG] * 4;    //-- on multiplie par 2 pour prendre en compte le temps de scrutation plus rapide du stm 32
 8002d80:	f103 0210 	add.w	r2, r3, #16
 8002d84:	4904      	ldr	r1, [pc, #16]	; (8002d98 <LecConfigEEP+0x40>)
 8002d86:	5c89      	ldrb	r1, [r1, r2]
 8002d88:	4a04      	ldr	r2, [pc, #16]	; (8002d9c <LecConfigEEP+0x44>)
 8002d8a:	441a      	add	r2, r3
 8002d8c:	0089      	lsls	r1, r1, #2
 8002d8e:	7411      	strb	r1, [r2, #16]
    for(i=0; i!= 2*LG_EEP_CONFIG ; i++)
 8002d90:	3301      	adds	r3, #1
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	e7f2      	b.n	8002d7c <LecConfigEEP+0x24>
    														//##########################################################################################//
}
 8002d96:	bd08      	pop	{r3, pc}
 8002d98:	20000130 	.word	0x20000130
 8002d9c:	20000008 	.word	0x20000008

08002da0 <ImageEEp2RAM>:
//  Variable globale:
//       NumLigne   : numero de ligne (Tache_IT_Mtrx)
//       NumColonne : numero de colonne (Tache_IT_Mtrx)
//
void ImageEEp2RAM(uint8_t NumImgEEP, uint8_t *ptImage)
{
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	4603      	mov	r3, r0
 8002da4:	460d      	mov	r5, r1
uint16_t i, k;
uint16_t Cpt = 0;
uint8_t Res, j;

  //-- Raz numero de ligne et de colonne --//
  NumColonne = 0xff;
 8002da6:	4a16      	ldr	r2, [pc, #88]	; (8002e00 <ImageEEp2RAM+0x60>)
 8002da8:	21ff      	movs	r1, #255	; 0xff
 8002daa:	7011      	strb	r1, [r2, #0]
  NumLigne   = 0;
 8002dac:	4a15      	ldr	r2, [pc, #84]	; (8002e04 <ImageEEp2RAM+0x64>)
 8002dae:	2100      	movs	r1, #0
 8002db0:	7011      	strb	r1, [r2, #0]

  //-- calcul adresse interne EEP --//
  if (NumImgEEP >= IMG_PAGE_BAS)
 8002db2:	280f      	cmp	r0, #15
 8002db4:	d90b      	bls.n	8002dce <ImageEEp2RAM+0x2e>
  {
    PageEEpHaute = VRAI;
    NumImgEEP = NumImgEEP - IMG_PAGE_BAS;
 8002db6:	f1a0 0310 	sub.w	r3, r0, #16
 8002dba:	b2db      	uxtb	r3, r3
    PageEEpHaute = VRAI;
 8002dbc:	2101      	movs	r1, #1
  }
  else
    PageEEpHaute = FAUX;
  //Hi(AdrIntEEp) = (NumImgEEp << 4);
  AdrIntEEp = NumImgEEP << 12;
 8002dbe:	031b      	lsls	r3, r3, #12

  //-- initialisation position lecture EEP --//
  Res = EcrAdrIntPoll(AdrIntEEp, PageEEpHaute);
 8002dc0:	f403 4070 	and.w	r0, r3, #61440	; 0xf000
 8002dc4:	f7ff ff9c 	bl	8002d00 <EcrAdrIntPoll>
  //-- init memoire page basse ou haute --//
  //InitEcrMem(PageRAMHaute);
  Cpt = 0;
  for (j=0 ; j != NB_PART_IMG ; j++)
 8002dc8:	2600      	movs	r6, #0
  Cpt = 0;
 8002dca:	4634      	mov	r4, r6
  for (j=0 ; j != NB_PART_IMG ; j++)
 8002dcc:	e003      	b.n	8002dd6 <ImageEEp2RAM+0x36>
    PageEEpHaute = FAUX;
 8002dce:	2100      	movs	r1, #0
 8002dd0:	e7f5      	b.n	8002dbe <ImageEEp2RAM+0x1e>
  for (j=0 ; j != NB_PART_IMG ; j++)
 8002dd2:	3601      	adds	r6, #1
 8002dd4:	b2f6      	uxtb	r6, r6
 8002dd6:	2e10      	cmp	r6, #16
 8002dd8:	d011      	beq.n	8002dfe <ImageEEp2RAM+0x5e>
  {
      //-- lecture 256 octet memoire eep --//
      LecI2CPoll(LG_TAB_MATRIX, TabMatrix);
 8002dda:	490b      	ldr	r1, [pc, #44]	; (8002e08 <ImageEEp2RAM+0x68>)
 8002ddc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002de0:	f7ff ffaa 	bl	8002d38 <LecI2CPoll>
      //-- ecriture 256 octets dans memoire --//
      for (k=0 ; k != LG_TAB_MATRIX ; k++)
 8002de4:	2300      	movs	r3, #0
 8002de6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dea:	d0f2      	beq.n	8002dd2 <ImageEEp2RAM+0x32>
      {
    	 //ptImage[Cpt] = TabMatrix[k];
    	 ptImage[Cpt] = TabMatrix[k] << 2;	//-- recadrage pour compatibilité avec le hard / DMA
 8002dec:	4a06      	ldr	r2, [pc, #24]	; (8002e08 <ImageEEp2RAM+0x68>)
 8002dee:	5cd2      	ldrb	r2, [r2, r3]
 8002df0:	0092      	lsls	r2, r2, #2
 8002df2:	552a      	strb	r2, [r5, r4]
		 Cpt++;
 8002df4:	3401      	adds	r4, #1
 8002df6:	b2a4      	uxth	r4, r4
      for (k=0 ; k != LG_TAB_MATRIX ; k++)
 8002df8:	3301      	adds	r3, #1
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	e7f3      	b.n	8002de6 <ImageEEp2RAM+0x46>

  }
  //-- init memoire pour lecture --//
  //InitLecMem(PageRAMHaute);

}
 8002dfe:	bd70      	pop	{r4, r5, r6, pc}
 8002e00:	200000c0 	.word	0x200000c0
 8002e04:	200000be 	.word	0x200000be
 8002e08:	20000178 	.word	0x20000178

08002e0c <AppImageFond>:
{
 8002e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e10:	b083      	sub	sp, #12
 8002e12:	9101      	str	r1, [sp, #4]
       if (NumImg < NUM_MAX_IMG)
 8002e14:	281f      	cmp	r0, #31
 8002e16:	d902      	bls.n	8002e1e <AppImageFond+0x12>
}
 8002e18:	b003      	add	sp, #12
 8002e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e1e:	4604      	mov	r4, r0
    	    Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);
 8002e20:	4d1d      	ldr	r5, [pc, #116]	; (8002e98 <AppImageFond+0x8c>)
 8002e22:	2108      	movs	r1, #8
 8002e24:	4628      	mov	r0, r5
 8002e26:	f7ff fe6f 	bl	8002b08 <HAL_TIM_PWM_Stop>
    	    sConfigOCUser.Pulse = VAL_MAX_PWM;
 8002e2a:	4e1c      	ldr	r6, [pc, #112]	; (8002e9c <AppImageFond+0x90>)
 8002e2c:	23ff      	movs	r3, #255	; 0xff
 8002e2e:	6073      	str	r3, [r6, #4]
    	    Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8002e30:	2208      	movs	r2, #8
 8002e32:	4631      	mov	r1, r6
 8002e34:	4628      	mov	r0, r5
 8002e36:	f7ff fd07 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
    	    Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8002e3a:	2108      	movs	r1, #8
 8002e3c:	4628      	mov	r0, r5
 8002e3e:	f7ff fdf5 	bl	8002a2c <HAL_TIM_PWM_Start>
    	    HAL_TIM_Base_Stop_IT(&htim2);
 8002e42:	4f17      	ldr	r7, [pc, #92]	; (8002ea0 <AppImageFond+0x94>)
 8002e44:	4638      	mov	r0, r7
 8002e46:	f7ff fb5f 	bl	8002508 <HAL_TIM_Base_Stop_IT>
            SaveVD = VoletDroit;     //volet droit et gauche sont ecrasé lors du
 8002e4a:	f8df 905c 	ldr.w	r9, [pc, #92]	; 8002ea8 <AppImageFond+0x9c>
 8002e4e:	f899 b000 	ldrb.w	fp, [r9]
            SaveVG = VoletGauche;    //chargement d'une image !!!!!!!!!!!
 8002e52:	f8df 8058 	ldr.w	r8, [pc, #88]	; 8002eac <AppImageFond+0xa0>
 8002e56:	f898 a000 	ldrb.w	sl, [r8]
			ImageEEp2RAM(NumImg, ptImage);
 8002e5a:	9901      	ldr	r1, [sp, #4]
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	f7ff ff9f 	bl	8002da0 <ImageEEp2RAM>
            HAL_Delay_Microseconds(20);
 8002e62:	2014      	movs	r0, #20
 8002e64:	f000 f932 	bl	80030cc <HAL_Delay_Microseconds>
            VoletDroit = SaveVD;
 8002e68:	f889 b000 	strb.w	fp, [r9]
            VoletGauche = SaveVG;
 8002e6c:	f888 a000 	strb.w	sl, [r8]
            HAL_TIM_Base_Start_IT(&htim2);
 8002e70:	4638      	mov	r0, r7
 8002e72:	f7ff fb15 	bl	80024a0 <HAL_TIM_Base_Start_IT>
            Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);  //######
 8002e76:	2108      	movs	r1, #8
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f7ff fe45 	bl	8002b08 <HAL_TIM_PWM_Stop>
            sConfigOCUser.Pulse = AppelImg.ValPWM;
 8002e7e:	4b09      	ldr	r3, [pc, #36]	; (8002ea4 <AppImageFond+0x98>)
 8002e80:	795b      	ldrb	r3, [r3, #5]
 8002e82:	6073      	str	r3, [r6, #4]
            Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8002e84:	2208      	movs	r2, #8
 8002e86:	4631      	mov	r1, r6
 8002e88:	4628      	mov	r0, r5
 8002e8a:	f7ff fcdd 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
            Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8002e8e:	2108      	movs	r1, #8
 8002e90:	4628      	mov	r0, r5
 8002e92:	f7ff fdcb 	bl	8002a2c <HAL_TIM_PWM_Start>
}
 8002e96:	e7bf      	b.n	8002e18 <AppImageFond+0xc>
 8002e98:	2000259c 	.word	0x2000259c
 8002e9c:	200000dc 	.word	0x200000dc
 8002ea0:	20002634 	.word	0x20002634
 8002ea4:	200003c8 	.word	0x200003c8
 8002ea8:	200000bf 	.word	0x200000bf
 8002eac:	20000029 	.word	0x20000029

08002eb0 <GesCliBandeau>:
//
//  Variable globale: N/A
//
//
void GesCliBandeau (t_AppImg *ptAppelImg)
{
 8002eb0:	b538      	push	{r3, r4, r5, lr}
 8002eb2:	4604      	mov	r4, r0
static t_CliImg CliImg = {FAUX, FAUX, 0};
HAL_StatusTypeDef Etat;

       if (ptAppelImg->TempoCli == 0)
 8002eb4:	7983      	ldrb	r3, [r0, #6]
 8002eb6:	b9cb      	cbnz	r3, 8002eec <GesCliBandeau+0x3c>
       {
          if (CliImg.CliEnCours == VRAI)
 8002eb8:	4b27      	ldr	r3, [pc, #156]	; (8002f58 <GesCliBandeau+0xa8>)
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d000      	beq.n	8002ec2 <GesCliBandeau+0x12>
                	 Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
                     CliImg.AffCli = FAUX;
                }
           }
       }
}
 8002ec0:	bd38      	pop	{r3, r4, r5, pc}
        	 Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);
 8002ec2:	4d26      	ldr	r5, [pc, #152]	; (8002f5c <GesCliBandeau+0xac>)
 8002ec4:	2108      	movs	r1, #8
 8002ec6:	4628      	mov	r0, r5
 8002ec8:	f7ff fe1e 	bl	8002b08 <HAL_TIM_PWM_Stop>
       	     sConfigOCUser.Pulse = ptAppelImg->ValPWM;
 8002ecc:	7963      	ldrb	r3, [r4, #5]
 8002ece:	4924      	ldr	r1, [pc, #144]	; (8002f60 <GesCliBandeau+0xb0>)
 8002ed0:	604b      	str	r3, [r1, #4]
       	     Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	4628      	mov	r0, r5
 8002ed6:	f7ff fcb7 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
       	     Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8002eda:	2108      	movs	r1, #8
 8002edc:	4628      	mov	r0, r5
 8002ede:	f7ff fda5 	bl	8002a2c <HAL_TIM_PWM_Start>
             CliImg.CliEnCours = FAUX;
 8002ee2:	4b1d      	ldr	r3, [pc, #116]	; (8002f58 <GesCliBandeau+0xa8>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	801a      	strh	r2, [r3, #0]
             CliImg.TempoCli = 0;
 8002ee8:	809a      	strh	r2, [r3, #4]
 8002eea:	e7e9      	b.n	8002ec0 <GesCliBandeau+0x10>
           CliImg.CliEnCours = VRAI;
 8002eec:	491a      	ldr	r1, [pc, #104]	; (8002f58 <GesCliBandeau+0xa8>)
 8002eee:	2201      	movs	r2, #1
 8002ef0:	800a      	strh	r2, [r1, #0]
           CliImg.TempoCli++;
 8002ef2:	888a      	ldrh	r2, [r1, #4]
 8002ef4:	3201      	adds	r2, #1
 8002ef6:	b292      	uxth	r2, r2
 8002ef8:	808a      	strh	r2, [r1, #4]
           if (CliImg.TempoCli == ptAppelImg->TempoCli)
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d1df      	bne.n	8002ec0 <GesCliBandeau+0x10>
                CliImg.TempoCli = 0;
 8002f00:	2200      	movs	r2, #0
 8002f02:	808a      	strh	r2, [r1, #4]
                if (CliImg.AffCli == FAUX)
 8002f04:	884b      	ldrh	r3, [r1, #2]
 8002f06:	b99b      	cbnz	r3, 8002f30 <GesCliBandeau+0x80>
                	 Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);
 8002f08:	4c14      	ldr	r4, [pc, #80]	; (8002f5c <GesCliBandeau+0xac>)
 8002f0a:	2108      	movs	r1, #8
 8002f0c:	4620      	mov	r0, r4
 8002f0e:	f7ff fdfb 	bl	8002b08 <HAL_TIM_PWM_Stop>
                	 sConfigOCUser.Pulse = VAL_MAX_PWM;
 8002f12:	4913      	ldr	r1, [pc, #76]	; (8002f60 <GesCliBandeau+0xb0>)
 8002f14:	23ff      	movs	r3, #255	; 0xff
 8002f16:	604b      	str	r3, [r1, #4]
                	 Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8002f18:	2208      	movs	r2, #8
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	f7ff fc94 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
                	 Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8002f20:	2108      	movs	r1, #8
 8002f22:	4620      	mov	r0, r4
 8002f24:	f7ff fd82 	bl	8002a2c <HAL_TIM_PWM_Start>
                     CliImg.AffCli = VRAI;
 8002f28:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <GesCliBandeau+0xa8>)
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	805a      	strh	r2, [r3, #2]
 8002f2e:	e7c7      	b.n	8002ec0 <GesCliBandeau+0x10>
                	 Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);
 8002f30:	4d0a      	ldr	r5, [pc, #40]	; (8002f5c <GesCliBandeau+0xac>)
 8002f32:	2108      	movs	r1, #8
 8002f34:	4628      	mov	r0, r5
 8002f36:	f7ff fde7 	bl	8002b08 <HAL_TIM_PWM_Stop>
                	 sConfigOCUser.Pulse = ptAppelImg->ValPWM;
 8002f3a:	7963      	ldrb	r3, [r4, #5]
 8002f3c:	4908      	ldr	r1, [pc, #32]	; (8002f60 <GesCliBandeau+0xb0>)
 8002f3e:	604b      	str	r3, [r1, #4]
                	 Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8002f40:	2208      	movs	r2, #8
 8002f42:	4628      	mov	r0, r5
 8002f44:	f7ff fc80 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
                	 Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8002f48:	2108      	movs	r1, #8
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	f7ff fd6e 	bl	8002a2c <HAL_TIM_PWM_Start>
                     CliImg.AffCli = FAUX;
 8002f50:	4b01      	ldr	r3, [pc, #4]	; (8002f58 <GesCliBandeau+0xa8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	805a      	strh	r2, [r3, #2]
}
 8002f56:	e7b3      	b.n	8002ec0 <GesCliBandeau+0x10>
 8002f58:	200000b4 	.word	0x200000b4
 8002f5c:	2000259c 	.word	0x2000259c
 8002f60:	200000dc 	.word	0x200000dc

08002f64 <GeneNbAlea>:
//      PE : NbMini : nombre minimum
//           NbMaxi : nombre maximum
//      PS : NbAlea : nombre aleatoire compris entre mini et maximum inclus
//
uint8_t GeneNbAlea(uint8_t NbMini, uint8_t NbMaxi)
{
 8002f64:	b538      	push	{r3, r4, r5, lr}
 8002f66:	4605      	mov	r5, r0
 8002f68:	460c      	mov	r4, r1
uint8_t  NbAlea;
uint16_t Temp;

   Temp = rand();
 8002f6a:	f001 f967 	bl	800423c <rand>
   NbAlea = (uint8_t)(Temp + (Temp>> 8));
 8002f6e:	b2c1      	uxtb	r1, r0
 8002f70:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8002f74:	4408      	add	r0, r1
 8002f76:	b2c0      	uxtb	r0, r0
   NbAlea = NbAlea % (NbMaxi - NbMini + 1);
 8002f78:	1b61      	subs	r1, r4, r5
 8002f7a:	3101      	adds	r1, #1
 8002f7c:	fb90 f3f1 	sdiv	r3, r0, r1
 8002f80:	fb01 0013 	mls	r0, r1, r3, r0
 8002f84:	b2c0      	uxtb	r0, r0
   NbAlea = NbAlea + NbMini;
 8002f86:	4428      	add	r0, r5

   return NbAlea;

}
 8002f88:	b2c0      	uxtb	r0, r0
 8002f8a:	bd38      	pop	{r3, r4, r5, pc}

08002f8c <GesBandeauInit>:
{
 8002f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f90:	460c      	mov	r4, r1
    if (VoletOuvrant == VRAI)
 8002f92:	492f      	ldr	r1, [pc, #188]	; (8003050 <GesBandeauInit+0xc4>)
 8002f94:	f891 1020 	ldrb.w	r1, [r1, #32]
 8002f98:	2901      	cmp	r1, #1
 8002f9a:	d009      	beq.n	8002fb0 <GesBandeauInit+0x24>
        TempoAffImg++;
 8002f9c:	4a2d      	ldr	r2, [pc, #180]	; (8003054 <GesBandeauInit+0xc8>)
 8002f9e:	8913      	ldrh	r3, [r2, #8]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	8113      	strh	r3, [r2, #8]
        if (TempoAffImg == TEMPO_AFF_IMG)
 8002fa6:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8002faa:	d03d      	beq.n	8003028 <GesBandeauInit+0x9c>
}
 8002fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fb0:	4605      	mov	r5, r0
 8002fb2:	4616      	mov	r6, r2
       if (MemITTimer == 0)
 8002fb4:	4a28      	ldr	r2, [pc, #160]	; (8003058 <GesBandeauInit+0xcc>)
 8002fb6:	7812      	ldrb	r2, [r2, #0]
 8002fb8:	2a00      	cmp	r2, #0
 8002fba:	d1f7      	bne.n	8002fac <GesBandeauInit+0x20>
          AppImageFond(ImgInit[NumImage_], ptImgBas);
 8002fbc:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8003060 <GesBandeauInit+0xd4>
 8002fc0:	4f24      	ldr	r7, [pc, #144]	; (8003054 <GesBandeauInit+0xc8>)
 8002fc2:	79ba      	ldrb	r2, [r7, #6]
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	f818 0002 	ldrb.w	r0, [r8, r2]
 8002fca:	f7ff ff1f 	bl	8002e0c <AppImageFond>
          HAL_Delay_Microseconds(20);
 8002fce:	2014      	movs	r0, #20
 8002fd0:	f000 f87c 	bl	80030cc <HAL_Delay_Microseconds>
          AppImageFond(ImgInit[NumImage_]+1, ptImgHte);
 8002fd4:	79bb      	ldrb	r3, [r7, #6]
 8002fd6:	f818 0003 	ldrb.w	r0, [r8, r3]
 8002fda:	3001      	adds	r0, #1
 8002fdc:	4631      	mov	r1, r6
 8002fde:	b2c0      	uxtb	r0, r0
 8002fe0:	f7ff ff14 	bl	8002e0c <AppImageFond>
          HAL_Delay_Microseconds(20);
 8002fe4:	2014      	movs	r0, #20
 8002fe6:	f000 f871 	bl	80030cc <HAL_Delay_Microseconds>
          ptAppelImg->Tempo2Img = ImgTempo[NumImage_];
 8002fea:	79bb      	ldrb	r3, [r7, #6]
 8002fec:	4498      	add	r8, r3
 8002fee:	f898 3008 	ldrb.w	r3, [r8, #8]
 8002ff2:	71e3      	strb	r3, [r4, #7]
          *ptTempoImg = 0;
 8002ff4:	2600      	movs	r6, #0
 8002ff6:	702e      	strb	r6, [r5, #0]
          TypeVoletA = GeneNbAlea(VOLET_MINI_O, VOLET_MAXI_O);  //###################
 8002ff8:	2103      	movs	r1, #3
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	f7ff ffb2 	bl	8002f64 <GeneNbAlea>
          ptAppelImg->TypeVolet  = TypeVoletA;
 8003000:	70e0      	strb	r0, [r4, #3]
          ptAppelImg->TempoVolet = VIT_OUV_VOLET_DEF;
 8003002:	2319      	movs	r3, #25
 8003004:	7123      	strb	r3, [r4, #4]
          HAL_TIM_Base_Start_IT(&htim1);
 8003006:	4815      	ldr	r0, [pc, #84]	; (800305c <GesBandeauInit+0xd0>)
 8003008:	f7ff fa4a 	bl	80024a0 <HAL_TIM_Base_Start_IT>
          MemITTimer = 1;
 800300c:	4b12      	ldr	r3, [pc, #72]	; (8003058 <GesBandeauInit+0xcc>)
 800300e:	2201      	movs	r2, #1
 8003010:	701a      	strb	r2, [r3, #0]
          VoletOuvrant = FAUX;
 8003012:	4b0f      	ldr	r3, [pc, #60]	; (8003050 <GesBandeauInit+0xc4>)
 8003014:	f883 6020 	strb.w	r6, [r3, #32]
          NumImage_++;
 8003018:	79bb      	ldrb	r3, [r7, #6]
 800301a:	4413      	add	r3, r2
 800301c:	b2db      	uxtb	r3, r3
 800301e:	71bb      	strb	r3, [r7, #6]
          if (NumImage_ == NUM_LIST_IMG)
 8003020:	2b08      	cmp	r3, #8
 8003022:	d1c3      	bne.n	8002fac <GesBandeauInit+0x20>
             NumImage_ = 0;
 8003024:	71be      	strb	r6, [r7, #6]
 8003026:	e7c1      	b.n	8002fac <GesBandeauInit+0x20>
           TempoAffImg = 0;
 8003028:	4613      	mov	r3, r2
 800302a:	2200      	movs	r2, #0
 800302c:	811a      	strh	r2, [r3, #8]
           TypeVoletA = GeneNbAlea(VOLET_MINI_F, VOLET_MAXI_F); //###################
 800302e:	2106      	movs	r1, #6
 8003030:	2004      	movs	r0, #4
 8003032:	f7ff ff97 	bl	8002f64 <GeneNbAlea>
           ptAppelImg->TypeVolet  = TypeVoletA;
 8003036:	70e0      	strb	r0, [r4, #3]
           ptAppelImg->TempoVolet = VIT_OUV_VOLET_DEF;
 8003038:	2319      	movs	r3, #25
 800303a:	7123      	strb	r3, [r4, #4]
           HAL_TIM_Base_Start_IT(&htim1);
 800303c:	4807      	ldr	r0, [pc, #28]	; (800305c <GesBandeauInit+0xd0>)
 800303e:	f7ff fa2f 	bl	80024a0 <HAL_TIM_Base_Start_IT>
           MemITTimer = 1;
 8003042:	2301      	movs	r3, #1
 8003044:	4a04      	ldr	r2, [pc, #16]	; (8003058 <GesBandeauInit+0xcc>)
 8003046:	7013      	strb	r3, [r2, #0]
           VoletOuvrant = VRAI;
 8003048:	4a01      	ldr	r2, [pc, #4]	; (8003050 <GesBandeauInit+0xc4>)
 800304a:	f882 3020 	strb.w	r3, [r2, #32]
}
 800304e:	e7ad      	b.n	8002fac <GesBandeauInit+0x20>
 8003050:	20000008 	.word	0x20000008
 8003054:	200000b4 	.word	0x200000b4
 8003058:	200000c6 	.word	0x200000c6
 800305c:	200025e4 	.word	0x200025e4
 8003060:	0800526c 	.word	0x0800526c

08003064 <GesBandeauJeu>:
#define NUM_JEU_DEFAUT 14

#define VOLET_MAX 255

void GesBandeauJeu (uint8_t *ptTempoImg, uint8_t JeuEnCours_, t_AppImg *ptAppelImg, uint8_t *ptImgHte, uint8_t *ptImgBas)
{
 8003064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003068:	4607      	mov	r7, r0
 800306a:	4615      	mov	r5, r2
 800306c:	4698      	mov	r8, r3
uint8_t TypeVoletA;

    JeuEnCours_--;
 800306e:	3901      	subs	r1, #1
 8003070:	b2cc      	uxtb	r4, r1
    if (JeuEnCours_ > NUM_LIST_JEUX)
 8003072:	2c0f      	cmp	r4, #15
 8003074:	d900      	bls.n	8003078 <GesBandeauJeu+0x14>
       JeuEnCours_ = NUM_JEU_DEFAUT;
 8003076:	240e      	movs	r4, #14
    //-- le volet precedant est fermé --//
    //-- appelle image  --//
    AppImageFond(ImgJeux[JeuEnCours_], ptImgBas);
 8003078:	4e10      	ldr	r6, [pc, #64]	; (80030bc <GesBandeauJeu+0x58>)
 800307a:	9906      	ldr	r1, [sp, #24]
 800307c:	5d30      	ldrb	r0, [r6, r4]
 800307e:	f7ff fec5 	bl	8002e0c <AppImageFond>
    AppImageFond(ImgJeux[JeuEnCours_]+1, ptImgHte);
 8003082:	5d30      	ldrb	r0, [r6, r4]
 8003084:	3001      	adds	r0, #1
 8003086:	4641      	mov	r1, r8
 8003088:	b2c0      	uxtb	r0, r0
 800308a:	f7ff febf 	bl	8002e0c <AppImageFond>
    ptAppelImg->Tempo2Img = ImgTempoJeux[JeuEnCours_];
 800308e:	4434      	add	r4, r6
 8003090:	7c23      	ldrb	r3, [r4, #16]
 8003092:	71eb      	strb	r3, [r5, #7]
    *ptTempoImg = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	703b      	strb	r3, [r7, #0]
    //-- on force l'extinction --//
    VoletGauche  = VOLET_MAX;  //bidouille pour forcer l'extinction avant ouverture volet
 8003098:	4b09      	ldr	r3, [pc, #36]	; (80030c0 <GesBandeauJeu+0x5c>)
 800309a:	22ff      	movs	r2, #255	; 0xff
 800309c:	701a      	strb	r2, [r3, #0]
                               //et eviter le beug de l'affichage temporaire d'image avant début volet
    						   //lié a la durée de mise en route de la tache de gestion de volet

    //-- init volet central --//
    TypeVoletA = GeneNbAlea(VOLET_MINI_O, VOLET_MAXI_O);
 800309e:	2103      	movs	r1, #3
 80030a0:	2001      	movs	r0, #1
 80030a2:	f7ff ff5f 	bl	8002f64 <GeneNbAlea>
    ptAppelImg->TypeVolet  = TypeVoletA;
 80030a6:	70e8      	strb	r0, [r5, #3]
    ptAppelImg->TempoVolet = VIT_OUV_VOLET_DEF;
 80030a8:	2319      	movs	r3, #25
 80030aa:	712b      	strb	r3, [r5, #4]
    //pie1.TMR1IE = 1;      //It gestion volet
    HAL_TIM_Base_Start_IT(&htim1);
 80030ac:	4805      	ldr	r0, [pc, #20]	; (80030c4 <GesBandeauJeu+0x60>)
 80030ae:	f7ff f9f7 	bl	80024a0 <HAL_TIM_Base_Start_IT>
    MemITTimer = 1;
 80030b2:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <GesBandeauJeu+0x64>)
 80030b4:	2201      	movs	r2, #1
 80030b6:	701a      	strb	r2, [r3, #0]

}
 80030b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030bc:	20000008 	.word	0x20000008
 80030c0:	20000029 	.word	0x20000029
 80030c4:	200025e4 	.word	0x200025e4
 80030c8:	200000c6 	.word	0x200000c6

080030cc <HAL_Delay_Microseconds>:
 * Output         : None
 * Return         : None
 *******************************************************************************/
#define SYSTEM_US_TICKS 72   //fonction de la frequence systeme (72MHz ici)
void HAL_Delay_Microseconds(uint16_t uSec)
{
 80030cc:	b082      	sub	sp, #8
  volatile uint32_t DWT_START = DWT->CYCCNT;
 80030ce:	4b12      	ldr	r3, [pc, #72]	; (8003118 <HAL_Delay_Microseconds+0x4c>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	9301      	str	r3, [sp, #4]
  volatile uint32_t DWT_TOTAL = (SYSTEM_US_TICKS * uSec);
 80030d4:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 80030d8:	00c0      	lsls	r0, r0, #3
 80030da:	9000      	str	r0, [sp, #0]

  if ((UINT32_MAX - DWT_START) < DWT_TOTAL)
 80030dc:	9b01      	ldr	r3, [sp, #4]
 80030de:	43db      	mvns	r3, r3
 80030e0:	9a00      	ldr	r2, [sp, #0]
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d210      	bcs.n	8003108 <HAL_Delay_Microseconds+0x3c>
  {
	  DWT_TOTAL = DWT_TOTAL - (UINT32_MAX - DWT_START);
 80030e6:	9b01      	ldr	r3, [sp, #4]
 80030e8:	9a00      	ldr	r2, [sp, #0]
 80030ea:	4413      	add	r3, r2
 80030ec:	3301      	adds	r3, #1
 80030ee:	9300      	str	r3, [sp, #0]
	  while ((DWT->CYCCNT > DWT_START) || (DWT->CYCCNT  < DWT_TOTAL));
 80030f0:	4b09      	ldr	r3, [pc, #36]	; (8003118 <HAL_Delay_Microseconds+0x4c>)
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	9b01      	ldr	r3, [sp, #4]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d8fa      	bhi.n	80030f0 <HAL_Delay_Microseconds+0x24>
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <HAL_Delay_Microseconds+0x4c>)
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	9b00      	ldr	r3, [sp, #0]
 8003100:	429a      	cmp	r2, r3
 8003102:	d3f5      	bcc.n	80030f0 <HAL_Delay_Microseconds+0x24>
	  while((DWT->CYCCNT - DWT_START) < DWT_TOTAL)
	  {
		  //HAL_Notify_WDT(); //a remettre en cas d'utilisation du chien de garde
	  }
  }
}
 8003104:	b002      	add	sp, #8
 8003106:	4770      	bx	lr
	  while((DWT->CYCCNT - DWT_START) < DWT_TOTAL)
 8003108:	4b03      	ldr	r3, [pc, #12]	; (8003118 <HAL_Delay_Microseconds+0x4c>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	9a01      	ldr	r2, [sp, #4]
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	9a00      	ldr	r2, [sp, #0]
 8003112:	4293      	cmp	r3, r2
 8003114:	d3f8      	bcc.n	8003108 <HAL_Delay_Microseconds+0x3c>
 8003116:	e7f5      	b.n	8003104 <HAL_Delay_Microseconds+0x38>
 8003118:	e0001000 	.word	0xe0001000

0800311c <HAL_InitDelayUs>:

void HAL_InitDelayUs()
{

  ITM->LAR = 0xC5ACCE55; // unlock (CM7)
 800311c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8003120:	4a07      	ldr	r2, [pc, #28]	; (8003140 <HAL_InitDelayUs+0x24>)
 8003122:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
  CoreDebug->DEMCR |= 0x01000000;
 8003126:	4a07      	ldr	r2, [pc, #28]	; (8003144 <HAL_InitDelayUs+0x28>)
 8003128:	68d3      	ldr	r3, [r2, #12]
 800312a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800312e:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0; // reset the counter
 8003130:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_InitDelayUs+0x2c>)
 8003132:	2200      	movs	r2, #0
 8003134:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= 1 ; // enable the counter
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]

}
 800313e:	4770      	bx	lr
 8003140:	c5acce55 	.word	0xc5acce55
 8003144:	e000edf0 	.word	0xe000edf0
 8003148:	e0001000 	.word	0xe0001000

0800314c <SpgIntMatrice>:
//
#define RESET_PB15_PB10 0xFFFF03FF
#define NB_COLONNE 128

void SpgIntMatrice()
{
 800314c:	b570      	push	{r4, r5, r6, lr}

  // gestion des volets
  if ((NumLigne >= VoletGauche) && (NumLigne <= VoletDroit))
 800314e:	4b37      	ldr	r3, [pc, #220]	; (800322c <SpgIntMatrice+0xe0>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	4a37      	ldr	r2, [pc, #220]	; (8003230 <SpgIntMatrice+0xe4>)
 8003154:	7812      	ldrb	r2, [r2, #0]
 8003156:	4293      	cmp	r3, r2
 8003158:	d303      	bcc.n	8003162 <SpgIntMatrice+0x16>
 800315a:	4a34      	ldr	r2, [pc, #208]	; (800322c <SpgIntMatrice+0xe0>)
 800315c:	7852      	ldrb	r2, [r2, #1]
 800315e:	4293      	cmp	r3, r2
 8003160:	d91d      	bls.n	800319e <SpgIntMatrice+0x52>
  {


     //HAL_GPIO_WritePin(OE_MEM_GPIO_Port, OE_MEM_Pin, GPIO_PIN_SET);

	 HAL_GPIO_WritePin(GPIOB, R1_Pin|G1_Pin|B1_Pin|R2_Pin
 8003162:	2200      	movs	r2, #0
 8003164:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8003168:	4832      	ldr	r0, [pc, #200]	; (8003234 <SpgIntMatrice+0xe8>)
 800316a:	f7fd ff43 	bl	8000ff4 <HAL_GPIO_WritePin>
	                            |G2_Pin|B2_Pin, GPIO_PIN_RESET);//--effacement

     HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_SET);
 800316e:	4c32      	ldr	r4, [pc, #200]	; (8003238 <SpgIntMatrice+0xec>)
 8003170:	2201      	movs	r2, #1
 8003172:	4611      	mov	r1, r2
 8003174:	4620      	mov	r0, r4
 8003176:	f7fd ff3d 	bl	8000ff4 <HAL_GPIO_WritePin>
     //HAL_GPIO_WritePin(CLK_MEM_GPIO_Port, CLK_MEM_Pin, GPIO_PIN_RESET);
     HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_RESET);
 800317a:	2200      	movs	r2, #0
 800317c:	2101      	movs	r1, #1
 800317e:	4620      	mov	r0, r4
 8003180:	f7fd ff38 	bl	8000ff4 <HAL_GPIO_WritePin>
  //###################################
  //HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_SET);
  //HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_RESET);
  //###################################

  NumLigne++;
 8003184:	4a29      	ldr	r2, [pc, #164]	; (800322c <SpgIntMatrice+0xe0>)
 8003186:	7813      	ldrb	r3, [r2, #0]
 8003188:	3301      	adds	r3, #1
 800318a:	b2db      	uxtb	r3, r3
 800318c:	7013      	strb	r3, [r2, #0]
  //if (NumLigne.F7)
  if ((NumLigne & TST_BIT7) != 0)  //en fait, le numero du point dans la ligne (colonne)
 800318e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003192:	d110      	bne.n	80031b6 <SpgIntMatrice+0x6a>
     HAL_GPIO_WritePin(LATCH_MTRX_GPIO_Port, LATCH_MTRX_Pin, GPIO_PIN_RESET);

     OffAcces = NumColonne*NB_COLONNE;
  }

  if (RazLigneColonne == VRAI)
 8003194:	4b25      	ldr	r3, [pc, #148]	; (800322c <SpgIntMatrice+0xe0>)
 8003196:	799b      	ldrb	r3, [r3, #6]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d041      	beq.n	8003220 <SpgIntMatrice+0xd4>
  }


  //PIR2.TMR3IF = 0;
  //portb.BIT_DEBUG_1 = 0;
}
 800319c:	bd70      	pop	{r4, r5, r6, pc}
	 HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_SET);
 800319e:	4c26      	ldr	r4, [pc, #152]	; (8003238 <SpgIntMatrice+0xec>)
 80031a0:	2201      	movs	r2, #1
 80031a2:	4611      	mov	r1, r2
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7fd ff25 	bl	8000ff4 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(CLK_MTRX_GPIO_Port, CLK_MTRX_Pin, GPIO_PIN_RESET);
 80031aa:	2200      	movs	r2, #0
 80031ac:	2101      	movs	r1, #1
 80031ae:	4620      	mov	r0, r4
 80031b0:	f7fd ff20 	bl	8000ff4 <HAL_GPIO_WritePin>
 80031b4:	e7e6      	b.n	8003184 <SpgIntMatrice+0x38>
	 HAL_GPIO_WritePin(LATCH_MTRX_GPIO_Port, LATCH_MTRX_Pin, GPIO_PIN_SET);
 80031b6:	4d20      	ldr	r5, [pc, #128]	; (8003238 <SpgIntMatrice+0xec>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031be:	4628      	mov	r0, r5
 80031c0:	f7fd ff18 	bl	8000ff4 <HAL_GPIO_WritePin>
     NumLigne = 0;
 80031c4:	4c19      	ldr	r4, [pc, #100]	; (800322c <SpgIntMatrice+0xe0>)
 80031c6:	2600      	movs	r6, #0
 80031c8:	7026      	strb	r6, [r4, #0]
     HAL_GPIO_WritePin(LIGNE_A_GPIO_Port, LIGNE_A_Pin, (NumColonne & TST_BIT0));
 80031ca:	78a2      	ldrb	r2, [r4, #2]
 80031cc:	f002 0201 	and.w	r2, r2, #1
 80031d0:	2104      	movs	r1, #4
 80031d2:	4628      	mov	r0, r5
 80031d4:	f7fd ff0e 	bl	8000ff4 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LIGNE_B_GPIO_Port, LIGNE_B_Pin, ((NumColonne & TST_BIT1) >> 1));
 80031d8:	78a2      	ldrb	r2, [r4, #2]
 80031da:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80031de:	2108      	movs	r1, #8
 80031e0:	4628      	mov	r0, r5
 80031e2:	f7fd ff07 	bl	8000ff4 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LIGNE_C_GPIO_Port, LIGNE_C_Pin, ((NumColonne & TST_BIT2) >> 2));
 80031e6:	78a2      	ldrb	r2, [r4, #2]
 80031e8:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80031ec:	2110      	movs	r1, #16
 80031ee:	4628      	mov	r0, r5
 80031f0:	f7fd ff00 	bl	8000ff4 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LIGNE_D_GPIO_Port, LIGNE_D_Pin, ((NumColonne & TST_BIT3) >> 3));
 80031f4:	78a2      	ldrb	r2, [r4, #2]
 80031f6:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80031fa:	2120      	movs	r1, #32
 80031fc:	4628      	mov	r0, r5
 80031fe:	f7fd fef9 	bl	8000ff4 <HAL_GPIO_WritePin>
     NumColonne++;                 //en fait, le numero de la ligne
 8003202:	78a3      	ldrb	r3, [r4, #2]
 8003204:	3301      	adds	r3, #1
     NumColonne = NumColonne & RESET_B7B4;
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	70a3      	strb	r3, [r4, #2]
     HAL_GPIO_WritePin(LATCH_MTRX_GPIO_Port, LATCH_MTRX_Pin, GPIO_PIN_RESET);
 800320c:	4632      	mov	r2, r6
 800320e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003212:	4628      	mov	r0, r5
 8003214:	f7fd feee 	bl	8000ff4 <HAL_GPIO_WritePin>
     OffAcces = NumColonne*NB_COLONNE;
 8003218:	78a3      	ldrb	r3, [r4, #2]
 800321a:	01db      	lsls	r3, r3, #7
 800321c:	80a3      	strh	r3, [r4, #4]
 800321e:	e7b9      	b.n	8003194 <SpgIntMatrice+0x48>
	  RazLigneColonne = FAUX;
 8003220:	4b02      	ldr	r3, [pc, #8]	; (800322c <SpgIntMatrice+0xe0>)
 8003222:	2200      	movs	r2, #0
 8003224:	719a      	strb	r2, [r3, #6]
	  NumLigne = 0;
 8003226:	701a      	strb	r2, [r3, #0]
	  NumColonne = 0;
 8003228:	709a      	strb	r2, [r3, #2]
}
 800322a:	e7b7      	b.n	800319c <SpgIntMatrice+0x50>
 800322c:	200000be 	.word	0x200000be
 8003230:	20000029 	.word	0x20000029
 8003234:	40010c00 	.word	0x40010c00
 8003238:	40010800 	.word	0x40010800

0800323c <SpgIntVolet>:
//
// Variable:
//
//
void SpgIntVolet()
{
 800323c:	b508      	push	{r3, lr}
	  TempoVolet++;
 800323e:	4a7a      	ldr	r2, [pc, #488]	; (8003428 <SpgIntVolet+0x1ec>)
 8003240:	7813      	ldrb	r3, [r2, #0]
 8003242:	3301      	adds	r3, #1
 8003244:	b2db      	uxtb	r3, r3
 8003246:	7013      	strb	r3, [r2, #0]
	  if (TempoVolet == AppelImg.TempoVolet)
 8003248:	4a78      	ldr	r2, [pc, #480]	; (800342c <SpgIntVolet+0x1f0>)
 800324a:	7912      	ldrb	r2, [r2, #4]
 800324c:	4293      	cmp	r3, r2
 800324e:	d000      	beq.n	8003252 <SpgIntVolet+0x16>
	             }
	             break;
	         }
	      }
	  }
}
 8003250:	bd08      	pop	{r3, pc}
	      TempoVolet = 0;
 8003252:	4b75      	ldr	r3, [pc, #468]	; (8003428 <SpgIntVolet+0x1ec>)
 8003254:	2200      	movs	r2, #0
 8003256:	701a      	strb	r2, [r3, #0]
	      switch (AppelImg.TypeVolet)
 8003258:	4b74      	ldr	r3, [pc, #464]	; (800342c <SpgIntVolet+0x1f0>)
 800325a:	78db      	ldrb	r3, [r3, #3]
 800325c:	3b01      	subs	r3, #1
 800325e:	2b05      	cmp	r3, #5
 8003260:	d8f6      	bhi.n	8003250 <SpgIntVolet+0x14>
 8003262:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003266:	0006      	.short	0x0006
 8003268:	009a0046 	.word	0x009a0046
 800326c:	00700028 	.word	0x00700028
 8003270:	00be      	.short	0x00be
	             if (DebutVolet == VRAI)
 8003272:	4b6f      	ldr	r3, [pc, #444]	; (8003430 <SpgIntVolet+0x1f4>)
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d013      	beq.n	80032a2 <SpgIntVolet+0x66>
	                 VoletGauche--;
 800327a:	4a6e      	ldr	r2, [pc, #440]	; (8003434 <SpgIntVolet+0x1f8>)
 800327c:	7813      	ldrb	r3, [r2, #0]
 800327e:	3b01      	subs	r3, #1
 8003280:	b2db      	uxtb	r3, r3
 8003282:	7013      	strb	r3, [r2, #0]
	                 if (VoletGauche == G_INIT_VG_F)
 8003284:	2b00      	cmp	r3, #0
 8003286:	d1e3      	bne.n	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 8003288:	4b69      	ldr	r3, [pc, #420]	; (8003430 <SpgIntVolet+0x1f4>)
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
	                     VoletDroit = G_INIT_VD_O+1;  //correction bug affichage dernier colonne
 800328e:	4b6a      	ldr	r3, [pc, #424]	; (8003438 <SpgIntVolet+0x1fc>)
 8003290:	227f      	movs	r2, #127	; 0x7f
 8003292:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 8003294:	4869      	ldr	r0, [pc, #420]	; (800343c <SpgIntVolet+0x200>)
 8003296:	f7ff f937 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 800329a:	4b63      	ldr	r3, [pc, #396]	; (8003428 <SpgIntVolet+0x1ec>)
 800329c:	2200      	movs	r2, #0
 800329e:	705a      	strb	r2, [r3, #1]
 80032a0:	e7d6      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = G_INIT_VG_O;
 80032a2:	4b64      	ldr	r3, [pc, #400]	; (8003434 <SpgIntVolet+0x1f8>)
 80032a4:	227f      	movs	r2, #127	; 0x7f
 80032a6:	701a      	strb	r2, [r3, #0]
	                VoletDroit  = G_INIT_VD_O;
 80032a8:	4b63      	ldr	r3, [pc, #396]	; (8003438 <SpgIntVolet+0x1fc>)
 80032aa:	227e      	movs	r2, #126	; 0x7e
 80032ac:	701a      	strb	r2, [r3, #0]
	                DebutVolet = FAUX;
 80032ae:	4b60      	ldr	r3, [pc, #384]	; (8003430 <SpgIntVolet+0x1f4>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
 80032b4:	e7cc      	b.n	8003250 <SpgIntVolet+0x14>
	             if (DebutVolet == VRAI)
 80032b6:	4b5e      	ldr	r3, [pc, #376]	; (8003430 <SpgIntVolet+0x1f4>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d010      	beq.n	80032e0 <SpgIntVolet+0xa4>
	                 VoletGauche++;
 80032be:	4a5d      	ldr	r2, [pc, #372]	; (8003434 <SpgIntVolet+0x1f8>)
 80032c0:	7813      	ldrb	r3, [r2, #0]
 80032c2:	3301      	adds	r3, #1
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	7013      	strb	r3, [r2, #0]
	                 if (VoletGauche == G_INIT_VG_O)
 80032c8:	2b7f      	cmp	r3, #127	; 0x7f
 80032ca:	d1c1      	bne.n	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 80032cc:	4b58      	ldr	r3, [pc, #352]	; (8003430 <SpgIntVolet+0x1f4>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 80032d2:	485a      	ldr	r0, [pc, #360]	; (800343c <SpgIntVolet+0x200>)
 80032d4:	f7ff f918 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 80032d8:	4b53      	ldr	r3, [pc, #332]	; (8003428 <SpgIntVolet+0x1ec>)
 80032da:	2200      	movs	r2, #0
 80032dc:	705a      	strb	r2, [r3, #1]
 80032de:	e7b7      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = G_INIT_VG_F;
 80032e0:	2300      	movs	r3, #0
 80032e2:	4a54      	ldr	r2, [pc, #336]	; (8003434 <SpgIntVolet+0x1f8>)
 80032e4:	7013      	strb	r3, [r2, #0]
	                VoletDroit  = G_INIT_VD_F;
 80032e6:	4a54      	ldr	r2, [pc, #336]	; (8003438 <SpgIntVolet+0x1fc>)
 80032e8:	217e      	movs	r1, #126	; 0x7e
 80032ea:	7011      	strb	r1, [r2, #0]
	                DebutVolet = FAUX;
 80032ec:	4a50      	ldr	r2, [pc, #320]	; (8003430 <SpgIntVolet+0x1f4>)
 80032ee:	7013      	strb	r3, [r2, #0]
 80032f0:	e7ae      	b.n	8003250 <SpgIntVolet+0x14>
	             if (DebutVolet == VRAI)
 80032f2:	4b4f      	ldr	r3, [pc, #316]	; (8003430 <SpgIntVolet+0x1f4>)
 80032f4:	781b      	ldrb	r3, [r3, #0]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d018      	beq.n	800332c <SpgIntVolet+0xf0>
	                 if (VoletGauche == D_INIT_VG_O)    //cas particulier ouverture volet droit
 80032fa:	4b4e      	ldr	r3, [pc, #312]	; (8003434 <SpgIntVolet+0x1f8>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	2b7f      	cmp	r3, #127	; 0x7f
 8003300:	d01d      	beq.n	800333e <SpgIntVolet+0x102>
	                     VoletDroit++;
 8003302:	4a4d      	ldr	r2, [pc, #308]	; (8003438 <SpgIntVolet+0x1fc>)
 8003304:	7813      	ldrb	r3, [r2, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	7013      	strb	r3, [r2, #0]
	                 if (VoletDroit == D_INIT_VD_F)
 800330a:	4b4b      	ldr	r3, [pc, #300]	; (8003438 <SpgIntVolet+0x1fc>)
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b7e      	cmp	r3, #126	; 0x7e
 8003310:	d19e      	bne.n	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 8003312:	4b47      	ldr	r3, [pc, #284]	; (8003430 <SpgIntVolet+0x1f4>)
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
	                     VoletDroit = D_INIT_VD_F+1;  //correction bug affichage dernier colonne
 8003318:	4b47      	ldr	r3, [pc, #284]	; (8003438 <SpgIntVolet+0x1fc>)
 800331a:	227f      	movs	r2, #127	; 0x7f
 800331c:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 800331e:	4847      	ldr	r0, [pc, #284]	; (800343c <SpgIntVolet+0x200>)
 8003320:	f7ff f8f2 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 8003324:	4b40      	ldr	r3, [pc, #256]	; (8003428 <SpgIntVolet+0x1ec>)
 8003326:	2200      	movs	r2, #0
 8003328:	705a      	strb	r2, [r3, #1]
 800332a:	e791      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = D_INIT_VG_O;
 800332c:	4b41      	ldr	r3, [pc, #260]	; (8003434 <SpgIntVolet+0x1f8>)
 800332e:	227f      	movs	r2, #127	; 0x7f
 8003330:	701a      	strb	r2, [r3, #0]
	                VoletDroit  = D_INIT_VD_O;
 8003332:	2300      	movs	r3, #0
 8003334:	4a40      	ldr	r2, [pc, #256]	; (8003438 <SpgIntVolet+0x1fc>)
 8003336:	7013      	strb	r3, [r2, #0]
	                DebutVolet = FAUX;
 8003338:	4a3d      	ldr	r2, [pc, #244]	; (8003430 <SpgIntVolet+0x1f4>)
 800333a:	7013      	strb	r3, [r2, #0]
 800333c:	e788      	b.n	8003250 <SpgIntVolet+0x14>
	                     VoletGauche = D_INIT_VG_F;     //
 800333e:	4b3d      	ldr	r3, [pc, #244]	; (8003434 <SpgIntVolet+0x1f8>)
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	e7e1      	b.n	800330a <SpgIntVolet+0xce>
	             if (DebutVolet == VRAI)
 8003346:	4b3a      	ldr	r3, [pc, #232]	; (8003430 <SpgIntVolet+0x1f4>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d012      	beq.n	8003374 <SpgIntVolet+0x138>
	                 if (VoletGauche == D_INIT_VG_O)
 800334e:	4b39      	ldr	r3, [pc, #228]	; (8003434 <SpgIntVolet+0x1f8>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	2b7f      	cmp	r3, #127	; 0x7f
 8003354:	d017      	beq.n	8003386 <SpgIntVolet+0x14a>
	                 if (VoletDroit == D_INIT_VD_O)
 8003356:	4b38      	ldr	r3, [pc, #224]	; (8003438 <SpgIntVolet+0x1fc>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	b913      	cbnz	r3, 8003362 <SpgIntVolet+0x126>
	                    VoletGauche = D_INIT_VG_O;
 800335c:	4a35      	ldr	r2, [pc, #212]	; (8003434 <SpgIntVolet+0x1f8>)
 800335e:	217f      	movs	r1, #127	; 0x7f
 8003360:	7011      	strb	r1, [r2, #0]
	                 if (VoletGauche == D_INIT_VG_F)
 8003362:	4a34      	ldr	r2, [pc, #208]	; (8003434 <SpgIntVolet+0x1f8>)
 8003364:	7812      	ldrb	r2, [r2, #0]
 8003366:	2a00      	cmp	r2, #0
 8003368:	f47f af72 	bne.w	8003250 <SpgIntVolet+0x14>
	                    VoletDroit--;
 800336c:	3b01      	subs	r3, #1
 800336e:	4a32      	ldr	r2, [pc, #200]	; (8003438 <SpgIntVolet+0x1fc>)
 8003370:	7013      	strb	r3, [r2, #0]
 8003372:	e76d      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = D_INIT_VG_F;
 8003374:	2300      	movs	r3, #0
 8003376:	4a2f      	ldr	r2, [pc, #188]	; (8003434 <SpgIntVolet+0x1f8>)
 8003378:	7013      	strb	r3, [r2, #0]
	                VoletDroit  = D_INIT_VD_F;
 800337a:	4a2f      	ldr	r2, [pc, #188]	; (8003438 <SpgIntVolet+0x1fc>)
 800337c:	217e      	movs	r1, #126	; 0x7e
 800337e:	7011      	strb	r1, [r2, #0]
	                DebutVolet = FAUX;
 8003380:	4a2b      	ldr	r2, [pc, #172]	; (8003430 <SpgIntVolet+0x1f4>)
 8003382:	7013      	strb	r3, [r2, #0]
 8003384:	e764      	b.n	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 8003386:	4b2a      	ldr	r3, [pc, #168]	; (8003430 <SpgIntVolet+0x1f4>)
 8003388:	2201      	movs	r2, #1
 800338a:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 800338c:	482b      	ldr	r0, [pc, #172]	; (800343c <SpgIntVolet+0x200>)
 800338e:	f7ff f8bb 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 8003392:	4b25      	ldr	r3, [pc, #148]	; (8003428 <SpgIntVolet+0x1ec>)
 8003394:	2200      	movs	r2, #0
 8003396:	705a      	strb	r2, [r3, #1]
 8003398:	e7dd      	b.n	8003356 <SpgIntVolet+0x11a>
	             if (DebutVolet == VRAI)
 800339a:	4b25      	ldr	r3, [pc, #148]	; (8003430 <SpgIntVolet+0x1f4>)
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d015      	beq.n	80033ce <SpgIntVolet+0x192>
	                 VoletGauche--;
 80033a2:	4a24      	ldr	r2, [pc, #144]	; (8003434 <SpgIntVolet+0x1f8>)
 80033a4:	7813      	ldrb	r3, [r2, #0]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	7013      	strb	r3, [r2, #0]
	                 VoletDroit++;
 80033ac:	4922      	ldr	r1, [pc, #136]	; (8003438 <SpgIntVolet+0x1fc>)
 80033ae:	780a      	ldrb	r2, [r1, #0]
 80033b0:	3201      	adds	r2, #1
 80033b2:	700a      	strb	r2, [r1, #0]
	                 if (VoletGauche == C_INIT_VG_F)
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f47f af4b 	bne.w	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 80033ba:	4b1d      	ldr	r3, [pc, #116]	; (8003430 <SpgIntVolet+0x1f4>)
 80033bc:	2201      	movs	r2, #1
 80033be:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 80033c0:	481e      	ldr	r0, [pc, #120]	; (800343c <SpgIntVolet+0x200>)
 80033c2:	f7ff f8a1 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 80033c6:	4b18      	ldr	r3, [pc, #96]	; (8003428 <SpgIntVolet+0x1ec>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	705a      	strb	r2, [r3, #1]
 80033cc:	e740      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = C_INIT_VG_O;
 80033ce:	4b19      	ldr	r3, [pc, #100]	; (8003434 <SpgIntVolet+0x1f8>)
 80033d0:	2240      	movs	r2, #64	; 0x40
 80033d2:	701a      	strb	r2, [r3, #0]
	                VoletDroit  = C_INIT_VD_O;
 80033d4:	4b18      	ldr	r3, [pc, #96]	; (8003438 <SpgIntVolet+0x1fc>)
 80033d6:	223f      	movs	r2, #63	; 0x3f
 80033d8:	701a      	strb	r2, [r3, #0]
	                DebutVolet = FAUX;
 80033da:	4b15      	ldr	r3, [pc, #84]	; (8003430 <SpgIntVolet+0x1f4>)
 80033dc:	2200      	movs	r2, #0
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	e736      	b.n	8003250 <SpgIntVolet+0x14>
	             if (DebutVolet == VRAI)
 80033e2:	4b13      	ldr	r3, [pc, #76]	; (8003430 <SpgIntVolet+0x1f4>)
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d015      	beq.n	8003416 <SpgIntVolet+0x1da>
	                 VoletGauche++;
 80033ea:	4a12      	ldr	r2, [pc, #72]	; (8003434 <SpgIntVolet+0x1f8>)
 80033ec:	7813      	ldrb	r3, [r2, #0]
 80033ee:	3301      	adds	r3, #1
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	7013      	strb	r3, [r2, #0]
	                 VoletDroit--;
 80033f4:	4910      	ldr	r1, [pc, #64]	; (8003438 <SpgIntVolet+0x1fc>)
 80033f6:	780a      	ldrb	r2, [r1, #0]
 80033f8:	3a01      	subs	r2, #1
 80033fa:	700a      	strb	r2, [r1, #0]
	                 if (VoletGauche == C_INIT_VG_O)
 80033fc:	2b40      	cmp	r3, #64	; 0x40
 80033fe:	f47f af27 	bne.w	8003250 <SpgIntVolet+0x14>
	                     DebutVolet = VRAI;
 8003402:	4b0b      	ldr	r3, [pc, #44]	; (8003430 <SpgIntVolet+0x1f4>)
 8003404:	2201      	movs	r2, #1
 8003406:	701a      	strb	r2, [r3, #0]
	                     HAL_TIM_Base_Stop_IT(&htim1);
 8003408:	480c      	ldr	r0, [pc, #48]	; (800343c <SpgIntVolet+0x200>)
 800340a:	f7ff f87d 	bl	8002508 <HAL_TIM_Base_Stop_IT>
	                     MemITTimer = 0;
 800340e:	4b06      	ldr	r3, [pc, #24]	; (8003428 <SpgIntVolet+0x1ec>)
 8003410:	2200      	movs	r2, #0
 8003412:	705a      	strb	r2, [r3, #1]
}
 8003414:	e71c      	b.n	8003250 <SpgIntVolet+0x14>
	                VoletGauche = C_INIT_VG_F;
 8003416:	2300      	movs	r3, #0
 8003418:	4a06      	ldr	r2, [pc, #24]	; (8003434 <SpgIntVolet+0x1f8>)
 800341a:	7013      	strb	r3, [r2, #0]
	                VoletDroit  = C_INIT_VD_F;
 800341c:	4a06      	ldr	r2, [pc, #24]	; (8003438 <SpgIntVolet+0x1fc>)
 800341e:	217e      	movs	r1, #126	; 0x7e
 8003420:	7011      	strb	r1, [r2, #0]
	                DebutVolet = FAUX;
 8003422:	4a03      	ldr	r2, [pc, #12]	; (8003430 <SpgIntVolet+0x1f4>)
 8003424:	7013      	strb	r3, [r2, #0]
 8003426:	e713      	b.n	8003250 <SpgIntVolet+0x14>
 8003428:	200000c5 	.word	0x200000c5
 800342c:	200003c8 	.word	0x200003c8
 8003430:	2000002a 	.word	0x2000002a
 8003434:	20000029 	.word	0x20000029
 8003438:	200000bf 	.word	0x200000bf
 800343c:	200025e4 	.word	0x200025e4

08003440 <GesRecImage>:
#define HEADER_1 0x55
#define HEADER_2 0xAA


void GesRecImage(uint8_t *ptDataRec)
{
 8003440:	b538      	push	{r3, r4, r5, lr}
 8003442:	4604      	mov	r4, r0

uint8_t i, Res;
HAL_StatusTypeDef Etat;

     //--------------- test reception header debut -----------//
     if ((ptDataRec[0] == HEADER_1) && (ptDataRec[7] == HEADER_2))
 8003444:	7803      	ldrb	r3, [r0, #0]
 8003446:	2b55      	cmp	r3, #85	; 0x55
 8003448:	d008      	beq.n	800345c <GesRecImage+0x1c>
            Etat = HAL_TIM_Base_Init(&htim2);
            Etat = HAL_TIM_Base_Start_IT (&htim2);
        }
     }
     //--------------- test reception header Fin -----------//
     if (HeaderFin == VRAI)
 800344a:	4b6c      	ldr	r3, [pc, #432]	; (80035fc <GesRecImage+0x1bc>)
 800344c:	79db      	ldrb	r3, [r3, #7]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d032      	beq.n	80034b8 <GesRecImage+0x78>
        htim2.Init.Period = VAL_PER_IT_MTRX_HS;
        Etat = HAL_TIM_Base_Init(&htim2);
        Etat = HAL_TIM_Base_Start_IT (&htim2);
     }
     //------------- test reception donnée utile -----------//
     if (HeaderOK == VRAI)
 8003452:	4b6a      	ldr	r3, [pc, #424]	; (80035fc <GesRecImage+0x1bc>)
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d054      	beq.n	8003504 <GesRecImage+0xc4>
                  HeaderOK = FAUX;
                  HeaderFin = VRAI;
              }
        }
     }
}
 800345a:	bd38      	pop	{r3, r4, r5, pc}
     if ((ptDataRec[0] == HEADER_1) && (ptDataRec[7] == HEADER_2))
 800345c:	79c3      	ldrb	r3, [r0, #7]
 800345e:	2baa      	cmp	r3, #170	; 0xaa
 8003460:	d1f3      	bne.n	800344a <GesRecImage+0xa>
        HeaderOK = VRAI;
 8003462:	4b66      	ldr	r3, [pc, #408]	; (80035fc <GesRecImage+0x1bc>)
 8003464:	2201      	movs	r2, #1
 8003466:	701a      	strb	r2, [r3, #0]
        NumImage = ptDataRec[1];
 8003468:	7842      	ldrb	r2, [r0, #1]
 800346a:	705a      	strb	r2, [r3, #1]
        for (i=2 ; i!=7 ; i++)
 800346c:	2302      	movs	r3, #2
 800346e:	e001      	b.n	8003474 <GesRecImage+0x34>
 8003470:	3301      	adds	r3, #1
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b07      	cmp	r3, #7
 8003476:	d006      	beq.n	8003486 <GesRecImage+0x46>
          if (ptDataRec[i] != 0) HeaderOK = FAUX;
 8003478:	5ce2      	ldrb	r2, [r4, r3]
 800347a:	2a00      	cmp	r2, #0
 800347c:	d0f8      	beq.n	8003470 <GesRecImage+0x30>
 800347e:	4a5f      	ldr	r2, [pc, #380]	; (80035fc <GesRecImage+0x1bc>)
 8003480:	2100      	movs	r1, #0
 8003482:	7011      	strb	r1, [r2, #0]
 8003484:	e7f4      	b.n	8003470 <GesRecImage+0x30>
        if (HeaderOK == VRAI)
 8003486:	4b5d      	ldr	r3, [pc, #372]	; (80035fc <GesRecImage+0x1bc>)
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d1dd      	bne.n	800344a <GesRecImage+0xa>
            RecHeader = VRAI;
 800348e:	4b5b      	ldr	r3, [pc, #364]	; (80035fc <GesRecImage+0x1bc>)
 8003490:	2201      	movs	r2, #1
 8003492:	709a      	strb	r2, [r3, #2]
            NumOctet   = 0;
 8003494:	2200      	movs	r2, #0
 8003496:	70da      	strb	r2, [r3, #3]
            NumPartImg = 0;
 8003498:	711a      	strb	r2, [r3, #4]
            ChkImg     = 0;
 800349a:	715a      	strb	r2, [r3, #5]
            RecOK = REC_OK;
 800349c:	719a      	strb	r2, [r3, #6]
            Etat = HAL_TIM_Base_Stop_IT (&htim2);
 800349e:	4d58      	ldr	r5, [pc, #352]	; (8003600 <GesRecImage+0x1c0>)
 80034a0:	4628      	mov	r0, r5
 80034a2:	f7ff f831 	bl	8002508 <HAL_TIM_Base_Stop_IT>
            htim2.Init.Period = VAL_PER_IT_MTRX_LS;
 80034a6:	2320      	movs	r3, #32
 80034a8:	60eb      	str	r3, [r5, #12]
            Etat = HAL_TIM_Base_Init(&htim2);
 80034aa:	4628      	mov	r0, r5
 80034ac:	f7ff f942 	bl	8002734 <HAL_TIM_Base_Init>
            Etat = HAL_TIM_Base_Start_IT (&htim2);
 80034b0:	4628      	mov	r0, r5
 80034b2:	f7fe fff5 	bl	80024a0 <HAL_TIM_Base_Start_IT>
 80034b6:	e7c8      	b.n	800344a <GesRecImage+0xa>
        if ((ptDataRec[0] == HEADER_2) && (ptDataRec[7] == HEADER_1))
 80034b8:	7823      	ldrb	r3, [r4, #0]
 80034ba:	2baa      	cmp	r3, #170	; 0xaa
 80034bc:	d014      	beq.n	80034e8 <GesRecImage+0xa8>
        	RecOK = RecOK | BIT_ERR_HDF;
 80034be:	4a4f      	ldr	r2, [pc, #316]	; (80035fc <GesRecImage+0x1bc>)
 80034c0:	7993      	ldrb	r3, [r2, #6]
 80034c2:	f043 0304 	orr.w	r3, r3, #4
 80034c6:	7193      	strb	r3, [r2, #6]
        HeaderFin = FAUX;
 80034c8:	4b4c      	ldr	r3, [pc, #304]	; (80035fc <GesRecImage+0x1bc>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	71da      	strb	r2, [r3, #7]
        Etat = HAL_TIM_Base_Stop_IT (&htim2);
 80034ce:	4d4c      	ldr	r5, [pc, #304]	; (8003600 <GesRecImage+0x1c0>)
 80034d0:	4628      	mov	r0, r5
 80034d2:	f7ff f819 	bl	8002508 <HAL_TIM_Base_Stop_IT>
        htim2.Init.Period = VAL_PER_IT_MTRX_HS;
 80034d6:	2304      	movs	r3, #4
 80034d8:	60eb      	str	r3, [r5, #12]
        Etat = HAL_TIM_Base_Init(&htim2);
 80034da:	4628      	mov	r0, r5
 80034dc:	f7ff f92a 	bl	8002734 <HAL_TIM_Base_Init>
        Etat = HAL_TIM_Base_Start_IT (&htim2);
 80034e0:	4628      	mov	r0, r5
 80034e2:	f7fe ffdd 	bl	80024a0 <HAL_TIM_Base_Start_IT>
 80034e6:	e7b4      	b.n	8003452 <GesRecImage+0x12>
        if ((ptDataRec[0] == HEADER_2) && (ptDataRec[7] == HEADER_1))
 80034e8:	79e3      	ldrb	r3, [r4, #7]
 80034ea:	2b55      	cmp	r3, #85	; 0x55
 80034ec:	d1e7      	bne.n	80034be <GesRecImage+0x7e>
            if (ChkImg == ptDataRec[2])
 80034ee:	78a2      	ldrb	r2, [r4, #2]
 80034f0:	4b42      	ldr	r3, [pc, #264]	; (80035fc <GesRecImage+0x1bc>)
 80034f2:	795b      	ldrb	r3, [r3, #5]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d0e7      	beq.n	80034c8 <GesRecImage+0x88>
            	RecOK = RecOK | BIT_ERR_CHK;
 80034f8:	4a40      	ldr	r2, [pc, #256]	; (80035fc <GesRecImage+0x1bc>)
 80034fa:	7993      	ldrb	r3, [r2, #6]
 80034fc:	f043 0302 	orr.w	r3, r3, #2
 8003500:	7193      	strb	r3, [r2, #6]
 8003502:	e7e1      	b.n	80034c8 <GesRecImage+0x88>
        if (RecHeader == VRAI)
 8003504:	4b3d      	ldr	r3, [pc, #244]	; (80035fc <GesRecImage+0x1bc>)
 8003506:	789b      	ldrb	r3, [r3, #2]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d069      	beq.n	80035e0 <GesRecImage+0x1a0>
              ChkImg = ChkImg + ptDataRec[0] + ptDataRec[1] + ptDataRec[2] + ptDataRec[3];
 800350c:	7821      	ldrb	r1, [r4, #0]
 800350e:	4a3b      	ldr	r2, [pc, #236]	; (80035fc <GesRecImage+0x1bc>)
 8003510:	7953      	ldrb	r3, [r2, #5]
 8003512:	440b      	add	r3, r1
 8003514:	b2db      	uxtb	r3, r3
 8003516:	7860      	ldrb	r0, [r4, #1]
 8003518:	4403      	add	r3, r0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	78a0      	ldrb	r0, [r4, #2]
 800351e:	4403      	add	r3, r0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	78e0      	ldrb	r0, [r4, #3]
 8003524:	4403      	add	r3, r0
 8003526:	b2db      	uxtb	r3, r3
              ChkImg = ChkImg + ptDataRec[4] + ptDataRec[5] + ptDataRec[6] + ptDataRec[7];
 8003528:	7920      	ldrb	r0, [r4, #4]
 800352a:	4403      	add	r3, r0
 800352c:	b2db      	uxtb	r3, r3
 800352e:	7960      	ldrb	r0, [r4, #5]
 8003530:	4403      	add	r3, r0
 8003532:	b2db      	uxtb	r3, r3
 8003534:	79a0      	ldrb	r0, [r4, #6]
 8003536:	4403      	add	r3, r0
 8003538:	b2db      	uxtb	r3, r3
 800353a:	79e0      	ldrb	r0, [r4, #7]
 800353c:	4403      	add	r3, r0
 800353e:	7153      	strb	r3, [r2, #5]
              TabMatrix[NumOctet++] = ptDataRec[0];
 8003540:	78d5      	ldrb	r5, [r2, #3]
 8003542:	1c68      	adds	r0, r5, #1
 8003544:	b2c0      	uxtb	r0, r0
 8003546:	4b2f      	ldr	r3, [pc, #188]	; (8003604 <GesRecImage+0x1c4>)
 8003548:	5559      	strb	r1, [r3, r5]
              TabMatrix[NumOctet++] = ptDataRec[1];
 800354a:	1c41      	adds	r1, r0, #1
 800354c:	b2c9      	uxtb	r1, r1
 800354e:	7865      	ldrb	r5, [r4, #1]
 8003550:	541d      	strb	r5, [r3, r0]
              TabMatrix[NumOctet++] = ptDataRec[2];
 8003552:	1c48      	adds	r0, r1, #1
 8003554:	b2c0      	uxtb	r0, r0
 8003556:	78a5      	ldrb	r5, [r4, #2]
 8003558:	545d      	strb	r5, [r3, r1]
              TabMatrix[NumOctet++] = ptDataRec[3];
 800355a:	1c41      	adds	r1, r0, #1
 800355c:	b2c9      	uxtb	r1, r1
 800355e:	78e5      	ldrb	r5, [r4, #3]
 8003560:	541d      	strb	r5, [r3, r0]
              TabMatrix[NumOctet++] = ptDataRec[4];
 8003562:	1c48      	adds	r0, r1, #1
 8003564:	b2c0      	uxtb	r0, r0
 8003566:	7925      	ldrb	r5, [r4, #4]
 8003568:	545d      	strb	r5, [r3, r1]
              TabMatrix[NumOctet++] = ptDataRec[5];
 800356a:	1c41      	adds	r1, r0, #1
 800356c:	b2c9      	uxtb	r1, r1
 800356e:	7965      	ldrb	r5, [r4, #5]
 8003570:	541d      	strb	r5, [r3, r0]
              TabMatrix[NumOctet++] = ptDataRec[6];
 8003572:	1c48      	adds	r0, r1, #1
 8003574:	b2c0      	uxtb	r0, r0
 8003576:	79a5      	ldrb	r5, [r4, #6]
 8003578:	545d      	strb	r5, [r3, r1]
              TabMatrix[NumOctet++] = ptDataRec[7];
 800357a:	1c41      	adds	r1, r0, #1
 800357c:	b2c9      	uxtb	r1, r1
 800357e:	70d1      	strb	r1, [r2, #3]
 8003580:	79e2      	ldrb	r2, [r4, #7]
 8003582:	541a      	strb	r2, [r3, r0]
              if (NumOctet == 0)
 8003584:	bb09      	cbnz	r1, 80035ca <GesRecImage+0x18a>
                  if (NumImage >= IMG_PAGE_BAS)
 8003586:	4b1d      	ldr	r3, [pc, #116]	; (80035fc <GesRecImage+0x1bc>)
 8003588:	785b      	ldrb	r3, [r3, #1]
 800358a:	2b0f      	cmp	r3, #15
 800358c:	d92c      	bls.n	80035e8 <GesRecImage+0x1a8>
                      PageHt = VRAI;
 800358e:	4a1b      	ldr	r2, [pc, #108]	; (80035fc <GesRecImage+0x1bc>)
 8003590:	2101      	movs	r1, #1
 8003592:	7211      	strb	r1, [r2, #8]
                      AdrInt = (((NumImage - IMG_PAGE_BAS) << 4) + NumPartImg) << 8;
 8003594:	3b10      	subs	r3, #16
 8003596:	b29b      	uxth	r3, r3
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	b29b      	uxth	r3, r3
 800359c:	7911      	ldrb	r1, [r2, #4]
 800359e:	440b      	add	r3, r1
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	8153      	strh	r3, [r2, #10]
                  Res = EcrI2CPoll(AdrInt, PageHt, TabMatrix, LG_TAB_MATRIX);
 80035a6:	4815      	ldr	r0, [pc, #84]	; (80035fc <GesRecImage+0x1bc>)
 80035a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035ac:	4a15      	ldr	r2, [pc, #84]	; (8003604 <GesRecImage+0x1c4>)
 80035ae:	7a01      	ldrb	r1, [r0, #8]
 80035b0:	8940      	ldrh	r0, [r0, #10]
 80035b2:	f7ff fb8d 	bl	8002cd0 <EcrI2CPoll>
                  if (Res == FAUX)
 80035b6:	b920      	cbnz	r0, 80035c2 <GesRecImage+0x182>
                	  RecOK = RecOK | BIT_ERR_EEP;
 80035b8:	4a10      	ldr	r2, [pc, #64]	; (80035fc <GesRecImage+0x1bc>)
 80035ba:	7993      	ldrb	r3, [r2, #6]
 80035bc:	f043 0301 	orr.w	r3, r3, #1
 80035c0:	7193      	strb	r3, [r2, #6]
                  NumPartImg++;
 80035c2:	4a0e      	ldr	r2, [pc, #56]	; (80035fc <GesRecImage+0x1bc>)
 80035c4:	7913      	ldrb	r3, [r2, #4]
 80035c6:	3301      	adds	r3, #1
 80035c8:	7113      	strb	r3, [r2, #4]
              if ( NumPartImg == NB_PART_IMG)
 80035ca:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <GesRecImage+0x1bc>)
 80035cc:	791b      	ldrb	r3, [r3, #4]
 80035ce:	2b10      	cmp	r3, #16
 80035d0:	f47f af43 	bne.w	800345a <GesRecImage+0x1a>
                  HeaderOK = FAUX;
 80035d4:	4b09      	ldr	r3, [pc, #36]	; (80035fc <GesRecImage+0x1bc>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	701a      	strb	r2, [r3, #0]
                  HeaderFin = VRAI;
 80035da:	2201      	movs	r2, #1
 80035dc:	71da      	strb	r2, [r3, #7]
}
 80035de:	e73c      	b.n	800345a <GesRecImage+0x1a>
              RecHeader = FAUX;
 80035e0:	4b06      	ldr	r3, [pc, #24]	; (80035fc <GesRecImage+0x1bc>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	709a      	strb	r2, [r3, #2]
 80035e6:	e738      	b.n	800345a <GesRecImage+0x1a>
                      PageHt = FAUX;
 80035e8:	4904      	ldr	r1, [pc, #16]	; (80035fc <GesRecImage+0x1bc>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	720a      	strb	r2, [r1, #8]
                      AdrInt = ((NumImage << 4) + NumPartImg) << 8;
 80035ee:	790a      	ldrb	r2, [r1, #4]
 80035f0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	814b      	strh	r3, [r1, #10]
 80035f8:	e7d5      	b.n	80035a6 <GesRecImage+0x166>
 80035fa:	bf00      	nop
 80035fc:	200000c8 	.word	0x200000c8
 8003600:	20002634 	.word	0x20002634
 8003604:	20000178 	.word	0x20000178

08003608 <GesCmdImage>:
//      PS : Aucun
//
// Variable globale : AppelImg, htim3
//
void GesCmdImage(uint8_t *ptDataRec, t_AppImg *ptAppelImg)
{
 8003608:	b570      	push	{r4, r5, r6, lr}
 800360a:	4604      	mov	r4, r0
 800360c:	460d      	mov	r5, r1
uint8_t Param;
HAL_StatusTypeDef Etat;

     //-- determibnation commande a maj --//
     switch  (ptDataRec[CMD_IMG])
 800360e:	7803      	ldrb	r3, [r0, #0]
 8003610:	2b06      	cmp	r3, #6
 8003612:	d817      	bhi.n	8003644 <GesCmdImage+0x3c>
 8003614:	e8df f003 	tbb	[pc, r3]
 8003618:	16251704 	.word	0x16251704
 800361c:	3016      	.short	0x3016
 800361e:	33          	.byte	0x33
 800361f:	00          	.byte	0x00
     {
         case MAJ_LUMINOSITE:
         {
               //-- maj luminosité --//
               // ccpr1l = ptDataRec[LUM_VAL_PWM];
        	   Etat = HAL_TIM_PWM_Stop (&htim3, TIM_CHANNEL_3);
 8003620:	4e18      	ldr	r6, [pc, #96]	; (8003684 <GesCmdImage+0x7c>)
 8003622:	2108      	movs	r1, #8
 8003624:	4630      	mov	r0, r6
 8003626:	f7ff fa6f 	bl	8002b08 <HAL_TIM_PWM_Stop>
        	   sConfigOCUser.Pulse = ptDataRec[LUM_VAL_PWM];
 800362a:	7863      	ldrb	r3, [r4, #1]
 800362c:	4916      	ldr	r1, [pc, #88]	; (8003688 <GesCmdImage+0x80>)
 800362e:	604b      	str	r3, [r1, #4]
        	   Etat = HAL_TIM_PWM_ConfigChannel (&htim3, &sConfigOCUser, TIM_CHANNEL_3);
 8003630:	2208      	movs	r2, #8
 8003632:	4630      	mov	r0, r6
 8003634:	f7ff f908 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
        	   Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8003638:	2108      	movs	r1, #8
 800363a:	4630      	mov	r0, r6
 800363c:	f7ff f9f6 	bl	8002a2c <HAL_TIM_PWM_Start>

               ptAppelImg->ValPWM = ptDataRec[LUM_VAL_PWM];
 8003640:	7863      	ldrb	r3, [r4, #1]
 8003642:	716b      	strb	r3, [r5, #5]
         {
               ptAppelImg->Tempo2Img = ptDataRec[APP_VITESSE];
               break;
         }
     }
}
 8003644:	bd70      	pop	{r4, r5, r6, pc}
               Param = ptDataRec[IMG_NUM_IMG];
 8003646:	7843      	ldrb	r3, [r0, #1]
               ptAppelImg->MajImg = VRAI;
 8003648:	2201      	movs	r2, #1
 800364a:	700a      	strb	r2, [r1, #0]
               if ((Param & BIT_PAGE_IMG) != 0)
 800364c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003650:	d105      	bne.n	800365e <GesCmdImage+0x56>
                   ptAppelImg->PageHaut = FAUX;
 8003652:	2200      	movs	r2, #0
 8003654:	704a      	strb	r2, [r1, #1]
               ptAppelImg->NumImage  = Param & MASQ_NUM_IMG;
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	70ab      	strb	r3, [r5, #2]
               break;
 800365c:	e7f2      	b.n	8003644 <GesCmdImage+0x3c>
                   ptAppelImg->PageHaut = VRAI;
 800365e:	704a      	strb	r2, [r1, #1]
 8003660:	e7f9      	b.n	8003656 <GesCmdImage+0x4e>
               ptAppelImg->TypeVolet  = ptDataRec[IMG_VOLET_TYP];
 8003662:	7843      	ldrb	r3, [r0, #1]
 8003664:	70cb      	strb	r3, [r1, #3]
               ptAppelImg->TempoVolet = ptDataRec[IMG_VOLET_PER];
 8003666:	7883      	ldrb	r3, [r0, #2]
 8003668:	710b      	strb	r3, [r1, #4]
               HAL_TIM_Base_Start_IT(&htim1);
 800366a:	4808      	ldr	r0, [pc, #32]	; (800368c <GesCmdImage+0x84>)
 800366c:	f7fe ff18 	bl	80024a0 <HAL_TIM_Base_Start_IT>
               MemITTimer = 1;
 8003670:	4b07      	ldr	r3, [pc, #28]	; (8003690 <GesCmdImage+0x88>)
 8003672:	2201      	movs	r2, #1
 8003674:	701a      	strb	r2, [r3, #0]
               break;
 8003676:	e7e5      	b.n	8003644 <GesCmdImage+0x3c>
               ptAppelImg->TempoCli = ptDataRec[CLI_VITESSE];
 8003678:	7843      	ldrb	r3, [r0, #1]
 800367a:	718b      	strb	r3, [r1, #6]
               break;
 800367c:	e7e2      	b.n	8003644 <GesCmdImage+0x3c>
               ptAppelImg->Tempo2Img = ptDataRec[APP_VITESSE];
 800367e:	7843      	ldrb	r3, [r0, #1]
 8003680:	71cb      	strb	r3, [r1, #7]
}
 8003682:	e7df      	b.n	8003644 <GesCmdImage+0x3c>
 8003684:	2000259c 	.word	0x2000259c
 8003688:	200000dc 	.word	0x200000dc
 800368c:	200025e4 	.word	0x200025e4
 8003690:	200000c6 	.word	0x200000c6

08003694 <GesMajEEprom>:
// Variable globale : TabMatrix[], RecOK
//
#define ATT_ECR 25

void GesMajEEprom(uint32_t Id_, uint8_t *ptDataRec)
{
 8003694:	b510      	push	{r4, lr}
uint8_t i;

      switch (Id_)
 8003696:	3850      	subs	r0, #80	; 0x50
 8003698:	2803      	cmp	r0, #3
 800369a:	d80a      	bhi.n	80036b2 <GesMajEEprom+0x1e>
 800369c:	e8df f000 	tbb	[pc, r0]
 80036a0:	3922160a 	.word	0x3922160a
        	//############### freq IT
            //###############t3con = VAL_CONF_T3CON_LS;  //diminution vitesse affichage
        	//############### A priori OK le 21/02/2022 ####################
            for (i=0 ; i!= LG_EEP_CONFIG ; i++)
            {
                DataEEp[i+EEP_NUM_IMAG_PROC_L] = ptDataRec[i];
 80036a4:	5cc8      	ldrb	r0, [r1, r3]
 80036a6:	4a1c      	ldr	r2, [pc, #112]	; (8003718 <GesMajEEprom+0x84>)
 80036a8:	54d0      	strb	r0, [r2, r3]
            for (i=0 ; i!= LG_EEP_CONFIG ; i++)
 80036aa:	3301      	adds	r3, #1
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b08      	cmp	r3, #8
 80036b0:	d1f8      	bne.n	80036a4 <GesMajEEprom+0x10>
            HAL_NVIC_SystemReset();
            break;
         }
      }

}
 80036b2:	bd10      	pop	{r4, pc}
{
 80036b4:	2300      	movs	r3, #0
 80036b6:	e7fa      	b.n	80036ae <GesMajEEprom+0x1a>
                DataEEp[i+EEP_NUM_IMAG_PROC_H] = ptDataRec[i];
 80036b8:	f103 0208 	add.w	r2, r3, #8
 80036bc:	5ccc      	ldrb	r4, [r1, r3]
 80036be:	4816      	ldr	r0, [pc, #88]	; (8003718 <GesMajEEprom+0x84>)
 80036c0:	5484      	strb	r4, [r0, r2]
            for (i=0 ; i!= LG_EEP_CONFIG ; i++)
 80036c2:	3301      	adds	r3, #1
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d1f6      	bne.n	80036b8 <GesMajEEprom+0x24>
 80036ca:	e7f2      	b.n	80036b2 <GesMajEEprom+0x1e>
{
 80036cc:	2300      	movs	r3, #0
 80036ce:	e7fa      	b.n	80036c6 <GesMajEEprom+0x32>
                DataEEp[i+EEP_NUM_DURE_PROC_L] = ptDataRec[i];
 80036d0:	f103 0210 	add.w	r2, r3, #16
 80036d4:	5ccc      	ldrb	r4, [r1, r3]
 80036d6:	4810      	ldr	r0, [pc, #64]	; (8003718 <GesMajEEprom+0x84>)
 80036d8:	5484      	strb	r4, [r0, r2]
            for (i=0 ; i!= LG_EEP_CONFIG ; i++)
 80036da:	3301      	adds	r3, #1
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d1f6      	bne.n	80036d0 <GesMajEEprom+0x3c>
 80036e2:	e7e6      	b.n	80036b2 <GesMajEEprom+0x1e>
{
 80036e4:	2300      	movs	r3, #0
 80036e6:	e7fa      	b.n	80036de <GesMajEEprom+0x4a>
                DataEEp[i+EEP_NUM_DURE_PROC_H] = ptDataRec[i];
 80036e8:	f103 0218 	add.w	r2, r3, #24
 80036ec:	5ccc      	ldrb	r4, [r1, r3]
 80036ee:	480a      	ldr	r0, [pc, #40]	; (8003718 <GesMajEEprom+0x84>)
 80036f0:	5484      	strb	r4, [r0, r2]
            for (i=0 ; i!= LG_EEP_CONFIG ; i++)
 80036f2:	3301      	adds	r3, #1
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b08      	cmp	r3, #8
 80036f8:	d1f6      	bne.n	80036e8 <GesMajEEprom+0x54>
            EcrLecEEprom(DataEEp, 4*LG_EEP_CONFIG, VRAI, EEP_NUM_IMAG_PROC_L);
 80036fa:	2300      	movs	r3, #0
 80036fc:	2201      	movs	r2, #1
 80036fe:	2120      	movs	r1, #32
 8003700:	4805      	ldr	r0, [pc, #20]	; (8003718 <GesMajEEprom+0x84>)
 8003702:	f7ff fabd 	bl	8002c80 <EcrLecEEprom>
            HAL_Delay(ATT_ECR);
 8003706:	2019      	movs	r0, #25
 8003708:	f7fc fd68 	bl	80001dc <HAL_Delay>
            HAL_NVIC_SystemReset();
 800370c:	f7fd f904 	bl	8000918 <HAL_NVIC_SystemReset>
}
 8003710:	e7cf      	b.n	80036b2 <GesMajEEprom+0x1e>
{
 8003712:	2300      	movs	r3, #0
 8003714:	e7ef      	b.n	80036f6 <GesMajEEprom+0x62>
 8003716:	bf00      	nop
 8003718:	20000390 	.word	0x20000390

0800371c <TrtRecCAN>:
	if (Status == HAL_OK)
 800371c:	bb00      	cbnz	r0, 8003760 <TrtRecCAN+0x44>
{
 800371e:	b538      	push	{r3, r4, r5, lr}
 8003720:	460c      	mov	r4, r1
 8003722:	461d      	mov	r5, r3
		if (IdTrame == ID_REC_IMG_BMP)
 8003724:	2942      	cmp	r1, #66	; 0x42
 8003726:	d009      	beq.n	800373c <TrtRecCAN+0x20>
		if (IdTrame == ID_REC_IMG_CMD)
 8003728:	2c41      	cmp	r4, #65	; 0x41
 800372a:	d00b      	beq.n	8003744 <TrtRecCAN+0x28>
		if (IdTrame == ID_MSG_REC_ST_PAY)
 800372c:	2c40      	cmp	r4, #64	; 0x40
 800372e:	d00e      	beq.n	800374e <TrtRecCAN+0x32>
		if ((IdTrame & MASK_ACCEPT_B2) == ID_MSG_CONFIG_EEP)
 8003730:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003734:	4023      	ands	r3, r4
 8003736:	2b50      	cmp	r3, #80	; 0x50
 8003738:	d00d      	beq.n	8003756 <TrtRecCAN+0x3a>
}
 800373a:	bd38      	pop	{r3, r4, r5, pc}
		     GesRecImage(DataRec);
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff fe7f 	bl	8003440 <GesRecImage>
 8003742:	e7f1      	b.n	8003728 <TrtRecCAN+0xc>
		     GesCmdImage(DataRec, &AppelImg);
 8003744:	4907      	ldr	r1, [pc, #28]	; (8003764 <TrtRecCAN+0x48>)
 8003746:	4628      	mov	r0, r5
 8003748:	f7ff ff5e 	bl	8003608 <GesCmdImage>
 800374c:	e7ee      	b.n	800372c <TrtRecCAN+0x10>
		     ModeEnCours = DataRec[1];
 800374e:	786a      	ldrb	r2, [r5, #1]
 8003750:	4b05      	ldr	r3, [pc, #20]	; (8003768 <TrtRecCAN+0x4c>)
 8003752:	731a      	strb	r2, [r3, #12]
 8003754:	e7ec      	b.n	8003730 <TrtRecCAN+0x14>
		     GesMajEEprom(IdTrame, DataRec);
 8003756:	4629      	mov	r1, r5
 8003758:	4620      	mov	r0, r4
 800375a:	f7ff ff9b 	bl	8003694 <GesMajEEprom>
}
 800375e:	e7ec      	b.n	800373a <TrtRecCAN+0x1e>
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	200003c8 	.word	0x200003c8
 8003768:	200000c8 	.word	0x200000c8

0800376c <HAL_CAN_RxFifo0MsgPendingCallback>:
{
 800376c:	b500      	push	{lr}
 800376e:	b08b      	sub	sp, #44	; 0x2c
	StatusCAN = HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8003770:	ab01      	add	r3, sp, #4
 8003772:	aa03      	add	r2, sp, #12
 8003774:	2100      	movs	r1, #0
 8003776:	f7fc fe98 	bl	80004aa <HAL_CAN_GetRxMessage>
	TrtRecCAN(StatusCAN, RxHeader.StdId, RxHeader.DLC, RxData);
 800377a:	ab01      	add	r3, sp, #4
 800377c:	9a07      	ldr	r2, [sp, #28]
 800377e:	9903      	ldr	r1, [sp, #12]
 8003780:	f7ff ffcc 	bl	800371c <TrtRecCAN>
}
 8003784:	b00b      	add	sp, #44	; 0x2c
 8003786:	f85d fb04 	ldr.w	pc, [sp], #4

0800378a <HAL_CAN_RxFifo1MsgPendingCallback>:
{
 800378a:	b500      	push	{lr}
 800378c:	b08b      	sub	sp, #44	; 0x2c
	StatusCAN = HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, RxData);
 800378e:	ab01      	add	r3, sp, #4
 8003790:	aa03      	add	r2, sp, #12
 8003792:	2101      	movs	r1, #1
 8003794:	f7fc fe89 	bl	80004aa <HAL_CAN_GetRxMessage>
	TrtRecCAN(StatusCAN, RxHeader.StdId, RxHeader.DLC, RxData);
 8003798:	ab01      	add	r3, sp, #4
 800379a:	9a07      	ldr	r2, [sp, #28]
 800379c:	9903      	ldr	r1, [sp, #12]
 800379e:	f7ff ffbd 	bl	800371c <TrtRecCAN>
}
 80037a2:	b00b      	add	sp, #44	; 0x2c
 80037a4:	f85d fb04 	ldr.w	pc, [sp], #4

080037a8 <InitBusCAN>:
//

#define ID_MSG_TEST_EMI 0x64

void InitBusCAN(CAN_TxHeaderTypeDef *ptTxHeader, uint8_t *ptTxData, CAN_FilterTypeDef *ptFilterConfig)
{
 80037a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80037ac:	4614      	mov	r4, r2

	HAL_StatusTypeDef StatusCAN;

	ptTxHeader->StdId = ID_MSG_TEST_EMI;      // D�termine l'adresse du p�riph�rique au quel la trame est destin�.
 80037ae:	2364      	movs	r3, #100	; 0x64
 80037b0:	6003      	str	r3, [r0, #0]

	ptTxHeader->ExtId = 0x01;       // Adresse �tendue, non utilis�e dans note cas
 80037b2:	2601      	movs	r6, #1
 80037b4:	6046      	str	r6, [r0, #4]
	ptTxHeader->RTR = CAN_RTR_DATA; // Pr�cise que la trame contient des donn�es
 80037b6:	2500      	movs	r5, #0
 80037b8:	60c5      	str	r5, [r0, #12]
	ptTxHeader->IDE = CAN_ID_STD;   // Pr�cise que la trame est de type Standard
 80037ba:	6085      	str	r5, [r0, #8]
	ptTxHeader->DLC = 2;            // Pr�cise le nombre d'octets de donn�es que la trame transporte ( De 0 � 8 )
 80037bc:	2302      	movs	r3, #2
 80037be:	6103      	str	r3, [r0, #16]
	ptTxHeader->TransmitGlobalTime = DISABLE;
 80037c0:	7505      	strb	r5, [r0, #20]
	ptTxData[0] = 0xAA;
 80037c2:	23aa      	movs	r3, #170	; 0xaa
 80037c4:	700b      	strb	r3, [r1, #0]
	ptTxData[1] = 0x55;
 80037c6:	2355      	movs	r3, #85	; 0x55
 80037c8:	704b      	strb	r3, [r1, #1]

	//-- filtre 1 --//
    ptFilterConfig->FilterBank = 0;
 80037ca:	6155      	str	r5, [r2, #20]
	ptFilterConfig->FilterMode = CAN_FILTERMODE_IDMASK;
 80037cc:	6195      	str	r5, [r2, #24]
	ptFilterConfig->FilterScale = CAN_FILTERSCALE_32BIT;
 80037ce:	61d6      	str	r6, [r2, #28]
	ptFilterConfig->FilterIdHigh = ID_REC_IMG_BMP << 5;           // Ici, 320 est l'adresse de la carte. Il peux �tre diff�rent pour chaque carte.
 80037d0:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80037d4:	6013      	str	r3, [r2, #0]
	ptFilterConfig->FilterIdLow  = 0;
 80037d6:	6055      	str	r5, [r2, #4]
	ptFilterConfig->FilterMaskIdHigh = MASK_ACCEPT_B1 << 5;       // Le masque peux servir � accepter une plage d'adresse au lieu d'une adresse unique.
 80037d8:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8003834 <InitBusCAN+0x8c>
 80037dc:	f8c2 9008 	str.w	r9, [r2, #8]
	ptFilterConfig->FilterMaskIdLow = 0;
 80037e0:	60d5      	str	r5, [r2, #12]
	ptFilterConfig->FilterFIFOAssignment = CAN_RX_FIFO0;
 80037e2:	6115      	str	r5, [r2, #16]
	ptFilterConfig->FilterActivation = ENABLE;
 80037e4:	6216      	str	r6, [r2, #32]
	ptFilterConfig->SlaveStartFilterBank = 14;			 // de 0 � 27
 80037e6:	f04f 080e 	mov.w	r8, #14
 80037ea:	f8c2 8024 	str.w	r8, [r2, #36]	; 0x24
	StatusCAN = HAL_CAN_ConfigFilter(&hcan, ptFilterConfig);      // Configure le filtre comme ci-dessus
 80037ee:	4f10      	ldr	r7, [pc, #64]	; (8003830 <InitBusCAN+0x88>)
 80037f0:	4611      	mov	r1, r2
 80037f2:	4638      	mov	r0, r7
 80037f4:	f7fc fdac 	bl	8000350 <HAL_CAN_ConfigFilter>


	//-- filtre 2 --//
	ptFilterConfig->FilterBank = 1;
 80037f8:	6166      	str	r6, [r4, #20]
	ptFilterConfig->FilterMode = CAN_FILTERMODE_IDMASK;
 80037fa:	61a5      	str	r5, [r4, #24]
	ptFilterConfig->FilterScale = CAN_FILTERSCALE_32BIT;
 80037fc:	61e6      	str	r6, [r4, #28]
	ptFilterConfig->FilterIdHigh = ID_MSG_CONFIG_EEP << 5;           // Ici, 320 est l'adresse de la carte. Il peux �tre diff�rent pour chaque carte.
 80037fe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003802:	6023      	str	r3, [r4, #0]
	ptFilterConfig->FilterIdLow  = 0;
 8003804:	6065      	str	r5, [r4, #4]
	ptFilterConfig->FilterMaskIdHigh = MASK_ACCEPT_B2 << 5;       // Le masque peux servir � accepter une plage d'adresse au lieu d'une adresse unique.
 8003806:	f8c4 9008 	str.w	r9, [r4, #8]
	ptFilterConfig->FilterMaskIdLow = 0;
 800380a:	60e5      	str	r5, [r4, #12]
	ptFilterConfig->FilterFIFOAssignment = CAN_RX_FIFO1;
 800380c:	6126      	str	r6, [r4, #16]
	ptFilterConfig->FilterActivation = ENABLE;
 800380e:	6226      	str	r6, [r4, #32]
	ptFilterConfig->SlaveStartFilterBank = 14;			 // de 0 � 27
 8003810:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
	StatusCAN = HAL_CAN_ConfigFilter(&hcan, ptFilterConfig);      // Configure le filtre comme ci-dessus
 8003814:	4621      	mov	r1, r4
 8003816:	4638      	mov	r0, r7
 8003818:	f7fc fd9a 	bl	8000350 <HAL_CAN_ConfigFilter>



	StatusCAN = HAL_CAN_Start(&hcan);
 800381c:	4638      	mov	r0, r7
 800381e:	f7fc fe16 	bl	800044e <HAL_CAN_Start>

	//-- initialisation des notifications sous IT --//
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 8003822:	2112      	movs	r1, #18
 8003824:	4638      	mov	r0, r7
 8003826:	f7fc fee0 	bl	80005ea <HAL_CAN_ActivateNotification>


}
 800382a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800382e:	bf00      	nop
 8003830:	20002574 	.word	0x20002574
 8003834:	0001ff80 	.word	0x0001ff80

08003838 <DMA1_XferCpltCallback>:
{
//static uint8_t CptDMAXfer = 0;

	//HAL_GPIO_TogglePin(DBG2_GPIO_Port,DBG2_Pin);
	//CptDMAXfer++;
	RazLigneColonne = VRAI;
 8003838:	4b01      	ldr	r3, [pc, #4]	; (8003840 <DMA1_XferCpltCallback+0x8>)
 800383a:	2201      	movs	r2, #1
 800383c:	701a      	strb	r2, [r3, #0]
	//NumLigne = 0;
	//NumColonne = 0;

}
 800383e:	4770      	bx	lr
 8003840:	200000c4 	.word	0x200000c4

08003844 <DMA1_XferErrorCallback>:
void DMA1_XferErrorCallback( struct __DMA_HandleTypeDef * hdma)
{
static uint8_t CptDMAErr = 0;

	//HAL_GPIO_TogglePin(DBG2_GPIO_Port,DBG2_Pin);
	CptDMAErr++;
 8003844:	4a02      	ldr	r2, [pc, #8]	; (8003850 <DMA1_XferErrorCallback+0xc>)
 8003846:	7813      	ldrb	r3, [r2, #0]
 8003848:	3301      	adds	r3, #1
 800384a:	7013      	strb	r3, [r2, #0]
}
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	200000d8 	.word	0x200000d8

08003854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003858:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385a:	2400      	movs	r4, #0
 800385c:	9404      	str	r4, [sp, #16]
 800385e:	9405      	str	r4, [sp, #20]
 8003860:	9406      	str	r4, [sp, #24]
 8003862:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003864:	4b2f      	ldr	r3, [pc, #188]	; (8003924 <MX_GPIO_Init+0xd0>)
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	f042 0210 	orr.w	r2, r2, #16
 800386c:	619a      	str	r2, [r3, #24]
 800386e:	699a      	ldr	r2, [r3, #24]
 8003870:	f002 0210 	and.w	r2, r2, #16
 8003874:	9200      	str	r2, [sp, #0]
 8003876:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	f042 0220 	orr.w	r2, r2, #32
 800387e:	619a      	str	r2, [r3, #24]
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	f002 0220 	and.w	r2, r2, #32
 8003886:	9201      	str	r2, [sp, #4]
 8003888:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800388a:	699a      	ldr	r2, [r3, #24]
 800388c:	f042 0204 	orr.w	r2, r2, #4
 8003890:	619a      	str	r2, [r3, #24]
 8003892:	699a      	ldr	r2, [r3, #24]
 8003894:	f002 0204 	and.w	r2, r2, #4
 8003898:	9202      	str	r2, [sp, #8]
 800389a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800389c:	699a      	ldr	r2, [r3, #24]
 800389e:	f042 0208 	orr.w	r2, r2, #8
 80038a2:	619a      	str	r2, [r3, #24]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	9303      	str	r3, [sp, #12]
 80038ac:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, GPIO_PIN_RESET);
 80038ae:	f8df 907c 	ldr.w	r9, [pc, #124]	; 800392c <MX_GPIO_Init+0xd8>
 80038b2:	4622      	mov	r2, r4
 80038b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80038b8:	4648      	mov	r0, r9
 80038ba:	f7fd fb9b 	bl	8000ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CLK_MTRX_Pin|LIGNE_A_Pin|LIGNE_B_Pin|LIGNE_C_Pin
 80038be:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8003930 <MX_GPIO_Init+0xdc>
 80038c2:	4622      	mov	r2, r4
 80038c4:	f248 513d 	movw	r1, #34109	; 0x853d
 80038c8:	4640      	mov	r0, r8
 80038ca:	f7fd fb93 	bl	8000ff4 <HAL_GPIO_WritePin>
                          |LIGNE_D_Pin|LATCH_MTRX_Pin|DBG2_Pin|DBG1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R1_Pin|G1_Pin|B1_Pin|R2_Pin
 80038ce:	4f16      	ldr	r7, [pc, #88]	; (8003928 <MX_GPIO_Init+0xd4>)
 80038d0:	4622      	mov	r2, r4
 80038d2:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80038d6:	4638      	mov	r0, r7
 80038d8:	f7fd fb8c 	bl	8000ff4 <HAL_GPIO_WritePin>
                          |G2_Pin|B2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 80038dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80038e0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038e2:	2601      	movs	r6, #1
 80038e4:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038e8:	2502      	movs	r5, #2
 80038ea:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 80038ec:	a904      	add	r1, sp, #16
 80038ee:	4648      	mov	r0, r9
 80038f0:	f7fd fa70 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_MTRX_Pin LIGNE_A_Pin LIGNE_B_Pin LIGNE_C_Pin
                           LIGNE_D_Pin LATCH_MTRX_Pin DBG2_Pin DBG1_Pin */
  GPIO_InitStruct.Pin = CLK_MTRX_Pin|LIGNE_A_Pin|LIGNE_B_Pin|LIGNE_C_Pin
 80038f4:	f248 533d 	movw	r3, #34109	; 0x853d
 80038f8:	9304      	str	r3, [sp, #16]
                          |LIGNE_D_Pin|LATCH_MTRX_Pin|DBG2_Pin|DBG1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038fa:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fc:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038fe:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003900:	a904      	add	r1, sp, #16
 8003902:	4640      	mov	r0, r8
 8003904:	f7fd fa66 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin G1_Pin B1_Pin R2_Pin
                           G2_Pin B2_Pin */
  GPIO_InitStruct.Pin = R1_Pin|G1_Pin|B1_Pin|R2_Pin
 8003908:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800390c:	9304      	str	r3, [sp, #16]
                          |G2_Pin|B2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800390e:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003910:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003912:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003914:	a904      	add	r1, sp, #16
 8003916:	4638      	mov	r0, r7
 8003918:	f7fd fa5c 	bl	8000dd4 <HAL_GPIO_Init>

}
 800391c:	b009      	add	sp, #36	; 0x24
 800391e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	40010c00 	.word	0x40010c00
 800392c:	40011000 	.word	0x40011000
 8003930:	40010800 	.word	0x40010800

08003934 <MX_TIM1_Init>:
{
 8003934:	b530      	push	{r4, r5, lr}
 8003936:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003938:	2400      	movs	r4, #0
 800393a:	9402      	str	r4, [sp, #8]
 800393c:	9403      	str	r4, [sp, #12]
 800393e:	9404      	str	r4, [sp, #16]
 8003940:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003942:	9400      	str	r4, [sp, #0]
 8003944:	9401      	str	r4, [sp, #4]
  htim1.Instance = TIM1;
 8003946:	4d0f      	ldr	r5, [pc, #60]	; (8003984 <MX_TIM1_Init+0x50>)
 8003948:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <MX_TIM1_Init+0x54>)
 800394a:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 72;
 800394c:	2348      	movs	r3, #72	; 0x48
 800394e:	606b      	str	r3, [r5, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003950:	60ac      	str	r4, [r5, #8]
  htim1.Init.Period = 1000;
 8003952:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003956:	60eb      	str	r3, [r5, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003958:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800395a:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800395c:	2380      	movs	r3, #128	; 0x80
 800395e:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003960:	4628      	mov	r0, r5
 8003962:	f7fe fee7 	bl	8002734 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003966:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800396a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800396c:	a902      	add	r1, sp, #8
 800396e:	4628      	mov	r0, r5
 8003970:	f7fe ffdd 	bl	800292e <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003974:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003976:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003978:	4669      	mov	r1, sp
 800397a:	4628      	mov	r0, r5
 800397c:	f7ff f906 	bl	8002b8c <HAL_TIMEx_MasterConfigSynchronization>
}
 8003980:	b007      	add	sp, #28
 8003982:	bd30      	pop	{r4, r5, pc}
 8003984:	200025e4 	.word	0x200025e4
 8003988:	40012c00 	.word	0x40012c00

0800398c <MX_TIM2_Init>:
{
 800398c:	b530      	push	{r4, r5, lr}
 800398e:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003990:	2400      	movs	r4, #0
 8003992:	9402      	str	r4, [sp, #8]
 8003994:	9403      	str	r4, [sp, #12]
 8003996:	9404      	str	r4, [sp, #16]
 8003998:	9405      	str	r4, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800399a:	9400      	str	r4, [sp, #0]
 800399c:	9401      	str	r4, [sp, #4]
  htim2.Instance = TIM2;
 800399e:	4d0f      	ldr	r5, [pc, #60]	; (80039dc <MX_TIM2_Init+0x50>)
 80039a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039a4:	602b      	str	r3, [r5, #0]
  htim2.Init.Prescaler = 36;
 80039a6:	2324      	movs	r3, #36	; 0x24
 80039a8:	606b      	str	r3, [r5, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039aa:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 4;
 80039ac:	2304      	movs	r3, #4
 80039ae:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039b0:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80039b2:	2380      	movs	r3, #128	; 0x80
 80039b4:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80039b6:	4628      	mov	r0, r5
 80039b8:	f7fe febc 	bl	8002734 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039c0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80039c2:	a902      	add	r1, sp, #8
 80039c4:	4628      	mov	r0, r5
 80039c6:	f7fe ffb2 	bl	800292e <HAL_TIM_ConfigClockSource>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039ca:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039cc:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80039ce:	4669      	mov	r1, sp
 80039d0:	4628      	mov	r0, r5
 80039d2:	f7ff f8db 	bl	8002b8c <HAL_TIMEx_MasterConfigSynchronization>
}
 80039d6:	b007      	add	sp, #28
 80039d8:	bd30      	pop	{r4, r5, pc}
 80039da:	bf00      	nop
 80039dc:	20002634 	.word	0x20002634

080039e0 <MX_TIM3_Init>:
{
 80039e0:	b530      	push	{r4, r5, lr}
 80039e2:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039e4:	2400      	movs	r4, #0
 80039e6:	940a      	str	r4, [sp, #40]	; 0x28
 80039e8:	940b      	str	r4, [sp, #44]	; 0x2c
 80039ea:	940c      	str	r4, [sp, #48]	; 0x30
 80039ec:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039ee:	9408      	str	r4, [sp, #32]
 80039f0:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039f2:	9401      	str	r4, [sp, #4]
 80039f4:	9402      	str	r4, [sp, #8]
 80039f6:	9403      	str	r4, [sp, #12]
 80039f8:	9404      	str	r4, [sp, #16]
 80039fa:	9405      	str	r4, [sp, #20]
 80039fc:	9406      	str	r4, [sp, #24]
 80039fe:	9407      	str	r4, [sp, #28]
  htim3.Instance = TIM3;
 8003a00:	4d19      	ldr	r5, [pc, #100]	; (8003a68 <MX_TIM3_Init+0x88>)
 8003a02:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <MX_TIM3_Init+0x8c>)
 8003a04:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 36;
 8003a06:	2324      	movs	r3, #36	; 0x24
 8003a08:	606b      	str	r3, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a0a:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 254;
 8003a0c:	23fe      	movs	r3, #254	; 0xfe
 8003a0e:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a10:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a12:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003a14:	4628      	mov	r0, r5
 8003a16:	f7fe fe8d 	bl	8002734 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a1e:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003a20:	a90a      	add	r1, sp, #40	; 0x28
 8003a22:	4628      	mov	r0, r5
 8003a24:	f7fe ff83 	bl	800292e <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003a28:	4628      	mov	r0, r5
 8003a2a:	f7fe feaf 	bl	800278c <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a2e:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a30:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a32:	a908      	add	r1, sp, #32
 8003a34:	4628      	mov	r0, r5
 8003a36:	f7ff f8a9 	bl	8002b8c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a3a:	2360      	movs	r3, #96	; 0x60
 8003a3c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 128;
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a42:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a44:	9405      	str	r4, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a46:	2208      	movs	r2, #8
 8003a48:	a901      	add	r1, sp, #4
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	f7fe fefc 	bl	8002848 <HAL_TIM_PWM_ConfigChannel>
  sConfigOCUser.OCMode     = sConfigOC.OCMode;
 8003a50:	4b07      	ldr	r3, [pc, #28]	; (8003a70 <MX_TIM3_Init+0x90>)
 8003a52:	9a01      	ldr	r2, [sp, #4]
 8003a54:	605a      	str	r2, [r3, #4]
  sConfigOCUser.OCPolarity = sConfigOC.OCPolarity;
 8003a56:	9a03      	ldr	r2, [sp, #12]
 8003a58:	60da      	str	r2, [r3, #12]
  sConfigOCUser.OCFastMode = sConfigOC.OCFastMode;
 8003a5a:	9a05      	ldr	r2, [sp, #20]
 8003a5c:	615a      	str	r2, [r3, #20]
  HAL_TIM_MspPostInit(&htim3);
 8003a5e:	4628      	mov	r0, r5
 8003a60:	f000 faa4 	bl	8003fac <HAL_TIM_MspPostInit>
}
 8003a64:	b00f      	add	sp, #60	; 0x3c
 8003a66:	bd30      	pop	{r4, r5, pc}
 8003a68:	2000259c 	.word	0x2000259c
 8003a6c:	40000400 	.word	0x40000400
 8003a70:	200000d8 	.word	0x200000d8

08003a74 <MX_CAN_Init>:
{
 8003a74:	b508      	push	{r3, lr}
  hcan.Instance = CAN1;
 8003a76:	480b      	ldr	r0, [pc, #44]	; (8003aa4 <MX_CAN_Init+0x30>)
 8003a78:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <MX_CAN_Init+0x34>)
 8003a7a:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 9;
 8003a7c:	2309      	movs	r3, #9
 8003a7e:	6043      	str	r3, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003a80:	2300      	movs	r3, #0
 8003a82:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003a84:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 8003a86:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003a8a:	6102      	str	r2, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8003a8c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8003a90:	6142      	str	r2, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003a92:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8003a94:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003a96:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003a98:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003a9a:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003a9c:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003a9e:	f7fc fbb1 	bl	8000204 <HAL_CAN_Init>
}
 8003aa2:	bd08      	pop	{r3, pc}
 8003aa4:	20002574 	.word	0x20002574
 8003aa8:	40006400 	.word	0x40006400

08003aac <MX_I2C1_Init>:
{
 8003aac:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8003aae:	4809      	ldr	r0, [pc, #36]	; (8003ad4 <MX_I2C1_Init+0x28>)
 8003ab0:	4b09      	ldr	r3, [pc, #36]	; (8003ad8 <MX_I2C1_Init+0x2c>)
 8003ab2:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003ab4:	4b09      	ldr	r3, [pc, #36]	; (8003adc <MX_I2C1_Init+0x30>)
 8003ab6:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003abc:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003abe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ac2:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ac4:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003ac6:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ac8:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003aca:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003acc:	f7fd fd2a 	bl	8001524 <HAL_I2C_Init>
}
 8003ad0:	bd08      	pop	{r3, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200014d4 	.word	0x200014d4
 8003ad8:	40005400 	.word	0x40005400
 8003adc:	000186a0 	.word	0x000186a0

08003ae0 <MX_DMA_Init>:
{
 8003ae0:	b500      	push	{lr}
 8003ae2:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003ae4:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <MX_DMA_Init+0x30>)
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	615a      	str	r2, [r3, #20]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	9301      	str	r3, [sp, #4]
 8003af6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8003af8:	2200      	movs	r2, #0
 8003afa:	4611      	mov	r1, r2
 8003afc:	200c      	movs	r0, #12
 8003afe:	f7fc fec9 	bl	8000894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003b02:	200c      	movs	r0, #12
 8003b04:	f7fc fefa 	bl	80008fc <HAL_NVIC_EnableIRQ>
}
 8003b08:	b003      	add	sp, #12
 8003b0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000

08003b14 <HAL_TIM_PeriodElapsedCallback>:
{
 8003b14:	b508      	push	{r3, lr}
	if (htim->Instance == TIM1)
 8003b16:	6802      	ldr	r2, [r0, #0]
 8003b18:	4b03      	ldr	r3, [pc, #12]	; (8003b28 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d000      	beq.n	8003b20 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 8003b1e:	bd08      	pop	{r3, pc}
		SpgIntVolet();
 8003b20:	f7ff fb8c 	bl	800323c <SpgIntVolet>
}
 8003b24:	e7fb      	b.n	8003b1e <HAL_TIM_PeriodElapsedCallback+0xa>
 8003b26:	bf00      	nop
 8003b28:	40012c00 	.word	0x40012c00

08003b2c <my_HAL_TIM_Base_Start_DMA>:
{
 8003b2c:	b538      	push	{r3, r4, r5, lr}
 8003b2e:	4605      	mov	r5, r0
  if((htim->State == HAL_TIM_STATE_BUSY))
 8003b30:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8003b34:	b2e0      	uxtb	r0, r4
 8003b36:	2802      	cmp	r0, #2
 8003b38:	d017      	beq.n	8003b6a <my_HAL_TIM_Base_Start_DMA+0x3e>
  else if((htim->State == HAL_TIM_STATE_READY))
 8003b3a:	f895 403d 	ldrb.w	r4, [r5, #61]	; 0x3d
 8003b3e:	b2e0      	uxtb	r0, r4
 8003b40:	2801      	cmp	r0, #1
 8003b42:	d104      	bne.n	8003b4e <my_HAL_TIM_Base_Start_DMA+0x22>
    if((SrcAddress == 0U) && (DataLength > 0U))
 8003b44:	b901      	cbnz	r1, 8003b48 <my_HAL_TIM_Base_Start_DMA+0x1c>
 8003b46:	b983      	cbnz	r3, 8003b6a <my_HAL_TIM_Base_Start_DMA+0x3e>
      htim->State = HAL_TIM_STATE_BUSY;
 8003b48:	2002      	movs	r0, #2
 8003b4a:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)SrcAddress, (uint32_t)DstAddress, DataLength);
 8003b4e:	6a28      	ldr	r0, [r5, #32]
 8003b50:	f7fc ff56 	bl	8000a00 <HAL_DMA_Start_IT>
  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
 8003b54:	682a      	ldr	r2, [r5, #0]
 8003b56:	68d3      	ldr	r3, [r2, #12]
 8003b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5c:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8003b5e:	682a      	ldr	r2, [r5, #0]
 8003b60:	6813      	ldr	r3, [r2, #0]
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003b68:	2000      	movs	r0, #0
}
 8003b6a:	bd38      	pop	{r3, r4, r5, pc}

08003b6c <SystemClock_Config>:
{
 8003b6c:	b530      	push	{r4, r5, lr}
 8003b6e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b70:	2400      	movs	r4, #0
 8003b72:	9409      	str	r4, [sp, #36]	; 0x24
 8003b74:	940b      	str	r4, [sp, #44]	; 0x2c
 8003b76:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b78:	9401      	str	r4, [sp, #4]
 8003b7a:	9402      	str	r4, [sp, #8]
 8003b7c:	9403      	str	r4, [sp, #12]
 8003b7e:	9404      	str	r4, [sp, #16]
 8003b80:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003b82:	2201      	movs	r2, #1
 8003b84:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003b86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b8a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003b8c:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003b8e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b90:	2502      	movs	r5, #2
 8003b92:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b94:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003b96:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003b9a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b9c:	a806      	add	r0, sp, #24
 8003b9e:	f7fe f8c3 	bl	8001d28 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ba2:	230f      	movs	r3, #15
 8003ba4:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ba6:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ba8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003baa:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8003bae:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003bb0:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003bb2:	4629      	mov	r1, r5
 8003bb4:	a801      	add	r0, sp, #4
 8003bb6:	f7fe faf5 	bl	80021a4 <HAL_RCC_ClockConfig>
}
 8003bba:	b011      	add	sp, #68	; 0x44
 8003bbc:	bd30      	pop	{r4, r5, pc}
	...

08003bc0 <main>:
{
 8003bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc4:	b084      	sub	sp, #16
  uint8_t TempoImg = 0;
 8003bc6:	2400      	movs	r4, #0
 8003bc8:	f88d 400f 	strb.w	r4, [sp, #15]
  HAL_Init();
 8003bcc:	f7fc fae2 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8003bd0:	f7ff ffcc 	bl	8003b6c <SystemClock_Config>
  MX_GPIO_Init();
 8003bd4:	f7ff fe3e 	bl	8003854 <MX_GPIO_Init>
  MX_TIM1_Init();
 8003bd8:	f7ff feac 	bl	8003934 <MX_TIM1_Init>
  MX_TIM3_Init();
 8003bdc:	f7ff ff00 	bl	80039e0 <MX_TIM3_Init>
  MX_CAN_Init();
 8003be0:	f7ff ff48 	bl	8003a74 <MX_CAN_Init>
  MX_I2C1_Init();
 8003be4:	f7ff ff62 	bl	8003aac <MX_I2C1_Init>
  MX_DMA_Init();
 8003be8:	f7ff ff7a 	bl	8003ae0 <MX_DMA_Init>
  MX_TIM2_Init();
 8003bec:	f7ff fece 	bl	800398c <MX_TIM2_Init>
  for (i=0 ; i != LG_BUFF_IMAGE ; i++)
 8003bf0:	4623      	mov	r3, r4
 8003bf2:	e004      	b.n	8003bfe <main+0x3e>
	 BufferImage[i] = (i << 2);
 8003bf4:	0099      	lsls	r1, r3, #2
 8003bf6:	4a55      	ldr	r2, [pc, #340]	; (8003d4c <main+0x18c>)
 8003bf8:	54d1      	strb	r1, [r2, r3]
  for (i=0 ; i != LG_BUFF_IMAGE ; i++)
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c02:	d1f7      	bne.n	8003bf4 <main+0x34>
  HAL_InitDelayUs();
 8003c04:	f7ff fa8a 	bl	800311c <HAL_InitDelayUs>
  Etat = HAL_TIM_PWM_Start (&htim3, TIM_CHANNEL_3);
 8003c08:	2108      	movs	r1, #8
 8003c0a:	4851      	ldr	r0, [pc, #324]	; (8003d50 <main+0x190>)
 8003c0c:	f7fe ff0e 	bl	8002a2c <HAL_TIM_PWM_Start>
 8003c10:	4b50      	ldr	r3, [pc, #320]	; (8003d54 <main+0x194>)
 8003c12:	7018      	strb	r0, [r3, #0]
  InitBusCAN(&TxHeader, TxData, &sFilterConfig);
 8003c14:	4a50      	ldr	r2, [pc, #320]	; (8003d58 <main+0x198>)
 8003c16:	4951      	ldr	r1, [pc, #324]	; (8003d5c <main+0x19c>)
 8003c18:	4851      	ldr	r0, [pc, #324]	; (8003d60 <main+0x1a0>)
 8003c1a:	f7ff fdc5 	bl	80037a8 <InitBusCAN>
  HAL_Delay(50);
 8003c1e:	2032      	movs	r0, #50	; 0x32
 8003c20:	f7fc fadc 	bl	80001dc <HAL_Delay>
  LecConfigEEP();
 8003c24:	f7ff f898 	bl	8002d58 <LecConfigEEP>
  for (i=0; i != TAILLE_IMAGE ; i++)
 8003c28:	2300      	movs	r3, #0
 8003c2a:	e006      	b.n	8003c3a <main+0x7a>
	  ImageBasse[i] = 0;
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	494d      	ldr	r1, [pc, #308]	; (8003d64 <main+0x1a4>)
 8003c30:	54ca      	strb	r2, [r1, r3]
	  ImageHaute[i] = 0;
 8003c32:	494d      	ldr	r1, [pc, #308]	; (8003d68 <main+0x1a8>)
 8003c34:	54ca      	strb	r2, [r1, r3]
  for (i=0; i != TAILLE_IMAGE ; i++)
 8003c36:	3301      	adds	r3, #1
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3e:	d1f5      	bne.n	8003c2c <main+0x6c>
  ptImageEnc = ImageBasse;
 8003c40:	4c48      	ldr	r4, [pc, #288]	; (8003d64 <main+0x1a4>)
 8003c42:	4b4a      	ldr	r3, [pc, #296]	; (8003d6c <main+0x1ac>)
 8003c44:	601c      	str	r4, [r3, #0]
  HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_CPLT_CB_ID, DMA1_XferCpltCallback);
 8003c46:	4d4a      	ldr	r5, [pc, #296]	; (8003d70 <main+0x1b0>)
 8003c48:	4a4a      	ldr	r2, [pc, #296]	; (8003d74 <main+0x1b4>)
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	f7fc ffb3 	bl	8000bb8 <HAL_DMA_RegisterCallback>
  HAL_DMA_RegisterCallback(&hdma_tim2_up, HAL_DMA_XFER_ERROR_CB_ID, DMA1_XferErrorCallback);
 8003c52:	4a49      	ldr	r2, [pc, #292]	; (8003d78 <main+0x1b8>)
 8003c54:	2102      	movs	r1, #2
 8003c56:	4628      	mov	r0, r5
 8003c58:	f7fc ffae 	bl	8000bb8 <HAL_DMA_RegisterCallback>
  dmaSrcAddress = (uint32_t)ImageBasse;			//(uint32_t)BufferImage;
 8003c5c:	46a0      	mov	r8, r4
 8003c5e:	4b47      	ldr	r3, [pc, #284]	; (8003d7c <main+0x1bc>)
 8003c60:	601c      	str	r4, [r3, #0]
  dmaDstAddress = (uint32_t)(&(GPIOB->ODR))+1;
 8003c62:	4a47      	ldr	r2, [pc, #284]	; (8003d80 <main+0x1c0>)
 8003c64:	4b47      	ldr	r3, [pc, #284]	; (8003d84 <main+0x1c4>)
 8003c66:	601a      	str	r2, [r3, #0]
  dmaDataLength = TAILLE_IMAGE;					//LG_BUFF_IMAGE;
 8003c68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c6c:	4946      	ldr	r1, [pc, #280]	; (8003d88 <main+0x1c8>)
 8003c6e:	600b      	str	r3, [r1, #0]
  Etat = my_HAL_TIM_Base_Start_DMA(&htim2, dmaSrcAddress, dmaDstAddress, dmaDataLength);
 8003c70:	4621      	mov	r1, r4
 8003c72:	4846      	ldr	r0, [pc, #280]	; (8003d8c <main+0x1cc>)
 8003c74:	f7ff ff5a 	bl	8003b2c <my_HAL_TIM_Base_Start_DMA>
 8003c78:	4b36      	ldr	r3, [pc, #216]	; (8003d54 <main+0x194>)
 8003c7a:	7018      	strb	r0, [r3, #0]
 8003c7c:	2700      	movs	r7, #0
 8003c7e:	463e      	mov	r6, r7
 8003c80:	463c      	mov	r4, r7
 8003c82:	e047      	b.n	8003d14 <main+0x154>
		 if (AppelImg.PageHaut == VRAI)
 8003c84:	4b42      	ldr	r3, [pc, #264]	; (8003d90 <main+0x1d0>)
 8003c86:	785b      	ldrb	r3, [r3, #1]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d008      	beq.n	8003c9e <main+0xde>
			AppImageFond(AppelImg.NumImage, ImageBasse);
 8003c8c:	4935      	ldr	r1, [pc, #212]	; (8003d64 <main+0x1a4>)
 8003c8e:	4b40      	ldr	r3, [pc, #256]	; (8003d90 <main+0x1d0>)
 8003c90:	7898      	ldrb	r0, [r3, #2]
 8003c92:	f7ff f8bb 	bl	8002e0c <AppImageFond>
	     AppelImg.MajImg = FAUX;
 8003c96:	4b3e      	ldr	r3, [pc, #248]	; (8003d90 <main+0x1d0>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
 8003c9c:	e03e      	b.n	8003d1c <main+0x15c>
			AppImageFond(AppelImg.NumImage, ImageHaute);
 8003c9e:	4932      	ldr	r1, [pc, #200]	; (8003d68 <main+0x1a8>)
 8003ca0:	4b3b      	ldr	r3, [pc, #236]	; (8003d90 <main+0x1d0>)
 8003ca2:	7898      	ldrb	r0, [r3, #2]
 8003ca4:	f7ff f8b2 	bl	8002e0c <AppImageFond>
 8003ca8:	e7f5      	b.n	8003c96 <main+0xd6>
	     GesBandeauInit(&TempoImg, &AppelImg, ImageHaute, ImageBasse);
 8003caa:	4b2e      	ldr	r3, [pc, #184]	; (8003d64 <main+0x1a4>)
 8003cac:	4a2e      	ldr	r2, [pc, #184]	; (8003d68 <main+0x1a8>)
 8003cae:	4938      	ldr	r1, [pc, #224]	; (8003d90 <main+0x1d0>)
 8003cb0:	f10d 000f 	add.w	r0, sp, #15
 8003cb4:	f7ff f96a 	bl	8002f8c <GesBandeauInit>
	     ModeEnCoursPrec = ModeEnCoursLoc;
 8003cb8:	462e      	mov	r6, r5
	if (AppelImg.Tempo2Img != 0)
 8003cba:	4b35      	ldr	r3, [pc, #212]	; (8003d90 <main+0x1d0>)
 8003cbc:	79da      	ldrb	r2, [r3, #7]
 8003cbe:	b1ca      	cbz	r2, 8003cf4 <main+0x134>
	     TempoImg++;
 8003cc0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	f88d 300f 	strb.w	r3, [sp, #15]
	     if (TempoImg == AppelImg.Tempo2Img)
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d114      	bne.n	8003cfa <main+0x13a>
	         TempoImg = 0;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	f88d 300f 	strb.w	r3, [sp, #15]
	         if (PageEnc == BASSE)
 8003cd6:	b937      	cbnz	r7, 8003ce6 <main+0x126>
	        	 htim2.hdma[TIM_DMA_ID_UPDATE]->Instance->CMAR = (uint32_t)ImageHaute;
 8003cd8:	4b2c      	ldr	r3, [pc, #176]	; (8003d8c <main+0x1cc>)
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a22      	ldr	r2, [pc, #136]	; (8003d68 <main+0x1a8>)
 8003ce0:	60da      	str	r2, [r3, #12]
	        	 PageEnc = HAUTE;
 8003ce2:	2701      	movs	r7, #1
 8003ce4:	e009      	b.n	8003cfa <main+0x13a>
	         	 htim2.hdma[TIM_DMA_ID_UPDATE]->Instance->CMAR = (uint32_t)ImageBasse;
 8003ce6:	4b29      	ldr	r3, [pc, #164]	; (8003d8c <main+0x1cc>)
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f8c3 800c 	str.w	r8, [r3, #12]
	         	 PageEnc = BASSE;
 8003cf0:	2700      	movs	r7, #0
 8003cf2:	e002      	b.n	8003cfa <main+0x13a>
	     TempoImg = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f88d 300f 	strb.w	r3, [sp, #15]
	CptWDog++;
 8003cfa:	3401      	adds	r4, #1
 8003cfc:	b2e4      	uxtb	r4, r4
    if (CptWDog == TEMPO_WDOG)
 8003cfe:	2c14      	cmp	r4, #20
 8003d00:	d105      	bne.n	8003d0e <main+0x14e>
    	HAL_GPIO_TogglePin (LED_BP_GPIO_Port, LED_BP_Pin);
 8003d02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d06:	4823      	ldr	r0, [pc, #140]	; (8003d94 <main+0x1d4>)
 8003d08:	f7fd f97a 	bl	8001000 <HAL_GPIO_TogglePin>
    	CptWDog = 0;
 8003d0c:	2400      	movs	r4, #0
  	HAL_Delay(10);
 8003d0e:	200a      	movs	r0, #10
 8003d10:	f7fc fa64 	bl	80001dc <HAL_Delay>
	if (AppelImg.MajImg == VRAI)
 8003d14:	4b1e      	ldr	r3, [pc, #120]	; (8003d90 <main+0x1d0>)
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d0b3      	beq.n	8003c84 <main+0xc4>
	GesCliBandeau (&AppelImg);
 8003d1c:	481c      	ldr	r0, [pc, #112]	; (8003d90 <main+0x1d0>)
 8003d1e:	f7ff f8c7 	bl	8002eb0 <GesCliBandeau>
	ModeEnCoursLoc = ModeEnCours;
 8003d22:	4b1d      	ldr	r3, [pc, #116]	; (8003d98 <main+0x1d8>)
 8003d24:	781d      	ldrb	r5, [r3, #0]
	if (ModeEnCoursLoc == RETROPI)
 8003d26:	2d00      	cmp	r5, #0
 8003d28:	d0bf      	beq.n	8003caa <main+0xea>
	else if ((ModeEnCoursLoc != ModeEnCoursPrec) && (MemITTimer == 0))
 8003d2a:	42ae      	cmp	r6, r5
 8003d2c:	d0c5      	beq.n	8003cba <main+0xfa>
 8003d2e:	4b1b      	ldr	r3, [pc, #108]	; (8003d9c <main+0x1dc>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1c1      	bne.n	8003cba <main+0xfa>
	     GesBandeauJeu(&TempoImg, ModeEnCoursLoc, &AppelImg,  ImageHaute, ImageBasse);
 8003d36:	4b0b      	ldr	r3, [pc, #44]	; (8003d64 <main+0x1a4>)
 8003d38:	9300      	str	r3, [sp, #0]
 8003d3a:	4b0b      	ldr	r3, [pc, #44]	; (8003d68 <main+0x1a8>)
 8003d3c:	4a14      	ldr	r2, [pc, #80]	; (8003d90 <main+0x1d0>)
 8003d3e:	4629      	mov	r1, r5
 8003d40:	f10d 000f 	add.w	r0, sp, #15
 8003d44:	f7ff f98e 	bl	8003064 <GesBandeauJeu>
	     ModeEnCoursPrec = ModeEnCoursLoc;
 8003d48:	462e      	mov	r6, r5
 8003d4a:	e7b6      	b.n	8003cba <main+0xfa>
 8003d4c:	200013d0 	.word	0x200013d0
 8003d50:	2000259c 	.word	0x2000259c
 8003d54:	20002570 	.word	0x20002570
 8003d58:	20000150 	.word	0x20000150
 8003d5c:	20000384 	.word	0x20000384
 8003d60:	200003b0 	.word	0x200003b0
 8003d64:	200003d0 	.word	0x200003d0
 8003d68:	20001570 	.word	0x20001570
 8003d6c:	200014d0 	.word	0x200014d0
 8003d70:	2000152c 	.word	0x2000152c
 8003d74:	08003839 	.word	0x08003839
 8003d78:	08003845 	.word	0x08003845
 8003d7c:	20002630 	.word	0x20002630
 8003d80:	40010c0d 	.word	0x40010c0d
 8003d84:	20001528 	.word	0x20001528
 8003d88:	2000262c 	.word	0x2000262c
 8003d8c:	20002634 	.word	0x20002634
 8003d90:	200003c8 	.word	0x200003c8
 8003d94:	40011000 	.word	0x40011000
 8003d98:	200000d4 	.word	0x200000d4
 8003d9c:	200000c6 	.word	0x200000c6

08003da0 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003da0:	4770      	bx	lr
	...

08003da4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003da4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003da6:	4b0e      	ldr	r3, [pc, #56]	; (8003de0 <HAL_MspInit+0x3c>)
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	619a      	str	r2, [r3, #24]
 8003db0:	699a      	ldr	r2, [r3, #24]
 8003db2:	f002 0201 	and.w	r2, r2, #1
 8003db6:	9200      	str	r2, [sp, #0]
 8003db8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dba:	69da      	ldr	r2, [r3, #28]
 8003dbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003dc0:	61da      	str	r2, [r3, #28]
 8003dc2:	69db      	ldr	r3, [r3, #28]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	9301      	str	r3, [sp, #4]
 8003dca:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003dcc:	4a05      	ldr	r2, [pc, #20]	; (8003de4 <HAL_MspInit+0x40>)
 8003dce:	6853      	ldr	r3, [r2, #4]
 8003dd0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003dd4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003dd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003dda:	b002      	add	sp, #8
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000
 8003de4:	40010000 	.word	0x40010000

08003de8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003de8:	b530      	push	{r4, r5, lr}
 8003dea:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dec:	2300      	movs	r3, #0
 8003dee:	9302      	str	r3, [sp, #8]
 8003df0:	9303      	str	r3, [sp, #12]
 8003df2:	9304      	str	r3, [sp, #16]
 8003df4:	9305      	str	r3, [sp, #20]
  if(hcan->Instance==CAN1)
 8003df6:	6802      	ldr	r2, [r0, #0]
 8003df8:	4b1f      	ldr	r3, [pc, #124]	; (8003e78 <HAL_CAN_MspInit+0x90>)
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d001      	beq.n	8003e02 <HAL_CAN_MspInit+0x1a>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003dfe:	b007      	add	sp, #28
 8003e00:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003e02:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003e0c:	61da      	str	r2, [r3, #28]
 8003e0e:	69da      	ldr	r2, [r3, #28]
 8003e10:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003e14:	9200      	str	r2, [sp, #0]
 8003e16:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e18:	699a      	ldr	r2, [r3, #24]
 8003e1a:	f042 0204 	orr.w	r2, r2, #4
 8003e1e:	619a      	str	r2, [r3, #24]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	9301      	str	r3, [sp, #4]
 8003e28:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003e2a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e2e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e30:	2400      	movs	r4, #0
 8003e32:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e34:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e36:	4d11      	ldr	r5, [pc, #68]	; (8003e7c <HAL_CAN_MspInit+0x94>)
 8003e38:	a902      	add	r1, sp, #8
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f7fc ffca 	bl	8000dd4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003e40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e44:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e46:	2302      	movs	r3, #2
 8003e48:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e4e:	a902      	add	r1, sp, #8
 8003e50:	4628      	mov	r0, r5
 8003e52:	f7fc ffbf 	bl	8000dd4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 4, 0);
 8003e56:	4622      	mov	r2, r4
 8003e58:	2104      	movs	r1, #4
 8003e5a:	2014      	movs	r0, #20
 8003e5c:	f7fc fd1a 	bl	8000894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003e60:	2014      	movs	r0, #20
 8003e62:	f7fc fd4b 	bl	80008fc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8003e66:	4622      	mov	r2, r4
 8003e68:	2105      	movs	r1, #5
 8003e6a:	2015      	movs	r0, #21
 8003e6c:	f7fc fd12 	bl	8000894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003e70:	2015      	movs	r0, #21
 8003e72:	f7fc fd43 	bl	80008fc <HAL_NVIC_EnableIRQ>
}
 8003e76:	e7c2      	b.n	8003dfe <HAL_CAN_MspInit+0x16>
 8003e78:	40006400 	.word	0x40006400
 8003e7c:	40010800 	.word	0x40010800

08003e80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e80:	b500      	push	{lr}
 8003e82:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e84:	2300      	movs	r3, #0
 8003e86:	9302      	str	r3, [sp, #8]
 8003e88:	9303      	str	r3, [sp, #12]
 8003e8a:	9304      	str	r3, [sp, #16]
 8003e8c:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C1)
 8003e8e:	6802      	ldr	r2, [r0, #0]
 8003e90:	4b12      	ldr	r3, [pc, #72]	; (8003edc <HAL_I2C_MspInit+0x5c>)
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d002      	beq.n	8003e9c <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */
  //############### ATTENTION au bug horloge I2C ##############
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003e96:	b007      	add	sp, #28
 8003e98:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e9c:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 8003ea0:	699a      	ldr	r2, [r3, #24]
 8003ea2:	f042 0208 	orr.w	r2, r2, #8
 8003ea6:	619a      	str	r2, [r3, #24]
 8003ea8:	699a      	ldr	r2, [r3, #24]
 8003eaa:	f002 0208 	and.w	r2, r2, #8
 8003eae:	9200      	str	r2, [sp, #0]
 8003eb0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003eb8:	61da      	str	r2, [r3, #28]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ec0:	9301      	str	r3, [sp, #4]
 8003ec2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ec4:	23c0      	movs	r3, #192	; 0xc0
 8003ec6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ec8:	2312      	movs	r3, #18
 8003eca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed0:	a902      	add	r1, sp, #8
 8003ed2:	4803      	ldr	r0, [pc, #12]	; (8003ee0 <HAL_I2C_MspInit+0x60>)
 8003ed4:	f7fc ff7e 	bl	8000dd4 <HAL_GPIO_Init>
}
 8003ed8:	e7dd      	b.n	8003e96 <HAL_I2C_MspInit+0x16>
 8003eda:	bf00      	nop
 8003edc:	40005400 	.word	0x40005400
 8003ee0:	40010c00 	.word	0x40010c00

08003ee4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003ee4:	b510      	push	{r4, lr}
 8003ee6:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8003ee8:	6803      	ldr	r3, [r0, #0]
 8003eea:	4a2b      	ldr	r2, [pc, #172]	; (8003f98 <HAL_TIM_Base_MspInit+0xb4>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d008      	beq.n	8003f02 <HAL_TIM_Base_MspInit+0x1e>
 8003ef0:	4604      	mov	r4, r0
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef6:	d017      	beq.n	8003f28 <HAL_TIM_Base_MspInit+0x44>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003ef8:	4a28      	ldr	r2, [pc, #160]	; (8003f9c <HAL_TIM_Base_MspInit+0xb8>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d041      	beq.n	8003f82 <HAL_TIM_Base_MspInit+0x9e>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003efe:	b004      	add	sp, #16
 8003f00:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f02:	4b27      	ldr	r3, [pc, #156]	; (8003fa0 <HAL_TIM_Base_MspInit+0xbc>)
 8003f04:	699a      	ldr	r2, [r3, #24]
 8003f06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f0a:	619a      	str	r2, [r3, #24]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f12:	9301      	str	r3, [sp, #4]
 8003f14:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 8003f16:	2200      	movs	r2, #0
 8003f18:	2102      	movs	r1, #2
 8003f1a:	2019      	movs	r0, #25
 8003f1c:	f7fc fcba 	bl	8000894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003f20:	2019      	movs	r0, #25
 8003f22:	f7fc fceb 	bl	80008fc <HAL_NVIC_EnableIRQ>
 8003f26:	e7ea      	b.n	8003efe <HAL_TIM_Base_MspInit+0x1a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f28:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003f2c:	69da      	ldr	r2, [r3, #28]
 8003f2e:	f042 0201 	orr.w	r2, r2, #1
 8003f32:	61da      	str	r2, [r3, #28]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	9302      	str	r3, [sp, #8]
 8003f3c:	9b02      	ldr	r3, [sp, #8]
    hdma_tim2_up.Instance = DMA1_Channel2;
 8003f3e:	4819      	ldr	r0, [pc, #100]	; (8003fa4 <HAL_TIM_Base_MspInit+0xc0>)
 8003f40:	4b19      	ldr	r3, [pc, #100]	; (8003fa8 <HAL_TIM_Base_MspInit+0xc4>)
 8003f42:	6003      	str	r3, [r0, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f44:	2310      	movs	r3, #16
 8003f46:	6043      	str	r3, [r0, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	6083      	str	r3, [r0, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8003f4c:	2280      	movs	r2, #128	; 0x80
 8003f4e:	60c2      	str	r2, [r0, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f50:	6103      	str	r3, [r0, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f52:	6143      	str	r3, [r0, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8003f54:	2320      	movs	r3, #32
 8003f56:	6183      	str	r3, [r0, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 8003f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f5c:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8003f5e:	f7fc fd19 	bl	8000994 <HAL_DMA_Init>
 8003f62:	b958      	cbnz	r0, 8003f7c <HAL_TIM_Base_MspInit+0x98>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8003f64:	4b0f      	ldr	r3, [pc, #60]	; (8003fa4 <HAL_TIM_Base_MspInit+0xc0>)
 8003f66:	6223      	str	r3, [r4, #32]
 8003f68:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	201c      	movs	r0, #28
 8003f70:	f7fc fc90 	bl	8000894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003f74:	201c      	movs	r0, #28
 8003f76:	f7fc fcc1 	bl	80008fc <HAL_NVIC_EnableIRQ>
 8003f7a:	e7c0      	b.n	8003efe <HAL_TIM_Base_MspInit+0x1a>
      Error_Handler();
 8003f7c:	f7ff ff10 	bl	8003da0 <Error_Handler>
 8003f80:	e7f0      	b.n	8003f64 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f82:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <HAL_TIM_Base_MspInit+0xbc>)
 8003f84:	69da      	ldr	r2, [r3, #28]
 8003f86:	f042 0202 	orr.w	r2, r2, #2
 8003f8a:	61da      	str	r2, [r3, #28]
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	9303      	str	r3, [sp, #12]
 8003f94:	9b03      	ldr	r3, [sp, #12]
}
 8003f96:	e7b2      	b.n	8003efe <HAL_TIM_Base_MspInit+0x1a>
 8003f98:	40012c00 	.word	0x40012c00
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	2000152c 	.word	0x2000152c
 8003fa8:	4002001c 	.word	0x4002001c

08003fac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003fac:	b500      	push	{lr}
 8003fae:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	9302      	str	r3, [sp, #8]
 8003fb4:	9303      	str	r3, [sp, #12]
 8003fb6:	9304      	str	r3, [sp, #16]
 8003fb8:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM3)
 8003fba:	6802      	ldr	r2, [r0, #0]
 8003fbc:	4b0d      	ldr	r3, [pc, #52]	; (8003ff4 <HAL_TIM_MspPostInit+0x48>)
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d002      	beq.n	8003fc8 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003fc2:	b007      	add	sp, #28
 8003fc4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fc8:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8003fcc:	699a      	ldr	r2, [r3, #24]
 8003fce:	f042 0208 	orr.w	r2, r2, #8
 8003fd2:	619a      	str	r2, [r3, #24]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f003 0308 	and.w	r3, r3, #8
 8003fda:	9301      	str	r3, [sp, #4]
 8003fdc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fe8:	a902      	add	r1, sp, #8
 8003fea:	4803      	ldr	r0, [pc, #12]	; (8003ff8 <HAL_TIM_MspPostInit+0x4c>)
 8003fec:	f7fc fef2 	bl	8000dd4 <HAL_GPIO_Init>
}
 8003ff0:	e7e7      	b.n	8003fc2 <HAL_TIM_MspPostInit+0x16>
 8003ff2:	bf00      	nop
 8003ff4:	40000400 	.word	0x40000400
 8003ff8:	40010c00 	.word	0x40010c00

08003ffc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ffc:	4770      	bx	lr

08003ffe <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ffe:	e7fe      	b.n	8003ffe <HardFault_Handler>

08004000 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004000:	e7fe      	b.n	8004000 <MemManage_Handler>

08004002 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004002:	e7fe      	b.n	8004002 <BusFault_Handler>

08004004 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004004:	e7fe      	b.n	8004004 <UsageFault_Handler>

08004006 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004006:	4770      	bx	lr

08004008 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004008:	4770      	bx	lr

0800400a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800400a:	4770      	bx	lr

0800400c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800400c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800400e:	f7fc f8d3 	bl	80001b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004012:	bd08      	pop	{r3, pc}

08004014 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004014:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8004016:	4802      	ldr	r0, [pc, #8]	; (8004020 <DMA1_Channel2_IRQHandler+0xc>)
 8004018:	f7fc fd2c 	bl	8000a74 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800401c:	bd08      	pop	{r3, pc}
 800401e:	bf00      	nop
 8004020:	2000152c 	.word	0x2000152c

08004024 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004024:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004026:	4802      	ldr	r0, [pc, #8]	; (8004030 <USB_LP_CAN1_RX0_IRQHandler+0xc>)
 8004028:	f7fc fafc 	bl	8000624 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800402c:	bd08      	pop	{r3, pc}
 800402e:	bf00      	nop
 8004030:	20002574 	.word	0x20002574

08004034 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004034:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004036:	4802      	ldr	r0, [pc, #8]	; (8004040 <CAN1_RX1_IRQHandler+0xc>)
 8004038:	f7fc faf4 	bl	8000624 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800403c:	bd08      	pop	{r3, pc}
 800403e:	bf00      	nop
 8004040:	20002574 	.word	0x20002574

08004044 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004044:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004046:	4802      	ldr	r0, [pc, #8]	; (8004050 <TIM1_UP_IRQHandler+0xc>)
 8004048:	f7fe fa7c 	bl	8002544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800404c:	bd08      	pop	{r3, pc}
 800404e:	bf00      	nop
 8004050:	200025e4 	.word	0x200025e4

08004054 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004054:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */
  HAL_GPIO_WritePin(DBG1_GPIO_Port,DBG1_Pin, GPIO_PIN_SET);
 8004056:	2201      	movs	r2, #1
 8004058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800405c:	480a      	ldr	r0, [pc, #40]	; (8004088 <TIM2_IRQHandler+0x34>)
 800405e:	f7fc ffc9 	bl	8000ff4 <HAL_GPIO_WritePin>
  /* TIM Update event */
  //if (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE) != RESET)
  //{
     if (__HAL_TIM_GET_IT_SOURCE(&htim2, TIM_IT_UPDATE) != RESET)
 8004062:	4b0a      	ldr	r3, [pc, #40]	; (800408c <TIM2_IRQHandler+0x38>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68da      	ldr	r2, [r3, #12]
 8004068:	f012 0f01 	tst.w	r2, #1
 800406c:	d002      	beq.n	8004074 <TIM2_IRQHandler+0x20>
     {
        __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 800406e:	f06f 0201 	mvn.w	r2, #1
 8004072:	611a      	str	r2, [r3, #16]
  //###############################################################//
  /* USER CODE END TIM2_IRQn 0 */
  //HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
  //HAL_GPIO_TogglePin(DBG1_GPIO_Port,DBG1_Pin);
  SpgIntMatrice();
 8004074:	f7ff f86a 	bl	800314c <SpgIntMatrice>

  HAL_GPIO_WritePin(DBG1_GPIO_Port,DBG1_Pin, GPIO_PIN_RESET);
 8004078:	2200      	movs	r2, #0
 800407a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800407e:	4802      	ldr	r0, [pc, #8]	; (8004088 <TIM2_IRQHandler+0x34>)
 8004080:	f7fc ffb8 	bl	8000ff4 <HAL_GPIO_WritePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 8004084:	bd08      	pop	{r3, pc}
 8004086:	bf00      	nop
 8004088:	40010800 	.word	0x40010800
 800408c:	20002634 	.word	0x20002634

08004090 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004090:	2001      	movs	r0, #1
 8004092:	4770      	bx	lr

08004094 <_kill>:

int _kill(int pid, int sig)
{
 8004094:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004096:	f000 f89f 	bl	80041d8 <__errno>
 800409a:	2316      	movs	r3, #22
 800409c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800409e:	f04f 30ff 	mov.w	r0, #4294967295
 80040a2:	bd08      	pop	{r3, pc}

080040a4 <_exit>:

void _exit (int status)
{
 80040a4:	b508      	push	{r3, lr}
	_kill(status, -1);
 80040a6:	f04f 31ff 	mov.w	r1, #4294967295
 80040aa:	f7ff fff3 	bl	8004094 <_kill>
	while (1) {}		/* Make sure we hang here */
 80040ae:	e7fe      	b.n	80040ae <_exit+0xa>

080040b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80040b0:	b570      	push	{r4, r5, r6, lr}
 80040b2:	460c      	mov	r4, r1
 80040b4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040b6:	2500      	movs	r5, #0
 80040b8:	42b5      	cmp	r5, r6
 80040ba:	da07      	bge.n	80040cc <_read+0x1c>
	{
		*ptr++ = __io_getchar();
 80040bc:	f3af 8000 	nop.w
 80040c0:	4621      	mov	r1, r4
 80040c2:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040c6:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 80040c8:	460c      	mov	r4, r1
 80040ca:	e7f5      	b.n	80040b8 <_read+0x8>
	}

return len;
}
 80040cc:	4630      	mov	r0, r6
 80040ce:	bd70      	pop	{r4, r5, r6, pc}

080040d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	460c      	mov	r4, r1
 80040d4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040d6:	2500      	movs	r5, #0
 80040d8:	42b5      	cmp	r5, r6
 80040da:	da05      	bge.n	80040e8 <_write+0x18>
	{
		__io_putchar(*ptr++);
 80040dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80040e0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80040e4:	3501      	adds	r5, #1
 80040e6:	e7f7      	b.n	80040d8 <_write+0x8>
	}
	return len;
}
 80040e8:	4630      	mov	r0, r6
 80040ea:	bd70      	pop	{r4, r5, r6, pc}

080040ec <_sbrk>:

caddr_t _sbrk(int incr)
{
 80040ec:	b508      	push	{r3, lr}
 80040ee:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80040f0:	4a0b      	ldr	r2, [pc, #44]	; (8004120 <_sbrk+0x34>)
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	b142      	cbz	r2, 8004108 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80040f6:	4a0a      	ldr	r2, [pc, #40]	; (8004120 <_sbrk+0x34>)
 80040f8:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80040fa:	4403      	add	r3, r0
 80040fc:	466a      	mov	r2, sp
 80040fe:	4293      	cmp	r3, r2
 8004100:	d806      	bhi.n	8004110 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8004102:	4a07      	ldr	r2, [pc, #28]	; (8004120 <_sbrk+0x34>)
 8004104:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8004106:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8004108:	4a05      	ldr	r2, [pc, #20]	; (8004120 <_sbrk+0x34>)
 800410a:	4906      	ldr	r1, [pc, #24]	; (8004124 <_sbrk+0x38>)
 800410c:	6011      	str	r1, [r2, #0]
 800410e:	e7f2      	b.n	80040f6 <_sbrk+0xa>
		errno = ENOMEM;
 8004110:	f000 f862 	bl	80041d8 <__errno>
 8004114:	230c      	movs	r3, #12
 8004116:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004118:	f04f 30ff 	mov.w	r0, #4294967295
 800411c:	e7f3      	b.n	8004106 <_sbrk+0x1a>
 800411e:	bf00      	nop
 8004120:	200000f8 	.word	0x200000f8
 8004124:	20002690 	.word	0x20002690

08004128 <_close>:

int _close(int file)
{
	return -1;
}
 8004128:	f04f 30ff 	mov.w	r0, #4294967295
 800412c:	4770      	bx	lr

0800412e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800412e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004132:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004134:	2000      	movs	r0, #0
 8004136:	4770      	bx	lr

08004138 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004138:	2001      	movs	r0, #1
 800413a:	4770      	bx	lr

0800413c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800413c:	2000      	movs	r0, #0
 800413e:	4770      	bx	lr

08004140 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004140:	4b0f      	ldr	r3, [pc, #60]	; (8004180 <SystemInit+0x40>)
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	f042 0201 	orr.w	r2, r2, #1
 8004148:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800414a:	6859      	ldr	r1, [r3, #4]
 800414c:	4a0d      	ldr	r2, [pc, #52]	; (8004184 <SystemInit+0x44>)
 800414e:	400a      	ands	r2, r1
 8004150:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004158:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800415c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004164:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800416c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800416e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004172:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004174:	4b04      	ldr	r3, [pc, #16]	; (8004188 <SystemInit+0x48>)
 8004176:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800417a:	609a      	str	r2, [r3, #8]
#endif 
}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40021000 	.word	0x40021000
 8004184:	f8ff0000 	.word	0xf8ff0000
 8004188:	e000ed00 	.word	0xe000ed00

0800418c <Reset_Handler>:
 800418c:	2100      	movs	r1, #0
 800418e:	e003      	b.n	8004198 <LoopCopyDataInit>

08004190 <CopyDataInit>:
 8004190:	4b0b      	ldr	r3, [pc, #44]	; (80041c0 <LoopFillZerobss+0x14>)
 8004192:	585b      	ldr	r3, [r3, r1]
 8004194:	5043      	str	r3, [r0, r1]
 8004196:	3104      	adds	r1, #4

08004198 <LoopCopyDataInit>:
 8004198:	480a      	ldr	r0, [pc, #40]	; (80041c4 <LoopFillZerobss+0x18>)
 800419a:	4b0b      	ldr	r3, [pc, #44]	; (80041c8 <LoopFillZerobss+0x1c>)
 800419c:	1842      	adds	r2, r0, r1
 800419e:	429a      	cmp	r2, r3
 80041a0:	d3f6      	bcc.n	8004190 <CopyDataInit>
 80041a2:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <LoopFillZerobss+0x20>)
 80041a4:	e002      	b.n	80041ac <LoopFillZerobss>

080041a6 <FillZerobss>:
 80041a6:	2300      	movs	r3, #0
 80041a8:	f842 3b04 	str.w	r3, [r2], #4

080041ac <LoopFillZerobss>:
 80041ac:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <LoopFillZerobss+0x24>)
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d3f9      	bcc.n	80041a6 <FillZerobss>
 80041b2:	f7ff ffc5 	bl	8004140 <SystemInit>
 80041b6:	f000 f815 	bl	80041e4 <__libc_init_array>
 80041ba:	f7ff fd01 	bl	8003bc0 <main>
 80041be:	4770      	bx	lr
 80041c0:	080053fc 	.word	0x080053fc
 80041c4:	20000000 	.word	0x20000000
 80041c8:	20000094 	.word	0x20000094
 80041cc:	20000098 	.word	0x20000098
 80041d0:	2000268c 	.word	0x2000268c

080041d4 <ADC1_2_IRQHandler>:
 80041d4:	e7fe      	b.n	80041d4 <ADC1_2_IRQHandler>
	...

080041d8 <__errno>:
 80041d8:	4b01      	ldr	r3, [pc, #4]	; (80041e0 <__errno+0x8>)
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000030 	.word	0x20000030

080041e4 <__libc_init_array>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	2600      	movs	r6, #0
 80041e8:	4d0c      	ldr	r5, [pc, #48]	; (800421c <__libc_init_array+0x38>)
 80041ea:	4c0d      	ldr	r4, [pc, #52]	; (8004220 <__libc_init_array+0x3c>)
 80041ec:	1b64      	subs	r4, r4, r5
 80041ee:	10a4      	asrs	r4, r4, #2
 80041f0:	42a6      	cmp	r6, r4
 80041f2:	d109      	bne.n	8004208 <__libc_init_array+0x24>
 80041f4:	f001 f82e 	bl	8005254 <_init>
 80041f8:	2600      	movs	r6, #0
 80041fa:	4d0a      	ldr	r5, [pc, #40]	; (8004224 <__libc_init_array+0x40>)
 80041fc:	4c0a      	ldr	r4, [pc, #40]	; (8004228 <__libc_init_array+0x44>)
 80041fe:	1b64      	subs	r4, r4, r5
 8004200:	10a4      	asrs	r4, r4, #2
 8004202:	42a6      	cmp	r6, r4
 8004204:	d105      	bne.n	8004212 <__libc_init_array+0x2e>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	f855 3b04 	ldr.w	r3, [r5], #4
 800420c:	4798      	blx	r3
 800420e:	3601      	adds	r6, #1
 8004210:	e7ee      	b.n	80041f0 <__libc_init_array+0xc>
 8004212:	f855 3b04 	ldr.w	r3, [r5], #4
 8004216:	4798      	blx	r3
 8004218:	3601      	adds	r6, #1
 800421a:	e7f2      	b.n	8004202 <__libc_init_array+0x1e>
 800421c:	080053f4 	.word	0x080053f4
 8004220:	080053f4 	.word	0x080053f4
 8004224:	080053f4 	.word	0x080053f4
 8004228:	080053f8 	.word	0x080053f8

0800422c <memset>:
 800422c:	4603      	mov	r3, r0
 800422e:	4402      	add	r2, r0
 8004230:	4293      	cmp	r3, r2
 8004232:	d100      	bne.n	8004236 <memset+0xa>
 8004234:	4770      	bx	lr
 8004236:	f803 1b01 	strb.w	r1, [r3], #1
 800423a:	e7f9      	b.n	8004230 <memset+0x4>

0800423c <rand>:
 800423c:	4b17      	ldr	r3, [pc, #92]	; (800429c <rand+0x60>)
 800423e:	b510      	push	{r4, lr}
 8004240:	681c      	ldr	r4, [r3, #0]
 8004242:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004244:	b9b3      	cbnz	r3, 8004274 <rand+0x38>
 8004246:	2018      	movs	r0, #24
 8004248:	f000 f868 	bl	800431c <malloc>
 800424c:	4602      	mov	r2, r0
 800424e:	63a0      	str	r0, [r4, #56]	; 0x38
 8004250:	b920      	cbnz	r0, 800425c <rand+0x20>
 8004252:	214e      	movs	r1, #78	; 0x4e
 8004254:	4b12      	ldr	r3, [pc, #72]	; (80042a0 <rand+0x64>)
 8004256:	4813      	ldr	r0, [pc, #76]	; (80042a4 <rand+0x68>)
 8004258:	f000 f830 	bl	80042bc <__assert_func>
 800425c:	4912      	ldr	r1, [pc, #72]	; (80042a8 <rand+0x6c>)
 800425e:	4b13      	ldr	r3, [pc, #76]	; (80042ac <rand+0x70>)
 8004260:	e9c0 1300 	strd	r1, r3, [r0]
 8004264:	4b12      	ldr	r3, [pc, #72]	; (80042b0 <rand+0x74>)
 8004266:	2100      	movs	r1, #0
 8004268:	6083      	str	r3, [r0, #8]
 800426a:	230b      	movs	r3, #11
 800426c:	8183      	strh	r3, [r0, #12]
 800426e:	2001      	movs	r0, #1
 8004270:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004274:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004276:	480f      	ldr	r0, [pc, #60]	; (80042b4 <rand+0x78>)
 8004278:	690a      	ldr	r2, [r1, #16]
 800427a:	694b      	ldr	r3, [r1, #20]
 800427c:	4350      	muls	r0, r2
 800427e:	4c0e      	ldr	r4, [pc, #56]	; (80042b8 <rand+0x7c>)
 8004280:	fb04 0003 	mla	r0, r4, r3, r0
 8004284:	fba2 3404 	umull	r3, r4, r2, r4
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	4404      	add	r4, r0
 800428c:	f144 0000 	adc.w	r0, r4, #0
 8004290:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8004294:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004298:	bd10      	pop	{r4, pc}
 800429a:	bf00      	nop
 800429c:	20000030 	.word	0x20000030
 80042a0:	080052ac 	.word	0x080052ac
 80042a4:	080052c3 	.word	0x080052c3
 80042a8:	abcd330e 	.word	0xabcd330e
 80042ac:	e66d1234 	.word	0xe66d1234
 80042b0:	0005deec 	.word	0x0005deec
 80042b4:	5851f42d 	.word	0x5851f42d
 80042b8:	4c957f2d 	.word	0x4c957f2d

080042bc <__assert_func>:
 80042bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80042be:	4614      	mov	r4, r2
 80042c0:	461a      	mov	r2, r3
 80042c2:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <__assert_func+0x2c>)
 80042c4:	4605      	mov	r5, r0
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68d8      	ldr	r0, [r3, #12]
 80042ca:	b14c      	cbz	r4, 80042e0 <__assert_func+0x24>
 80042cc:	4b07      	ldr	r3, [pc, #28]	; (80042ec <__assert_func+0x30>)
 80042ce:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80042d2:	9100      	str	r1, [sp, #0]
 80042d4:	462b      	mov	r3, r5
 80042d6:	4906      	ldr	r1, [pc, #24]	; (80042f0 <__assert_func+0x34>)
 80042d8:	f000 f80e 	bl	80042f8 <fiprintf>
 80042dc:	f000 fc8a 	bl	8004bf4 <abort>
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <__assert_func+0x38>)
 80042e2:	461c      	mov	r4, r3
 80042e4:	e7f3      	b.n	80042ce <__assert_func+0x12>
 80042e6:	bf00      	nop
 80042e8:	20000030 	.word	0x20000030
 80042ec:	08005322 	.word	0x08005322
 80042f0:	0800532f 	.word	0x0800532f
 80042f4:	0800535d 	.word	0x0800535d

080042f8 <fiprintf>:
 80042f8:	b40e      	push	{r1, r2, r3}
 80042fa:	b503      	push	{r0, r1, lr}
 80042fc:	4601      	mov	r1, r0
 80042fe:	ab03      	add	r3, sp, #12
 8004300:	4805      	ldr	r0, [pc, #20]	; (8004318 <fiprintf+0x20>)
 8004302:	f853 2b04 	ldr.w	r2, [r3], #4
 8004306:	6800      	ldr	r0, [r0, #0]
 8004308:	9301      	str	r3, [sp, #4]
 800430a:	f000 f8dd 	bl	80044c8 <_vfiprintf_r>
 800430e:	b002      	add	sp, #8
 8004310:	f85d eb04 	ldr.w	lr, [sp], #4
 8004314:	b003      	add	sp, #12
 8004316:	4770      	bx	lr
 8004318:	20000030 	.word	0x20000030

0800431c <malloc>:
 800431c:	4b02      	ldr	r3, [pc, #8]	; (8004328 <malloc+0xc>)
 800431e:	4601      	mov	r1, r0
 8004320:	6818      	ldr	r0, [r3, #0]
 8004322:	f000 b84f 	b.w	80043c4 <_malloc_r>
 8004326:	bf00      	nop
 8004328:	20000030 	.word	0x20000030

0800432c <_free_r>:
 800432c:	b538      	push	{r3, r4, r5, lr}
 800432e:	4605      	mov	r5, r0
 8004330:	2900      	cmp	r1, #0
 8004332:	d043      	beq.n	80043bc <_free_r+0x90>
 8004334:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004338:	1f0c      	subs	r4, r1, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	bfb8      	it	lt
 800433e:	18e4      	addlt	r4, r4, r3
 8004340:	f000 fe8c 	bl	800505c <__malloc_lock>
 8004344:	4a1e      	ldr	r2, [pc, #120]	; (80043c0 <_free_r+0x94>)
 8004346:	6813      	ldr	r3, [r2, #0]
 8004348:	4610      	mov	r0, r2
 800434a:	b933      	cbnz	r3, 800435a <_free_r+0x2e>
 800434c:	6063      	str	r3, [r4, #4]
 800434e:	6014      	str	r4, [r2, #0]
 8004350:	4628      	mov	r0, r5
 8004352:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004356:	f000 be87 	b.w	8005068 <__malloc_unlock>
 800435a:	42a3      	cmp	r3, r4
 800435c:	d90a      	bls.n	8004374 <_free_r+0x48>
 800435e:	6821      	ldr	r1, [r4, #0]
 8004360:	1862      	adds	r2, r4, r1
 8004362:	4293      	cmp	r3, r2
 8004364:	bf01      	itttt	eq
 8004366:	681a      	ldreq	r2, [r3, #0]
 8004368:	685b      	ldreq	r3, [r3, #4]
 800436a:	1852      	addeq	r2, r2, r1
 800436c:	6022      	streq	r2, [r4, #0]
 800436e:	6063      	str	r3, [r4, #4]
 8004370:	6004      	str	r4, [r0, #0]
 8004372:	e7ed      	b.n	8004350 <_free_r+0x24>
 8004374:	461a      	mov	r2, r3
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	b10b      	cbz	r3, 800437e <_free_r+0x52>
 800437a:	42a3      	cmp	r3, r4
 800437c:	d9fa      	bls.n	8004374 <_free_r+0x48>
 800437e:	6811      	ldr	r1, [r2, #0]
 8004380:	1850      	adds	r0, r2, r1
 8004382:	42a0      	cmp	r0, r4
 8004384:	d10b      	bne.n	800439e <_free_r+0x72>
 8004386:	6820      	ldr	r0, [r4, #0]
 8004388:	4401      	add	r1, r0
 800438a:	1850      	adds	r0, r2, r1
 800438c:	4283      	cmp	r3, r0
 800438e:	6011      	str	r1, [r2, #0]
 8004390:	d1de      	bne.n	8004350 <_free_r+0x24>
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	4401      	add	r1, r0
 8004398:	6011      	str	r1, [r2, #0]
 800439a:	6053      	str	r3, [r2, #4]
 800439c:	e7d8      	b.n	8004350 <_free_r+0x24>
 800439e:	d902      	bls.n	80043a6 <_free_r+0x7a>
 80043a0:	230c      	movs	r3, #12
 80043a2:	602b      	str	r3, [r5, #0]
 80043a4:	e7d4      	b.n	8004350 <_free_r+0x24>
 80043a6:	6820      	ldr	r0, [r4, #0]
 80043a8:	1821      	adds	r1, r4, r0
 80043aa:	428b      	cmp	r3, r1
 80043ac:	bf01      	itttt	eq
 80043ae:	6819      	ldreq	r1, [r3, #0]
 80043b0:	685b      	ldreq	r3, [r3, #4]
 80043b2:	1809      	addeq	r1, r1, r0
 80043b4:	6021      	streq	r1, [r4, #0]
 80043b6:	6063      	str	r3, [r4, #4]
 80043b8:	6054      	str	r4, [r2, #4]
 80043ba:	e7c9      	b.n	8004350 <_free_r+0x24>
 80043bc:	bd38      	pop	{r3, r4, r5, pc}
 80043be:	bf00      	nop
 80043c0:	20000100 	.word	0x20000100

080043c4 <_malloc_r>:
 80043c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c6:	1ccd      	adds	r5, r1, #3
 80043c8:	f025 0503 	bic.w	r5, r5, #3
 80043cc:	3508      	adds	r5, #8
 80043ce:	2d0c      	cmp	r5, #12
 80043d0:	bf38      	it	cc
 80043d2:	250c      	movcc	r5, #12
 80043d4:	2d00      	cmp	r5, #0
 80043d6:	4606      	mov	r6, r0
 80043d8:	db01      	blt.n	80043de <_malloc_r+0x1a>
 80043da:	42a9      	cmp	r1, r5
 80043dc:	d903      	bls.n	80043e6 <_malloc_r+0x22>
 80043de:	230c      	movs	r3, #12
 80043e0:	6033      	str	r3, [r6, #0]
 80043e2:	2000      	movs	r0, #0
 80043e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043e6:	f000 fe39 	bl	800505c <__malloc_lock>
 80043ea:	4921      	ldr	r1, [pc, #132]	; (8004470 <_malloc_r+0xac>)
 80043ec:	680a      	ldr	r2, [r1, #0]
 80043ee:	4614      	mov	r4, r2
 80043f0:	b99c      	cbnz	r4, 800441a <_malloc_r+0x56>
 80043f2:	4f20      	ldr	r7, [pc, #128]	; (8004474 <_malloc_r+0xb0>)
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	b923      	cbnz	r3, 8004402 <_malloc_r+0x3e>
 80043f8:	4621      	mov	r1, r4
 80043fa:	4630      	mov	r0, r6
 80043fc:	f000 fb2a 	bl	8004a54 <_sbrk_r>
 8004400:	6038      	str	r0, [r7, #0]
 8004402:	4629      	mov	r1, r5
 8004404:	4630      	mov	r0, r6
 8004406:	f000 fb25 	bl	8004a54 <_sbrk_r>
 800440a:	1c43      	adds	r3, r0, #1
 800440c:	d123      	bne.n	8004456 <_malloc_r+0x92>
 800440e:	230c      	movs	r3, #12
 8004410:	4630      	mov	r0, r6
 8004412:	6033      	str	r3, [r6, #0]
 8004414:	f000 fe28 	bl	8005068 <__malloc_unlock>
 8004418:	e7e3      	b.n	80043e2 <_malloc_r+0x1e>
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	1b5b      	subs	r3, r3, r5
 800441e:	d417      	bmi.n	8004450 <_malloc_r+0x8c>
 8004420:	2b0b      	cmp	r3, #11
 8004422:	d903      	bls.n	800442c <_malloc_r+0x68>
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	441c      	add	r4, r3
 8004428:	6025      	str	r5, [r4, #0]
 800442a:	e004      	b.n	8004436 <_malloc_r+0x72>
 800442c:	6863      	ldr	r3, [r4, #4]
 800442e:	42a2      	cmp	r2, r4
 8004430:	bf0c      	ite	eq
 8004432:	600b      	streq	r3, [r1, #0]
 8004434:	6053      	strne	r3, [r2, #4]
 8004436:	4630      	mov	r0, r6
 8004438:	f000 fe16 	bl	8005068 <__malloc_unlock>
 800443c:	f104 000b 	add.w	r0, r4, #11
 8004440:	1d23      	adds	r3, r4, #4
 8004442:	f020 0007 	bic.w	r0, r0, #7
 8004446:	1ac2      	subs	r2, r0, r3
 8004448:	d0cc      	beq.n	80043e4 <_malloc_r+0x20>
 800444a:	1a1b      	subs	r3, r3, r0
 800444c:	50a3      	str	r3, [r4, r2]
 800444e:	e7c9      	b.n	80043e4 <_malloc_r+0x20>
 8004450:	4622      	mov	r2, r4
 8004452:	6864      	ldr	r4, [r4, #4]
 8004454:	e7cc      	b.n	80043f0 <_malloc_r+0x2c>
 8004456:	1cc4      	adds	r4, r0, #3
 8004458:	f024 0403 	bic.w	r4, r4, #3
 800445c:	42a0      	cmp	r0, r4
 800445e:	d0e3      	beq.n	8004428 <_malloc_r+0x64>
 8004460:	1a21      	subs	r1, r4, r0
 8004462:	4630      	mov	r0, r6
 8004464:	f000 faf6 	bl	8004a54 <_sbrk_r>
 8004468:	3001      	adds	r0, #1
 800446a:	d1dd      	bne.n	8004428 <_malloc_r+0x64>
 800446c:	e7cf      	b.n	800440e <_malloc_r+0x4a>
 800446e:	bf00      	nop
 8004470:	20000100 	.word	0x20000100
 8004474:	20000104 	.word	0x20000104

08004478 <__sfputc_r>:
 8004478:	6893      	ldr	r3, [r2, #8]
 800447a:	b410      	push	{r4}
 800447c:	3b01      	subs	r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	6093      	str	r3, [r2, #8]
 8004482:	da07      	bge.n	8004494 <__sfputc_r+0x1c>
 8004484:	6994      	ldr	r4, [r2, #24]
 8004486:	42a3      	cmp	r3, r4
 8004488:	db01      	blt.n	800448e <__sfputc_r+0x16>
 800448a:	290a      	cmp	r1, #10
 800448c:	d102      	bne.n	8004494 <__sfputc_r+0x1c>
 800448e:	bc10      	pop	{r4}
 8004490:	f000 baf0 	b.w	8004a74 <__swbuf_r>
 8004494:	6813      	ldr	r3, [r2, #0]
 8004496:	1c58      	adds	r0, r3, #1
 8004498:	6010      	str	r0, [r2, #0]
 800449a:	7019      	strb	r1, [r3, #0]
 800449c:	4608      	mov	r0, r1
 800449e:	bc10      	pop	{r4}
 80044a0:	4770      	bx	lr

080044a2 <__sfputs_r>:
 80044a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044a4:	4606      	mov	r6, r0
 80044a6:	460f      	mov	r7, r1
 80044a8:	4614      	mov	r4, r2
 80044aa:	18d5      	adds	r5, r2, r3
 80044ac:	42ac      	cmp	r4, r5
 80044ae:	d101      	bne.n	80044b4 <__sfputs_r+0x12>
 80044b0:	2000      	movs	r0, #0
 80044b2:	e007      	b.n	80044c4 <__sfputs_r+0x22>
 80044b4:	463a      	mov	r2, r7
 80044b6:	4630      	mov	r0, r6
 80044b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044bc:	f7ff ffdc 	bl	8004478 <__sfputc_r>
 80044c0:	1c43      	adds	r3, r0, #1
 80044c2:	d1f3      	bne.n	80044ac <__sfputs_r+0xa>
 80044c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080044c8 <_vfiprintf_r>:
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	460d      	mov	r5, r1
 80044ce:	4614      	mov	r4, r2
 80044d0:	4698      	mov	r8, r3
 80044d2:	4606      	mov	r6, r0
 80044d4:	b09d      	sub	sp, #116	; 0x74
 80044d6:	b118      	cbz	r0, 80044e0 <_vfiprintf_r+0x18>
 80044d8:	6983      	ldr	r3, [r0, #24]
 80044da:	b90b      	cbnz	r3, 80044e0 <_vfiprintf_r+0x18>
 80044dc:	f000 fcac 	bl	8004e38 <__sinit>
 80044e0:	4b89      	ldr	r3, [pc, #548]	; (8004708 <_vfiprintf_r+0x240>)
 80044e2:	429d      	cmp	r5, r3
 80044e4:	d11b      	bne.n	800451e <_vfiprintf_r+0x56>
 80044e6:	6875      	ldr	r5, [r6, #4]
 80044e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044ea:	07d9      	lsls	r1, r3, #31
 80044ec:	d405      	bmi.n	80044fa <_vfiprintf_r+0x32>
 80044ee:	89ab      	ldrh	r3, [r5, #12]
 80044f0:	059a      	lsls	r2, r3, #22
 80044f2:	d402      	bmi.n	80044fa <_vfiprintf_r+0x32>
 80044f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80044f6:	f000 fd3d 	bl	8004f74 <__retarget_lock_acquire_recursive>
 80044fa:	89ab      	ldrh	r3, [r5, #12]
 80044fc:	071b      	lsls	r3, r3, #28
 80044fe:	d501      	bpl.n	8004504 <_vfiprintf_r+0x3c>
 8004500:	692b      	ldr	r3, [r5, #16]
 8004502:	b9eb      	cbnz	r3, 8004540 <_vfiprintf_r+0x78>
 8004504:	4629      	mov	r1, r5
 8004506:	4630      	mov	r0, r6
 8004508:	f000 fb06 	bl	8004b18 <__swsetup_r>
 800450c:	b1c0      	cbz	r0, 8004540 <_vfiprintf_r+0x78>
 800450e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004510:	07dc      	lsls	r4, r3, #31
 8004512:	d50e      	bpl.n	8004532 <_vfiprintf_r+0x6a>
 8004514:	f04f 30ff 	mov.w	r0, #4294967295
 8004518:	b01d      	add	sp, #116	; 0x74
 800451a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800451e:	4b7b      	ldr	r3, [pc, #492]	; (800470c <_vfiprintf_r+0x244>)
 8004520:	429d      	cmp	r5, r3
 8004522:	d101      	bne.n	8004528 <_vfiprintf_r+0x60>
 8004524:	68b5      	ldr	r5, [r6, #8]
 8004526:	e7df      	b.n	80044e8 <_vfiprintf_r+0x20>
 8004528:	4b79      	ldr	r3, [pc, #484]	; (8004710 <_vfiprintf_r+0x248>)
 800452a:	429d      	cmp	r5, r3
 800452c:	bf08      	it	eq
 800452e:	68f5      	ldreq	r5, [r6, #12]
 8004530:	e7da      	b.n	80044e8 <_vfiprintf_r+0x20>
 8004532:	89ab      	ldrh	r3, [r5, #12]
 8004534:	0598      	lsls	r0, r3, #22
 8004536:	d4ed      	bmi.n	8004514 <_vfiprintf_r+0x4c>
 8004538:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800453a:	f000 fd1c 	bl	8004f76 <__retarget_lock_release_recursive>
 800453e:	e7e9      	b.n	8004514 <_vfiprintf_r+0x4c>
 8004540:	2300      	movs	r3, #0
 8004542:	9309      	str	r3, [sp, #36]	; 0x24
 8004544:	2320      	movs	r3, #32
 8004546:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800454a:	2330      	movs	r3, #48	; 0x30
 800454c:	f04f 0901 	mov.w	r9, #1
 8004550:	f8cd 800c 	str.w	r8, [sp, #12]
 8004554:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8004714 <_vfiprintf_r+0x24c>
 8004558:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800455c:	4623      	mov	r3, r4
 800455e:	469a      	mov	sl, r3
 8004560:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004564:	b10a      	cbz	r2, 800456a <_vfiprintf_r+0xa2>
 8004566:	2a25      	cmp	r2, #37	; 0x25
 8004568:	d1f9      	bne.n	800455e <_vfiprintf_r+0x96>
 800456a:	ebba 0b04 	subs.w	fp, sl, r4
 800456e:	d00b      	beq.n	8004588 <_vfiprintf_r+0xc0>
 8004570:	465b      	mov	r3, fp
 8004572:	4622      	mov	r2, r4
 8004574:	4629      	mov	r1, r5
 8004576:	4630      	mov	r0, r6
 8004578:	f7ff ff93 	bl	80044a2 <__sfputs_r>
 800457c:	3001      	adds	r0, #1
 800457e:	f000 80aa 	beq.w	80046d6 <_vfiprintf_r+0x20e>
 8004582:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004584:	445a      	add	r2, fp
 8004586:	9209      	str	r2, [sp, #36]	; 0x24
 8004588:	f89a 3000 	ldrb.w	r3, [sl]
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80a2 	beq.w	80046d6 <_vfiprintf_r+0x20e>
 8004592:	2300      	movs	r3, #0
 8004594:	f04f 32ff 	mov.w	r2, #4294967295
 8004598:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800459c:	f10a 0a01 	add.w	sl, sl, #1
 80045a0:	9304      	str	r3, [sp, #16]
 80045a2:	9307      	str	r3, [sp, #28]
 80045a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045a8:	931a      	str	r3, [sp, #104]	; 0x68
 80045aa:	4654      	mov	r4, sl
 80045ac:	2205      	movs	r2, #5
 80045ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045b2:	4858      	ldr	r0, [pc, #352]	; (8004714 <_vfiprintf_r+0x24c>)
 80045b4:	f000 fd44 	bl	8005040 <memchr>
 80045b8:	9a04      	ldr	r2, [sp, #16]
 80045ba:	b9d8      	cbnz	r0, 80045f4 <_vfiprintf_r+0x12c>
 80045bc:	06d1      	lsls	r1, r2, #27
 80045be:	bf44      	itt	mi
 80045c0:	2320      	movmi	r3, #32
 80045c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045c6:	0713      	lsls	r3, r2, #28
 80045c8:	bf44      	itt	mi
 80045ca:	232b      	movmi	r3, #43	; 0x2b
 80045cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045d0:	f89a 3000 	ldrb.w	r3, [sl]
 80045d4:	2b2a      	cmp	r3, #42	; 0x2a
 80045d6:	d015      	beq.n	8004604 <_vfiprintf_r+0x13c>
 80045d8:	4654      	mov	r4, sl
 80045da:	2000      	movs	r0, #0
 80045dc:	f04f 0c0a 	mov.w	ip, #10
 80045e0:	9a07      	ldr	r2, [sp, #28]
 80045e2:	4621      	mov	r1, r4
 80045e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045e8:	3b30      	subs	r3, #48	; 0x30
 80045ea:	2b09      	cmp	r3, #9
 80045ec:	d94e      	bls.n	800468c <_vfiprintf_r+0x1c4>
 80045ee:	b1b0      	cbz	r0, 800461e <_vfiprintf_r+0x156>
 80045f0:	9207      	str	r2, [sp, #28]
 80045f2:	e014      	b.n	800461e <_vfiprintf_r+0x156>
 80045f4:	eba0 0308 	sub.w	r3, r0, r8
 80045f8:	fa09 f303 	lsl.w	r3, r9, r3
 80045fc:	4313      	orrs	r3, r2
 80045fe:	46a2      	mov	sl, r4
 8004600:	9304      	str	r3, [sp, #16]
 8004602:	e7d2      	b.n	80045aa <_vfiprintf_r+0xe2>
 8004604:	9b03      	ldr	r3, [sp, #12]
 8004606:	1d19      	adds	r1, r3, #4
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	9103      	str	r1, [sp, #12]
 800460c:	2b00      	cmp	r3, #0
 800460e:	bfbb      	ittet	lt
 8004610:	425b      	neglt	r3, r3
 8004612:	f042 0202 	orrlt.w	r2, r2, #2
 8004616:	9307      	strge	r3, [sp, #28]
 8004618:	9307      	strlt	r3, [sp, #28]
 800461a:	bfb8      	it	lt
 800461c:	9204      	strlt	r2, [sp, #16]
 800461e:	7823      	ldrb	r3, [r4, #0]
 8004620:	2b2e      	cmp	r3, #46	; 0x2e
 8004622:	d10c      	bne.n	800463e <_vfiprintf_r+0x176>
 8004624:	7863      	ldrb	r3, [r4, #1]
 8004626:	2b2a      	cmp	r3, #42	; 0x2a
 8004628:	d135      	bne.n	8004696 <_vfiprintf_r+0x1ce>
 800462a:	9b03      	ldr	r3, [sp, #12]
 800462c:	3402      	adds	r4, #2
 800462e:	1d1a      	adds	r2, r3, #4
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	9203      	str	r2, [sp, #12]
 8004634:	2b00      	cmp	r3, #0
 8004636:	bfb8      	it	lt
 8004638:	f04f 33ff 	movlt.w	r3, #4294967295
 800463c:	9305      	str	r3, [sp, #20]
 800463e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004724 <_vfiprintf_r+0x25c>
 8004642:	2203      	movs	r2, #3
 8004644:	4650      	mov	r0, sl
 8004646:	7821      	ldrb	r1, [r4, #0]
 8004648:	f000 fcfa 	bl	8005040 <memchr>
 800464c:	b140      	cbz	r0, 8004660 <_vfiprintf_r+0x198>
 800464e:	2340      	movs	r3, #64	; 0x40
 8004650:	eba0 000a 	sub.w	r0, r0, sl
 8004654:	fa03 f000 	lsl.w	r0, r3, r0
 8004658:	9b04      	ldr	r3, [sp, #16]
 800465a:	3401      	adds	r4, #1
 800465c:	4303      	orrs	r3, r0
 800465e:	9304      	str	r3, [sp, #16]
 8004660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004664:	2206      	movs	r2, #6
 8004666:	482c      	ldr	r0, [pc, #176]	; (8004718 <_vfiprintf_r+0x250>)
 8004668:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800466c:	f000 fce8 	bl	8005040 <memchr>
 8004670:	2800      	cmp	r0, #0
 8004672:	d03f      	beq.n	80046f4 <_vfiprintf_r+0x22c>
 8004674:	4b29      	ldr	r3, [pc, #164]	; (800471c <_vfiprintf_r+0x254>)
 8004676:	bb1b      	cbnz	r3, 80046c0 <_vfiprintf_r+0x1f8>
 8004678:	9b03      	ldr	r3, [sp, #12]
 800467a:	3307      	adds	r3, #7
 800467c:	f023 0307 	bic.w	r3, r3, #7
 8004680:	3308      	adds	r3, #8
 8004682:	9303      	str	r3, [sp, #12]
 8004684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004686:	443b      	add	r3, r7
 8004688:	9309      	str	r3, [sp, #36]	; 0x24
 800468a:	e767      	b.n	800455c <_vfiprintf_r+0x94>
 800468c:	460c      	mov	r4, r1
 800468e:	2001      	movs	r0, #1
 8004690:	fb0c 3202 	mla	r2, ip, r2, r3
 8004694:	e7a5      	b.n	80045e2 <_vfiprintf_r+0x11a>
 8004696:	2300      	movs	r3, #0
 8004698:	f04f 0c0a 	mov.w	ip, #10
 800469c:	4619      	mov	r1, r3
 800469e:	3401      	adds	r4, #1
 80046a0:	9305      	str	r3, [sp, #20]
 80046a2:	4620      	mov	r0, r4
 80046a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046a8:	3a30      	subs	r2, #48	; 0x30
 80046aa:	2a09      	cmp	r2, #9
 80046ac:	d903      	bls.n	80046b6 <_vfiprintf_r+0x1ee>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0c5      	beq.n	800463e <_vfiprintf_r+0x176>
 80046b2:	9105      	str	r1, [sp, #20]
 80046b4:	e7c3      	b.n	800463e <_vfiprintf_r+0x176>
 80046b6:	4604      	mov	r4, r0
 80046b8:	2301      	movs	r3, #1
 80046ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80046be:	e7f0      	b.n	80046a2 <_vfiprintf_r+0x1da>
 80046c0:	ab03      	add	r3, sp, #12
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	462a      	mov	r2, r5
 80046c6:	4630      	mov	r0, r6
 80046c8:	4b15      	ldr	r3, [pc, #84]	; (8004720 <_vfiprintf_r+0x258>)
 80046ca:	a904      	add	r1, sp, #16
 80046cc:	f3af 8000 	nop.w
 80046d0:	4607      	mov	r7, r0
 80046d2:	1c78      	adds	r0, r7, #1
 80046d4:	d1d6      	bne.n	8004684 <_vfiprintf_r+0x1bc>
 80046d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046d8:	07d9      	lsls	r1, r3, #31
 80046da:	d405      	bmi.n	80046e8 <_vfiprintf_r+0x220>
 80046dc:	89ab      	ldrh	r3, [r5, #12]
 80046de:	059a      	lsls	r2, r3, #22
 80046e0:	d402      	bmi.n	80046e8 <_vfiprintf_r+0x220>
 80046e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046e4:	f000 fc47 	bl	8004f76 <__retarget_lock_release_recursive>
 80046e8:	89ab      	ldrh	r3, [r5, #12]
 80046ea:	065b      	lsls	r3, r3, #25
 80046ec:	f53f af12 	bmi.w	8004514 <_vfiprintf_r+0x4c>
 80046f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046f2:	e711      	b.n	8004518 <_vfiprintf_r+0x50>
 80046f4:	ab03      	add	r3, sp, #12
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	462a      	mov	r2, r5
 80046fa:	4630      	mov	r0, r6
 80046fc:	4b08      	ldr	r3, [pc, #32]	; (8004720 <_vfiprintf_r+0x258>)
 80046fe:	a904      	add	r1, sp, #16
 8004700:	f000 f882 	bl	8004808 <_printf_i>
 8004704:	e7e4      	b.n	80046d0 <_vfiprintf_r+0x208>
 8004706:	bf00      	nop
 8004708:	080053b4 	.word	0x080053b4
 800470c:	080053d4 	.word	0x080053d4
 8004710:	08005394 	.word	0x08005394
 8004714:	0800535e 	.word	0x0800535e
 8004718:	08005368 	.word	0x08005368
 800471c:	00000000 	.word	0x00000000
 8004720:	080044a3 	.word	0x080044a3
 8004724:	08005364 	.word	0x08005364

08004728 <_printf_common>:
 8004728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800472c:	4616      	mov	r6, r2
 800472e:	4699      	mov	r9, r3
 8004730:	688a      	ldr	r2, [r1, #8]
 8004732:	690b      	ldr	r3, [r1, #16]
 8004734:	4607      	mov	r7, r0
 8004736:	4293      	cmp	r3, r2
 8004738:	bfb8      	it	lt
 800473a:	4613      	movlt	r3, r2
 800473c:	6033      	str	r3, [r6, #0]
 800473e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004742:	460c      	mov	r4, r1
 8004744:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004748:	b10a      	cbz	r2, 800474e <_printf_common+0x26>
 800474a:	3301      	adds	r3, #1
 800474c:	6033      	str	r3, [r6, #0]
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	0699      	lsls	r1, r3, #26
 8004752:	bf42      	ittt	mi
 8004754:	6833      	ldrmi	r3, [r6, #0]
 8004756:	3302      	addmi	r3, #2
 8004758:	6033      	strmi	r3, [r6, #0]
 800475a:	6825      	ldr	r5, [r4, #0]
 800475c:	f015 0506 	ands.w	r5, r5, #6
 8004760:	d106      	bne.n	8004770 <_printf_common+0x48>
 8004762:	f104 0a19 	add.w	sl, r4, #25
 8004766:	68e3      	ldr	r3, [r4, #12]
 8004768:	6832      	ldr	r2, [r6, #0]
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	42ab      	cmp	r3, r5
 800476e:	dc28      	bgt.n	80047c2 <_printf_common+0x9a>
 8004770:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004774:	1e13      	subs	r3, r2, #0
 8004776:	6822      	ldr	r2, [r4, #0]
 8004778:	bf18      	it	ne
 800477a:	2301      	movne	r3, #1
 800477c:	0692      	lsls	r2, r2, #26
 800477e:	d42d      	bmi.n	80047dc <_printf_common+0xb4>
 8004780:	4649      	mov	r1, r9
 8004782:	4638      	mov	r0, r7
 8004784:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004788:	47c0      	blx	r8
 800478a:	3001      	adds	r0, #1
 800478c:	d020      	beq.n	80047d0 <_printf_common+0xa8>
 800478e:	6823      	ldr	r3, [r4, #0]
 8004790:	68e5      	ldr	r5, [r4, #12]
 8004792:	f003 0306 	and.w	r3, r3, #6
 8004796:	2b04      	cmp	r3, #4
 8004798:	bf18      	it	ne
 800479a:	2500      	movne	r5, #0
 800479c:	6832      	ldr	r2, [r6, #0]
 800479e:	f04f 0600 	mov.w	r6, #0
 80047a2:	68a3      	ldr	r3, [r4, #8]
 80047a4:	bf08      	it	eq
 80047a6:	1aad      	subeq	r5, r5, r2
 80047a8:	6922      	ldr	r2, [r4, #16]
 80047aa:	bf08      	it	eq
 80047ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047b0:	4293      	cmp	r3, r2
 80047b2:	bfc4      	itt	gt
 80047b4:	1a9b      	subgt	r3, r3, r2
 80047b6:	18ed      	addgt	r5, r5, r3
 80047b8:	341a      	adds	r4, #26
 80047ba:	42b5      	cmp	r5, r6
 80047bc:	d11a      	bne.n	80047f4 <_printf_common+0xcc>
 80047be:	2000      	movs	r0, #0
 80047c0:	e008      	b.n	80047d4 <_printf_common+0xac>
 80047c2:	2301      	movs	r3, #1
 80047c4:	4652      	mov	r2, sl
 80047c6:	4649      	mov	r1, r9
 80047c8:	4638      	mov	r0, r7
 80047ca:	47c0      	blx	r8
 80047cc:	3001      	adds	r0, #1
 80047ce:	d103      	bne.n	80047d8 <_printf_common+0xb0>
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295
 80047d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047d8:	3501      	adds	r5, #1
 80047da:	e7c4      	b.n	8004766 <_printf_common+0x3e>
 80047dc:	2030      	movs	r0, #48	; 0x30
 80047de:	18e1      	adds	r1, r4, r3
 80047e0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047ea:	4422      	add	r2, r4
 80047ec:	3302      	adds	r3, #2
 80047ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047f2:	e7c5      	b.n	8004780 <_printf_common+0x58>
 80047f4:	2301      	movs	r3, #1
 80047f6:	4622      	mov	r2, r4
 80047f8:	4649      	mov	r1, r9
 80047fa:	4638      	mov	r0, r7
 80047fc:	47c0      	blx	r8
 80047fe:	3001      	adds	r0, #1
 8004800:	d0e6      	beq.n	80047d0 <_printf_common+0xa8>
 8004802:	3601      	adds	r6, #1
 8004804:	e7d9      	b.n	80047ba <_printf_common+0x92>
	...

08004808 <_printf_i>:
 8004808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800480c:	460c      	mov	r4, r1
 800480e:	7e27      	ldrb	r7, [r4, #24]
 8004810:	4691      	mov	r9, r2
 8004812:	2f78      	cmp	r7, #120	; 0x78
 8004814:	4680      	mov	r8, r0
 8004816:	469a      	mov	sl, r3
 8004818:	990c      	ldr	r1, [sp, #48]	; 0x30
 800481a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800481e:	d807      	bhi.n	8004830 <_printf_i+0x28>
 8004820:	2f62      	cmp	r7, #98	; 0x62
 8004822:	d80a      	bhi.n	800483a <_printf_i+0x32>
 8004824:	2f00      	cmp	r7, #0
 8004826:	f000 80d9 	beq.w	80049dc <_printf_i+0x1d4>
 800482a:	2f58      	cmp	r7, #88	; 0x58
 800482c:	f000 80a4 	beq.w	8004978 <_printf_i+0x170>
 8004830:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004834:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004838:	e03a      	b.n	80048b0 <_printf_i+0xa8>
 800483a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800483e:	2b15      	cmp	r3, #21
 8004840:	d8f6      	bhi.n	8004830 <_printf_i+0x28>
 8004842:	a001      	add	r0, pc, #4	; (adr r0, 8004848 <_printf_i+0x40>)
 8004844:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004848:	080048a1 	.word	0x080048a1
 800484c:	080048b5 	.word	0x080048b5
 8004850:	08004831 	.word	0x08004831
 8004854:	08004831 	.word	0x08004831
 8004858:	08004831 	.word	0x08004831
 800485c:	08004831 	.word	0x08004831
 8004860:	080048b5 	.word	0x080048b5
 8004864:	08004831 	.word	0x08004831
 8004868:	08004831 	.word	0x08004831
 800486c:	08004831 	.word	0x08004831
 8004870:	08004831 	.word	0x08004831
 8004874:	080049c3 	.word	0x080049c3
 8004878:	080048e5 	.word	0x080048e5
 800487c:	080049a5 	.word	0x080049a5
 8004880:	08004831 	.word	0x08004831
 8004884:	08004831 	.word	0x08004831
 8004888:	080049e5 	.word	0x080049e5
 800488c:	08004831 	.word	0x08004831
 8004890:	080048e5 	.word	0x080048e5
 8004894:	08004831 	.word	0x08004831
 8004898:	08004831 	.word	0x08004831
 800489c:	080049ad 	.word	0x080049ad
 80048a0:	680b      	ldr	r3, [r1, #0]
 80048a2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80048a6:	1d1a      	adds	r2, r3, #4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	600a      	str	r2, [r1, #0]
 80048ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048b0:	2301      	movs	r3, #1
 80048b2:	e0a4      	b.n	80049fe <_printf_i+0x1f6>
 80048b4:	6825      	ldr	r5, [r4, #0]
 80048b6:	6808      	ldr	r0, [r1, #0]
 80048b8:	062e      	lsls	r6, r5, #24
 80048ba:	f100 0304 	add.w	r3, r0, #4
 80048be:	d50a      	bpl.n	80048d6 <_printf_i+0xce>
 80048c0:	6805      	ldr	r5, [r0, #0]
 80048c2:	600b      	str	r3, [r1, #0]
 80048c4:	2d00      	cmp	r5, #0
 80048c6:	da03      	bge.n	80048d0 <_printf_i+0xc8>
 80048c8:	232d      	movs	r3, #45	; 0x2d
 80048ca:	426d      	negs	r5, r5
 80048cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048d0:	230a      	movs	r3, #10
 80048d2:	485e      	ldr	r0, [pc, #376]	; (8004a4c <_printf_i+0x244>)
 80048d4:	e019      	b.n	800490a <_printf_i+0x102>
 80048d6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80048da:	6805      	ldr	r5, [r0, #0]
 80048dc:	600b      	str	r3, [r1, #0]
 80048de:	bf18      	it	ne
 80048e0:	b22d      	sxthne	r5, r5
 80048e2:	e7ef      	b.n	80048c4 <_printf_i+0xbc>
 80048e4:	680b      	ldr	r3, [r1, #0]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	1d18      	adds	r0, r3, #4
 80048ea:	6008      	str	r0, [r1, #0]
 80048ec:	0628      	lsls	r0, r5, #24
 80048ee:	d501      	bpl.n	80048f4 <_printf_i+0xec>
 80048f0:	681d      	ldr	r5, [r3, #0]
 80048f2:	e002      	b.n	80048fa <_printf_i+0xf2>
 80048f4:	0669      	lsls	r1, r5, #25
 80048f6:	d5fb      	bpl.n	80048f0 <_printf_i+0xe8>
 80048f8:	881d      	ldrh	r5, [r3, #0]
 80048fa:	2f6f      	cmp	r7, #111	; 0x6f
 80048fc:	bf0c      	ite	eq
 80048fe:	2308      	moveq	r3, #8
 8004900:	230a      	movne	r3, #10
 8004902:	4852      	ldr	r0, [pc, #328]	; (8004a4c <_printf_i+0x244>)
 8004904:	2100      	movs	r1, #0
 8004906:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800490a:	6866      	ldr	r6, [r4, #4]
 800490c:	2e00      	cmp	r6, #0
 800490e:	bfa8      	it	ge
 8004910:	6821      	ldrge	r1, [r4, #0]
 8004912:	60a6      	str	r6, [r4, #8]
 8004914:	bfa4      	itt	ge
 8004916:	f021 0104 	bicge.w	r1, r1, #4
 800491a:	6021      	strge	r1, [r4, #0]
 800491c:	b90d      	cbnz	r5, 8004922 <_printf_i+0x11a>
 800491e:	2e00      	cmp	r6, #0
 8004920:	d04d      	beq.n	80049be <_printf_i+0x1b6>
 8004922:	4616      	mov	r6, r2
 8004924:	fbb5 f1f3 	udiv	r1, r5, r3
 8004928:	fb03 5711 	mls	r7, r3, r1, r5
 800492c:	5dc7      	ldrb	r7, [r0, r7]
 800492e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004932:	462f      	mov	r7, r5
 8004934:	42bb      	cmp	r3, r7
 8004936:	460d      	mov	r5, r1
 8004938:	d9f4      	bls.n	8004924 <_printf_i+0x11c>
 800493a:	2b08      	cmp	r3, #8
 800493c:	d10b      	bne.n	8004956 <_printf_i+0x14e>
 800493e:	6823      	ldr	r3, [r4, #0]
 8004940:	07df      	lsls	r7, r3, #31
 8004942:	d508      	bpl.n	8004956 <_printf_i+0x14e>
 8004944:	6923      	ldr	r3, [r4, #16]
 8004946:	6861      	ldr	r1, [r4, #4]
 8004948:	4299      	cmp	r1, r3
 800494a:	bfde      	ittt	le
 800494c:	2330      	movle	r3, #48	; 0x30
 800494e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004952:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004956:	1b92      	subs	r2, r2, r6
 8004958:	6122      	str	r2, [r4, #16]
 800495a:	464b      	mov	r3, r9
 800495c:	4621      	mov	r1, r4
 800495e:	4640      	mov	r0, r8
 8004960:	f8cd a000 	str.w	sl, [sp]
 8004964:	aa03      	add	r2, sp, #12
 8004966:	f7ff fedf 	bl	8004728 <_printf_common>
 800496a:	3001      	adds	r0, #1
 800496c:	d14c      	bne.n	8004a08 <_printf_i+0x200>
 800496e:	f04f 30ff 	mov.w	r0, #4294967295
 8004972:	b004      	add	sp, #16
 8004974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004978:	4834      	ldr	r0, [pc, #208]	; (8004a4c <_printf_i+0x244>)
 800497a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800497e:	680e      	ldr	r6, [r1, #0]
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	f856 5b04 	ldr.w	r5, [r6], #4
 8004986:	061f      	lsls	r7, r3, #24
 8004988:	600e      	str	r6, [r1, #0]
 800498a:	d514      	bpl.n	80049b6 <_printf_i+0x1ae>
 800498c:	07d9      	lsls	r1, r3, #31
 800498e:	bf44      	itt	mi
 8004990:	f043 0320 	orrmi.w	r3, r3, #32
 8004994:	6023      	strmi	r3, [r4, #0]
 8004996:	b91d      	cbnz	r5, 80049a0 <_printf_i+0x198>
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	f023 0320 	bic.w	r3, r3, #32
 800499e:	6023      	str	r3, [r4, #0]
 80049a0:	2310      	movs	r3, #16
 80049a2:	e7af      	b.n	8004904 <_printf_i+0xfc>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	f043 0320 	orr.w	r3, r3, #32
 80049aa:	6023      	str	r3, [r4, #0]
 80049ac:	2378      	movs	r3, #120	; 0x78
 80049ae:	4828      	ldr	r0, [pc, #160]	; (8004a50 <_printf_i+0x248>)
 80049b0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80049b4:	e7e3      	b.n	800497e <_printf_i+0x176>
 80049b6:	065e      	lsls	r6, r3, #25
 80049b8:	bf48      	it	mi
 80049ba:	b2ad      	uxthmi	r5, r5
 80049bc:	e7e6      	b.n	800498c <_printf_i+0x184>
 80049be:	4616      	mov	r6, r2
 80049c0:	e7bb      	b.n	800493a <_printf_i+0x132>
 80049c2:	680b      	ldr	r3, [r1, #0]
 80049c4:	6826      	ldr	r6, [r4, #0]
 80049c6:	1d1d      	adds	r5, r3, #4
 80049c8:	6960      	ldr	r0, [r4, #20]
 80049ca:	600d      	str	r5, [r1, #0]
 80049cc:	0635      	lsls	r5, r6, #24
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	d501      	bpl.n	80049d6 <_printf_i+0x1ce>
 80049d2:	6018      	str	r0, [r3, #0]
 80049d4:	e002      	b.n	80049dc <_printf_i+0x1d4>
 80049d6:	0671      	lsls	r1, r6, #25
 80049d8:	d5fb      	bpl.n	80049d2 <_printf_i+0x1ca>
 80049da:	8018      	strh	r0, [r3, #0]
 80049dc:	2300      	movs	r3, #0
 80049de:	4616      	mov	r6, r2
 80049e0:	6123      	str	r3, [r4, #16]
 80049e2:	e7ba      	b.n	800495a <_printf_i+0x152>
 80049e4:	680b      	ldr	r3, [r1, #0]
 80049e6:	1d1a      	adds	r2, r3, #4
 80049e8:	600a      	str	r2, [r1, #0]
 80049ea:	681e      	ldr	r6, [r3, #0]
 80049ec:	2100      	movs	r1, #0
 80049ee:	4630      	mov	r0, r6
 80049f0:	6862      	ldr	r2, [r4, #4]
 80049f2:	f000 fb25 	bl	8005040 <memchr>
 80049f6:	b108      	cbz	r0, 80049fc <_printf_i+0x1f4>
 80049f8:	1b80      	subs	r0, r0, r6
 80049fa:	6060      	str	r0, [r4, #4]
 80049fc:	6863      	ldr	r3, [r4, #4]
 80049fe:	6123      	str	r3, [r4, #16]
 8004a00:	2300      	movs	r3, #0
 8004a02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a06:	e7a8      	b.n	800495a <_printf_i+0x152>
 8004a08:	4632      	mov	r2, r6
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	6923      	ldr	r3, [r4, #16]
 8004a10:	47d0      	blx	sl
 8004a12:	3001      	adds	r0, #1
 8004a14:	d0ab      	beq.n	800496e <_printf_i+0x166>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	079b      	lsls	r3, r3, #30
 8004a1a:	d413      	bmi.n	8004a44 <_printf_i+0x23c>
 8004a1c:	68e0      	ldr	r0, [r4, #12]
 8004a1e:	9b03      	ldr	r3, [sp, #12]
 8004a20:	4298      	cmp	r0, r3
 8004a22:	bfb8      	it	lt
 8004a24:	4618      	movlt	r0, r3
 8004a26:	e7a4      	b.n	8004972 <_printf_i+0x16a>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	4632      	mov	r2, r6
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	4640      	mov	r0, r8
 8004a30:	47d0      	blx	sl
 8004a32:	3001      	adds	r0, #1
 8004a34:	d09b      	beq.n	800496e <_printf_i+0x166>
 8004a36:	3501      	adds	r5, #1
 8004a38:	68e3      	ldr	r3, [r4, #12]
 8004a3a:	9903      	ldr	r1, [sp, #12]
 8004a3c:	1a5b      	subs	r3, r3, r1
 8004a3e:	42ab      	cmp	r3, r5
 8004a40:	dcf2      	bgt.n	8004a28 <_printf_i+0x220>
 8004a42:	e7eb      	b.n	8004a1c <_printf_i+0x214>
 8004a44:	2500      	movs	r5, #0
 8004a46:	f104 0619 	add.w	r6, r4, #25
 8004a4a:	e7f5      	b.n	8004a38 <_printf_i+0x230>
 8004a4c:	0800536f 	.word	0x0800536f
 8004a50:	08005380 	.word	0x08005380

08004a54 <_sbrk_r>:
 8004a54:	b538      	push	{r3, r4, r5, lr}
 8004a56:	2300      	movs	r3, #0
 8004a58:	4d05      	ldr	r5, [pc, #20]	; (8004a70 <_sbrk_r+0x1c>)
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	4608      	mov	r0, r1
 8004a5e:	602b      	str	r3, [r5, #0]
 8004a60:	f7ff fb44 	bl	80040ec <_sbrk>
 8004a64:	1c43      	adds	r3, r0, #1
 8004a66:	d102      	bne.n	8004a6e <_sbrk_r+0x1a>
 8004a68:	682b      	ldr	r3, [r5, #0]
 8004a6a:	b103      	cbz	r3, 8004a6e <_sbrk_r+0x1a>
 8004a6c:	6023      	str	r3, [r4, #0]
 8004a6e:	bd38      	pop	{r3, r4, r5, pc}
 8004a70:	20002688 	.word	0x20002688

08004a74 <__swbuf_r>:
 8004a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a76:	460e      	mov	r6, r1
 8004a78:	4614      	mov	r4, r2
 8004a7a:	4605      	mov	r5, r0
 8004a7c:	b118      	cbz	r0, 8004a86 <__swbuf_r+0x12>
 8004a7e:	6983      	ldr	r3, [r0, #24]
 8004a80:	b90b      	cbnz	r3, 8004a86 <__swbuf_r+0x12>
 8004a82:	f000 f9d9 	bl	8004e38 <__sinit>
 8004a86:	4b21      	ldr	r3, [pc, #132]	; (8004b0c <__swbuf_r+0x98>)
 8004a88:	429c      	cmp	r4, r3
 8004a8a:	d12b      	bne.n	8004ae4 <__swbuf_r+0x70>
 8004a8c:	686c      	ldr	r4, [r5, #4]
 8004a8e:	69a3      	ldr	r3, [r4, #24]
 8004a90:	60a3      	str	r3, [r4, #8]
 8004a92:	89a3      	ldrh	r3, [r4, #12]
 8004a94:	071a      	lsls	r2, r3, #28
 8004a96:	d52f      	bpl.n	8004af8 <__swbuf_r+0x84>
 8004a98:	6923      	ldr	r3, [r4, #16]
 8004a9a:	b36b      	cbz	r3, 8004af8 <__swbuf_r+0x84>
 8004a9c:	6923      	ldr	r3, [r4, #16]
 8004a9e:	6820      	ldr	r0, [r4, #0]
 8004aa0:	b2f6      	uxtb	r6, r6
 8004aa2:	1ac0      	subs	r0, r0, r3
 8004aa4:	6963      	ldr	r3, [r4, #20]
 8004aa6:	4637      	mov	r7, r6
 8004aa8:	4283      	cmp	r3, r0
 8004aaa:	dc04      	bgt.n	8004ab6 <__swbuf_r+0x42>
 8004aac:	4621      	mov	r1, r4
 8004aae:	4628      	mov	r0, r5
 8004ab0:	f000 f92e 	bl	8004d10 <_fflush_r>
 8004ab4:	bb30      	cbnz	r0, 8004b04 <__swbuf_r+0x90>
 8004ab6:	68a3      	ldr	r3, [r4, #8]
 8004ab8:	3001      	adds	r0, #1
 8004aba:	3b01      	subs	r3, #1
 8004abc:	60a3      	str	r3, [r4, #8]
 8004abe:	6823      	ldr	r3, [r4, #0]
 8004ac0:	1c5a      	adds	r2, r3, #1
 8004ac2:	6022      	str	r2, [r4, #0]
 8004ac4:	701e      	strb	r6, [r3, #0]
 8004ac6:	6963      	ldr	r3, [r4, #20]
 8004ac8:	4283      	cmp	r3, r0
 8004aca:	d004      	beq.n	8004ad6 <__swbuf_r+0x62>
 8004acc:	89a3      	ldrh	r3, [r4, #12]
 8004ace:	07db      	lsls	r3, r3, #31
 8004ad0:	d506      	bpl.n	8004ae0 <__swbuf_r+0x6c>
 8004ad2:	2e0a      	cmp	r6, #10
 8004ad4:	d104      	bne.n	8004ae0 <__swbuf_r+0x6c>
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	4628      	mov	r0, r5
 8004ada:	f000 f919 	bl	8004d10 <_fflush_r>
 8004ade:	b988      	cbnz	r0, 8004b04 <__swbuf_r+0x90>
 8004ae0:	4638      	mov	r0, r7
 8004ae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ae4:	4b0a      	ldr	r3, [pc, #40]	; (8004b10 <__swbuf_r+0x9c>)
 8004ae6:	429c      	cmp	r4, r3
 8004ae8:	d101      	bne.n	8004aee <__swbuf_r+0x7a>
 8004aea:	68ac      	ldr	r4, [r5, #8]
 8004aec:	e7cf      	b.n	8004a8e <__swbuf_r+0x1a>
 8004aee:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <__swbuf_r+0xa0>)
 8004af0:	429c      	cmp	r4, r3
 8004af2:	bf08      	it	eq
 8004af4:	68ec      	ldreq	r4, [r5, #12]
 8004af6:	e7ca      	b.n	8004a8e <__swbuf_r+0x1a>
 8004af8:	4621      	mov	r1, r4
 8004afa:	4628      	mov	r0, r5
 8004afc:	f000 f80c 	bl	8004b18 <__swsetup_r>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	d0cb      	beq.n	8004a9c <__swbuf_r+0x28>
 8004b04:	f04f 37ff 	mov.w	r7, #4294967295
 8004b08:	e7ea      	b.n	8004ae0 <__swbuf_r+0x6c>
 8004b0a:	bf00      	nop
 8004b0c:	080053b4 	.word	0x080053b4
 8004b10:	080053d4 	.word	0x080053d4
 8004b14:	08005394 	.word	0x08005394

08004b18 <__swsetup_r>:
 8004b18:	4b32      	ldr	r3, [pc, #200]	; (8004be4 <__swsetup_r+0xcc>)
 8004b1a:	b570      	push	{r4, r5, r6, lr}
 8004b1c:	681d      	ldr	r5, [r3, #0]
 8004b1e:	4606      	mov	r6, r0
 8004b20:	460c      	mov	r4, r1
 8004b22:	b125      	cbz	r5, 8004b2e <__swsetup_r+0x16>
 8004b24:	69ab      	ldr	r3, [r5, #24]
 8004b26:	b913      	cbnz	r3, 8004b2e <__swsetup_r+0x16>
 8004b28:	4628      	mov	r0, r5
 8004b2a:	f000 f985 	bl	8004e38 <__sinit>
 8004b2e:	4b2e      	ldr	r3, [pc, #184]	; (8004be8 <__swsetup_r+0xd0>)
 8004b30:	429c      	cmp	r4, r3
 8004b32:	d10f      	bne.n	8004b54 <__swsetup_r+0x3c>
 8004b34:	686c      	ldr	r4, [r5, #4]
 8004b36:	89a3      	ldrh	r3, [r4, #12]
 8004b38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b3c:	0719      	lsls	r1, r3, #28
 8004b3e:	d42c      	bmi.n	8004b9a <__swsetup_r+0x82>
 8004b40:	06dd      	lsls	r5, r3, #27
 8004b42:	d411      	bmi.n	8004b68 <__swsetup_r+0x50>
 8004b44:	2309      	movs	r3, #9
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b50:	81a3      	strh	r3, [r4, #12]
 8004b52:	e03e      	b.n	8004bd2 <__swsetup_r+0xba>
 8004b54:	4b25      	ldr	r3, [pc, #148]	; (8004bec <__swsetup_r+0xd4>)
 8004b56:	429c      	cmp	r4, r3
 8004b58:	d101      	bne.n	8004b5e <__swsetup_r+0x46>
 8004b5a:	68ac      	ldr	r4, [r5, #8]
 8004b5c:	e7eb      	b.n	8004b36 <__swsetup_r+0x1e>
 8004b5e:	4b24      	ldr	r3, [pc, #144]	; (8004bf0 <__swsetup_r+0xd8>)
 8004b60:	429c      	cmp	r4, r3
 8004b62:	bf08      	it	eq
 8004b64:	68ec      	ldreq	r4, [r5, #12]
 8004b66:	e7e6      	b.n	8004b36 <__swsetup_r+0x1e>
 8004b68:	0758      	lsls	r0, r3, #29
 8004b6a:	d512      	bpl.n	8004b92 <__swsetup_r+0x7a>
 8004b6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b6e:	b141      	cbz	r1, 8004b82 <__swsetup_r+0x6a>
 8004b70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b74:	4299      	cmp	r1, r3
 8004b76:	d002      	beq.n	8004b7e <__swsetup_r+0x66>
 8004b78:	4630      	mov	r0, r6
 8004b7a:	f7ff fbd7 	bl	800432c <_free_r>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	6363      	str	r3, [r4, #52]	; 0x34
 8004b82:	89a3      	ldrh	r3, [r4, #12]
 8004b84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004b88:	81a3      	strh	r3, [r4, #12]
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	6063      	str	r3, [r4, #4]
 8004b8e:	6923      	ldr	r3, [r4, #16]
 8004b90:	6023      	str	r3, [r4, #0]
 8004b92:	89a3      	ldrh	r3, [r4, #12]
 8004b94:	f043 0308 	orr.w	r3, r3, #8
 8004b98:	81a3      	strh	r3, [r4, #12]
 8004b9a:	6923      	ldr	r3, [r4, #16]
 8004b9c:	b94b      	cbnz	r3, 8004bb2 <__swsetup_r+0x9a>
 8004b9e:	89a3      	ldrh	r3, [r4, #12]
 8004ba0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004ba4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ba8:	d003      	beq.n	8004bb2 <__swsetup_r+0x9a>
 8004baa:	4621      	mov	r1, r4
 8004bac:	4630      	mov	r0, r6
 8004bae:	f000 fa07 	bl	8004fc0 <__smakebuf_r>
 8004bb2:	89a0      	ldrh	r0, [r4, #12]
 8004bb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004bb8:	f010 0301 	ands.w	r3, r0, #1
 8004bbc:	d00a      	beq.n	8004bd4 <__swsetup_r+0xbc>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	60a3      	str	r3, [r4, #8]
 8004bc2:	6963      	ldr	r3, [r4, #20]
 8004bc4:	425b      	negs	r3, r3
 8004bc6:	61a3      	str	r3, [r4, #24]
 8004bc8:	6923      	ldr	r3, [r4, #16]
 8004bca:	b943      	cbnz	r3, 8004bde <__swsetup_r+0xc6>
 8004bcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004bd0:	d1ba      	bne.n	8004b48 <__swsetup_r+0x30>
 8004bd2:	bd70      	pop	{r4, r5, r6, pc}
 8004bd4:	0781      	lsls	r1, r0, #30
 8004bd6:	bf58      	it	pl
 8004bd8:	6963      	ldrpl	r3, [r4, #20]
 8004bda:	60a3      	str	r3, [r4, #8]
 8004bdc:	e7f4      	b.n	8004bc8 <__swsetup_r+0xb0>
 8004bde:	2000      	movs	r0, #0
 8004be0:	e7f7      	b.n	8004bd2 <__swsetup_r+0xba>
 8004be2:	bf00      	nop
 8004be4:	20000030 	.word	0x20000030
 8004be8:	080053b4 	.word	0x080053b4
 8004bec:	080053d4 	.word	0x080053d4
 8004bf0:	08005394 	.word	0x08005394

08004bf4 <abort>:
 8004bf4:	2006      	movs	r0, #6
 8004bf6:	b508      	push	{r3, lr}
 8004bf8:	f000 fa64 	bl	80050c4 <raise>
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	f7ff fa51 	bl	80040a4 <_exit>
	...

08004c04 <__sflush_r>:
 8004c04:	898a      	ldrh	r2, [r1, #12]
 8004c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c0a:	4605      	mov	r5, r0
 8004c0c:	0710      	lsls	r0, r2, #28
 8004c0e:	460c      	mov	r4, r1
 8004c10:	d458      	bmi.n	8004cc4 <__sflush_r+0xc0>
 8004c12:	684b      	ldr	r3, [r1, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	dc05      	bgt.n	8004c24 <__sflush_r+0x20>
 8004c18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	dc02      	bgt.n	8004c24 <__sflush_r+0x20>
 8004c1e:	2000      	movs	r0, #0
 8004c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c26:	2e00      	cmp	r6, #0
 8004c28:	d0f9      	beq.n	8004c1e <__sflush_r+0x1a>
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c30:	682f      	ldr	r7, [r5, #0]
 8004c32:	602b      	str	r3, [r5, #0]
 8004c34:	d032      	beq.n	8004c9c <__sflush_r+0x98>
 8004c36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c38:	89a3      	ldrh	r3, [r4, #12]
 8004c3a:	075a      	lsls	r2, r3, #29
 8004c3c:	d505      	bpl.n	8004c4a <__sflush_r+0x46>
 8004c3e:	6863      	ldr	r3, [r4, #4]
 8004c40:	1ac0      	subs	r0, r0, r3
 8004c42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004c44:	b10b      	cbz	r3, 8004c4a <__sflush_r+0x46>
 8004c46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004c48:	1ac0      	subs	r0, r0, r3
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c50:	4628      	mov	r0, r5
 8004c52:	6a21      	ldr	r1, [r4, #32]
 8004c54:	47b0      	blx	r6
 8004c56:	1c43      	adds	r3, r0, #1
 8004c58:	89a3      	ldrh	r3, [r4, #12]
 8004c5a:	d106      	bne.n	8004c6a <__sflush_r+0x66>
 8004c5c:	6829      	ldr	r1, [r5, #0]
 8004c5e:	291d      	cmp	r1, #29
 8004c60:	d82c      	bhi.n	8004cbc <__sflush_r+0xb8>
 8004c62:	4a2a      	ldr	r2, [pc, #168]	; (8004d0c <__sflush_r+0x108>)
 8004c64:	40ca      	lsrs	r2, r1
 8004c66:	07d6      	lsls	r6, r2, #31
 8004c68:	d528      	bpl.n	8004cbc <__sflush_r+0xb8>
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	6062      	str	r2, [r4, #4]
 8004c6e:	6922      	ldr	r2, [r4, #16]
 8004c70:	04d9      	lsls	r1, r3, #19
 8004c72:	6022      	str	r2, [r4, #0]
 8004c74:	d504      	bpl.n	8004c80 <__sflush_r+0x7c>
 8004c76:	1c42      	adds	r2, r0, #1
 8004c78:	d101      	bne.n	8004c7e <__sflush_r+0x7a>
 8004c7a:	682b      	ldr	r3, [r5, #0]
 8004c7c:	b903      	cbnz	r3, 8004c80 <__sflush_r+0x7c>
 8004c7e:	6560      	str	r0, [r4, #84]	; 0x54
 8004c80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c82:	602f      	str	r7, [r5, #0]
 8004c84:	2900      	cmp	r1, #0
 8004c86:	d0ca      	beq.n	8004c1e <__sflush_r+0x1a>
 8004c88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c8c:	4299      	cmp	r1, r3
 8004c8e:	d002      	beq.n	8004c96 <__sflush_r+0x92>
 8004c90:	4628      	mov	r0, r5
 8004c92:	f7ff fb4b 	bl	800432c <_free_r>
 8004c96:	2000      	movs	r0, #0
 8004c98:	6360      	str	r0, [r4, #52]	; 0x34
 8004c9a:	e7c1      	b.n	8004c20 <__sflush_r+0x1c>
 8004c9c:	6a21      	ldr	r1, [r4, #32]
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	4628      	mov	r0, r5
 8004ca2:	47b0      	blx	r6
 8004ca4:	1c41      	adds	r1, r0, #1
 8004ca6:	d1c7      	bne.n	8004c38 <__sflush_r+0x34>
 8004ca8:	682b      	ldr	r3, [r5, #0]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d0c4      	beq.n	8004c38 <__sflush_r+0x34>
 8004cae:	2b1d      	cmp	r3, #29
 8004cb0:	d001      	beq.n	8004cb6 <__sflush_r+0xb2>
 8004cb2:	2b16      	cmp	r3, #22
 8004cb4:	d101      	bne.n	8004cba <__sflush_r+0xb6>
 8004cb6:	602f      	str	r7, [r5, #0]
 8004cb8:	e7b1      	b.n	8004c1e <__sflush_r+0x1a>
 8004cba:	89a3      	ldrh	r3, [r4, #12]
 8004cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cc0:	81a3      	strh	r3, [r4, #12]
 8004cc2:	e7ad      	b.n	8004c20 <__sflush_r+0x1c>
 8004cc4:	690f      	ldr	r7, [r1, #16]
 8004cc6:	2f00      	cmp	r7, #0
 8004cc8:	d0a9      	beq.n	8004c1e <__sflush_r+0x1a>
 8004cca:	0793      	lsls	r3, r2, #30
 8004ccc:	bf18      	it	ne
 8004cce:	2300      	movne	r3, #0
 8004cd0:	680e      	ldr	r6, [r1, #0]
 8004cd2:	bf08      	it	eq
 8004cd4:	694b      	ldreq	r3, [r1, #20]
 8004cd6:	eba6 0807 	sub.w	r8, r6, r7
 8004cda:	600f      	str	r7, [r1, #0]
 8004cdc:	608b      	str	r3, [r1, #8]
 8004cde:	f1b8 0f00 	cmp.w	r8, #0
 8004ce2:	dd9c      	ble.n	8004c1e <__sflush_r+0x1a>
 8004ce4:	4643      	mov	r3, r8
 8004ce6:	463a      	mov	r2, r7
 8004ce8:	4628      	mov	r0, r5
 8004cea:	6a21      	ldr	r1, [r4, #32]
 8004cec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004cee:	47b0      	blx	r6
 8004cf0:	2800      	cmp	r0, #0
 8004cf2:	dc06      	bgt.n	8004d02 <__sflush_r+0xfe>
 8004cf4:	89a3      	ldrh	r3, [r4, #12]
 8004cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	e78e      	b.n	8004c20 <__sflush_r+0x1c>
 8004d02:	4407      	add	r7, r0
 8004d04:	eba8 0800 	sub.w	r8, r8, r0
 8004d08:	e7e9      	b.n	8004cde <__sflush_r+0xda>
 8004d0a:	bf00      	nop
 8004d0c:	20400001 	.word	0x20400001

08004d10 <_fflush_r>:
 8004d10:	b538      	push	{r3, r4, r5, lr}
 8004d12:	690b      	ldr	r3, [r1, #16]
 8004d14:	4605      	mov	r5, r0
 8004d16:	460c      	mov	r4, r1
 8004d18:	b913      	cbnz	r3, 8004d20 <_fflush_r+0x10>
 8004d1a:	2500      	movs	r5, #0
 8004d1c:	4628      	mov	r0, r5
 8004d1e:	bd38      	pop	{r3, r4, r5, pc}
 8004d20:	b118      	cbz	r0, 8004d2a <_fflush_r+0x1a>
 8004d22:	6983      	ldr	r3, [r0, #24]
 8004d24:	b90b      	cbnz	r3, 8004d2a <_fflush_r+0x1a>
 8004d26:	f000 f887 	bl	8004e38 <__sinit>
 8004d2a:	4b14      	ldr	r3, [pc, #80]	; (8004d7c <_fflush_r+0x6c>)
 8004d2c:	429c      	cmp	r4, r3
 8004d2e:	d11b      	bne.n	8004d68 <_fflush_r+0x58>
 8004d30:	686c      	ldr	r4, [r5, #4]
 8004d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d0ef      	beq.n	8004d1a <_fflush_r+0xa>
 8004d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d3c:	07d0      	lsls	r0, r2, #31
 8004d3e:	d404      	bmi.n	8004d4a <_fflush_r+0x3a>
 8004d40:	0599      	lsls	r1, r3, #22
 8004d42:	d402      	bmi.n	8004d4a <_fflush_r+0x3a>
 8004d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d46:	f000 f915 	bl	8004f74 <__retarget_lock_acquire_recursive>
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	f7ff ff59 	bl	8004c04 <__sflush_r>
 8004d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d54:	4605      	mov	r5, r0
 8004d56:	07da      	lsls	r2, r3, #31
 8004d58:	d4e0      	bmi.n	8004d1c <_fflush_r+0xc>
 8004d5a:	89a3      	ldrh	r3, [r4, #12]
 8004d5c:	059b      	lsls	r3, r3, #22
 8004d5e:	d4dd      	bmi.n	8004d1c <_fflush_r+0xc>
 8004d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d62:	f000 f908 	bl	8004f76 <__retarget_lock_release_recursive>
 8004d66:	e7d9      	b.n	8004d1c <_fflush_r+0xc>
 8004d68:	4b05      	ldr	r3, [pc, #20]	; (8004d80 <_fflush_r+0x70>)
 8004d6a:	429c      	cmp	r4, r3
 8004d6c:	d101      	bne.n	8004d72 <_fflush_r+0x62>
 8004d6e:	68ac      	ldr	r4, [r5, #8]
 8004d70:	e7df      	b.n	8004d32 <_fflush_r+0x22>
 8004d72:	4b04      	ldr	r3, [pc, #16]	; (8004d84 <_fflush_r+0x74>)
 8004d74:	429c      	cmp	r4, r3
 8004d76:	bf08      	it	eq
 8004d78:	68ec      	ldreq	r4, [r5, #12]
 8004d7a:	e7da      	b.n	8004d32 <_fflush_r+0x22>
 8004d7c:	080053b4 	.word	0x080053b4
 8004d80:	080053d4 	.word	0x080053d4
 8004d84:	08005394 	.word	0x08005394

08004d88 <std>:
 8004d88:	2300      	movs	r3, #0
 8004d8a:	b510      	push	{r4, lr}
 8004d8c:	4604      	mov	r4, r0
 8004d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8004d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004d96:	6083      	str	r3, [r0, #8]
 8004d98:	8181      	strh	r1, [r0, #12]
 8004d9a:	6643      	str	r3, [r0, #100]	; 0x64
 8004d9c:	81c2      	strh	r2, [r0, #14]
 8004d9e:	6183      	str	r3, [r0, #24]
 8004da0:	4619      	mov	r1, r3
 8004da2:	2208      	movs	r2, #8
 8004da4:	305c      	adds	r0, #92	; 0x5c
 8004da6:	f7ff fa41 	bl	800422c <memset>
 8004daa:	4b05      	ldr	r3, [pc, #20]	; (8004dc0 <std+0x38>)
 8004dac:	6224      	str	r4, [r4, #32]
 8004dae:	6263      	str	r3, [r4, #36]	; 0x24
 8004db0:	4b04      	ldr	r3, [pc, #16]	; (8004dc4 <std+0x3c>)
 8004db2:	62a3      	str	r3, [r4, #40]	; 0x28
 8004db4:	4b04      	ldr	r3, [pc, #16]	; (8004dc8 <std+0x40>)
 8004db6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004db8:	4b04      	ldr	r3, [pc, #16]	; (8004dcc <std+0x44>)
 8004dba:	6323      	str	r3, [r4, #48]	; 0x30
 8004dbc:	bd10      	pop	{r4, pc}
 8004dbe:	bf00      	nop
 8004dc0:	080050fd 	.word	0x080050fd
 8004dc4:	0800511f 	.word	0x0800511f
 8004dc8:	08005157 	.word	0x08005157
 8004dcc:	0800517b 	.word	0x0800517b

08004dd0 <_cleanup_r>:
 8004dd0:	4901      	ldr	r1, [pc, #4]	; (8004dd8 <_cleanup_r+0x8>)
 8004dd2:	f000 b8af 	b.w	8004f34 <_fwalk_reent>
 8004dd6:	bf00      	nop
 8004dd8:	08004d11 	.word	0x08004d11

08004ddc <__sfmoreglue>:
 8004ddc:	b570      	push	{r4, r5, r6, lr}
 8004dde:	2568      	movs	r5, #104	; 0x68
 8004de0:	1e4a      	subs	r2, r1, #1
 8004de2:	4355      	muls	r5, r2
 8004de4:	460e      	mov	r6, r1
 8004de6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004dea:	f7ff faeb 	bl	80043c4 <_malloc_r>
 8004dee:	4604      	mov	r4, r0
 8004df0:	b140      	cbz	r0, 8004e04 <__sfmoreglue+0x28>
 8004df2:	2100      	movs	r1, #0
 8004df4:	e9c0 1600 	strd	r1, r6, [r0]
 8004df8:	300c      	adds	r0, #12
 8004dfa:	60a0      	str	r0, [r4, #8]
 8004dfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e00:	f7ff fa14 	bl	800422c <memset>
 8004e04:	4620      	mov	r0, r4
 8004e06:	bd70      	pop	{r4, r5, r6, pc}

08004e08 <__sfp_lock_acquire>:
 8004e08:	4801      	ldr	r0, [pc, #4]	; (8004e10 <__sfp_lock_acquire+0x8>)
 8004e0a:	f000 b8b3 	b.w	8004f74 <__retarget_lock_acquire_recursive>
 8004e0e:	bf00      	nop
 8004e10:	20002684 	.word	0x20002684

08004e14 <__sfp_lock_release>:
 8004e14:	4801      	ldr	r0, [pc, #4]	; (8004e1c <__sfp_lock_release+0x8>)
 8004e16:	f000 b8ae 	b.w	8004f76 <__retarget_lock_release_recursive>
 8004e1a:	bf00      	nop
 8004e1c:	20002684 	.word	0x20002684

08004e20 <__sinit_lock_acquire>:
 8004e20:	4801      	ldr	r0, [pc, #4]	; (8004e28 <__sinit_lock_acquire+0x8>)
 8004e22:	f000 b8a7 	b.w	8004f74 <__retarget_lock_acquire_recursive>
 8004e26:	bf00      	nop
 8004e28:	2000267f 	.word	0x2000267f

08004e2c <__sinit_lock_release>:
 8004e2c:	4801      	ldr	r0, [pc, #4]	; (8004e34 <__sinit_lock_release+0x8>)
 8004e2e:	f000 b8a2 	b.w	8004f76 <__retarget_lock_release_recursive>
 8004e32:	bf00      	nop
 8004e34:	2000267f 	.word	0x2000267f

08004e38 <__sinit>:
 8004e38:	b510      	push	{r4, lr}
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	f7ff fff0 	bl	8004e20 <__sinit_lock_acquire>
 8004e40:	69a3      	ldr	r3, [r4, #24]
 8004e42:	b11b      	cbz	r3, 8004e4c <__sinit+0x14>
 8004e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e48:	f7ff bff0 	b.w	8004e2c <__sinit_lock_release>
 8004e4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004e50:	6523      	str	r3, [r4, #80]	; 0x50
 8004e52:	4b13      	ldr	r3, [pc, #76]	; (8004ea0 <__sinit+0x68>)
 8004e54:	4a13      	ldr	r2, [pc, #76]	; (8004ea4 <__sinit+0x6c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	62a2      	str	r2, [r4, #40]	; 0x28
 8004e5a:	42a3      	cmp	r3, r4
 8004e5c:	bf08      	it	eq
 8004e5e:	2301      	moveq	r3, #1
 8004e60:	4620      	mov	r0, r4
 8004e62:	bf08      	it	eq
 8004e64:	61a3      	streq	r3, [r4, #24]
 8004e66:	f000 f81f 	bl	8004ea8 <__sfp>
 8004e6a:	6060      	str	r0, [r4, #4]
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	f000 f81b 	bl	8004ea8 <__sfp>
 8004e72:	60a0      	str	r0, [r4, #8]
 8004e74:	4620      	mov	r0, r4
 8004e76:	f000 f817 	bl	8004ea8 <__sfp>
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2104      	movs	r1, #4
 8004e7e:	60e0      	str	r0, [r4, #12]
 8004e80:	6860      	ldr	r0, [r4, #4]
 8004e82:	f7ff ff81 	bl	8004d88 <std>
 8004e86:	2201      	movs	r2, #1
 8004e88:	2109      	movs	r1, #9
 8004e8a:	68a0      	ldr	r0, [r4, #8]
 8004e8c:	f7ff ff7c 	bl	8004d88 <std>
 8004e90:	2202      	movs	r2, #2
 8004e92:	2112      	movs	r1, #18
 8004e94:	68e0      	ldr	r0, [r4, #12]
 8004e96:	f7ff ff77 	bl	8004d88 <std>
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	61a3      	str	r3, [r4, #24]
 8004e9e:	e7d1      	b.n	8004e44 <__sinit+0xc>
 8004ea0:	080052a8 	.word	0x080052a8
 8004ea4:	08004dd1 	.word	0x08004dd1

08004ea8 <__sfp>:
 8004ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eaa:	4607      	mov	r7, r0
 8004eac:	f7ff ffac 	bl	8004e08 <__sfp_lock_acquire>
 8004eb0:	4b1e      	ldr	r3, [pc, #120]	; (8004f2c <__sfp+0x84>)
 8004eb2:	681e      	ldr	r6, [r3, #0]
 8004eb4:	69b3      	ldr	r3, [r6, #24]
 8004eb6:	b913      	cbnz	r3, 8004ebe <__sfp+0x16>
 8004eb8:	4630      	mov	r0, r6
 8004eba:	f7ff ffbd 	bl	8004e38 <__sinit>
 8004ebe:	3648      	adds	r6, #72	; 0x48
 8004ec0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	d503      	bpl.n	8004ed0 <__sfp+0x28>
 8004ec8:	6833      	ldr	r3, [r6, #0]
 8004eca:	b30b      	cbz	r3, 8004f10 <__sfp+0x68>
 8004ecc:	6836      	ldr	r6, [r6, #0]
 8004ece:	e7f7      	b.n	8004ec0 <__sfp+0x18>
 8004ed0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ed4:	b9d5      	cbnz	r5, 8004f0c <__sfp+0x64>
 8004ed6:	4b16      	ldr	r3, [pc, #88]	; (8004f30 <__sfp+0x88>)
 8004ed8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004edc:	60e3      	str	r3, [r4, #12]
 8004ede:	6665      	str	r5, [r4, #100]	; 0x64
 8004ee0:	f000 f847 	bl	8004f72 <__retarget_lock_init_recursive>
 8004ee4:	f7ff ff96 	bl	8004e14 <__sfp_lock_release>
 8004ee8:	2208      	movs	r2, #8
 8004eea:	4629      	mov	r1, r5
 8004eec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004ef0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004ef4:	6025      	str	r5, [r4, #0]
 8004ef6:	61a5      	str	r5, [r4, #24]
 8004ef8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004efc:	f7ff f996 	bl	800422c <memset>
 8004f00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004f04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004f08:	4620      	mov	r0, r4
 8004f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f0c:	3468      	adds	r4, #104	; 0x68
 8004f0e:	e7d9      	b.n	8004ec4 <__sfp+0x1c>
 8004f10:	2104      	movs	r1, #4
 8004f12:	4638      	mov	r0, r7
 8004f14:	f7ff ff62 	bl	8004ddc <__sfmoreglue>
 8004f18:	4604      	mov	r4, r0
 8004f1a:	6030      	str	r0, [r6, #0]
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	d1d5      	bne.n	8004ecc <__sfp+0x24>
 8004f20:	f7ff ff78 	bl	8004e14 <__sfp_lock_release>
 8004f24:	230c      	movs	r3, #12
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	e7ee      	b.n	8004f08 <__sfp+0x60>
 8004f2a:	bf00      	nop
 8004f2c:	080052a8 	.word	0x080052a8
 8004f30:	ffff0001 	.word	0xffff0001

08004f34 <_fwalk_reent>:
 8004f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f38:	4606      	mov	r6, r0
 8004f3a:	4688      	mov	r8, r1
 8004f3c:	2700      	movs	r7, #0
 8004f3e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f46:	f1b9 0901 	subs.w	r9, r9, #1
 8004f4a:	d505      	bpl.n	8004f58 <_fwalk_reent+0x24>
 8004f4c:	6824      	ldr	r4, [r4, #0]
 8004f4e:	2c00      	cmp	r4, #0
 8004f50:	d1f7      	bne.n	8004f42 <_fwalk_reent+0xe>
 8004f52:	4638      	mov	r0, r7
 8004f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f58:	89ab      	ldrh	r3, [r5, #12]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d907      	bls.n	8004f6e <_fwalk_reent+0x3a>
 8004f5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f62:	3301      	adds	r3, #1
 8004f64:	d003      	beq.n	8004f6e <_fwalk_reent+0x3a>
 8004f66:	4629      	mov	r1, r5
 8004f68:	4630      	mov	r0, r6
 8004f6a:	47c0      	blx	r8
 8004f6c:	4307      	orrs	r7, r0
 8004f6e:	3568      	adds	r5, #104	; 0x68
 8004f70:	e7e9      	b.n	8004f46 <_fwalk_reent+0x12>

08004f72 <__retarget_lock_init_recursive>:
 8004f72:	4770      	bx	lr

08004f74 <__retarget_lock_acquire_recursive>:
 8004f74:	4770      	bx	lr

08004f76 <__retarget_lock_release_recursive>:
 8004f76:	4770      	bx	lr

08004f78 <__swhatbuf_r>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	460e      	mov	r6, r1
 8004f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f80:	4614      	mov	r4, r2
 8004f82:	2900      	cmp	r1, #0
 8004f84:	461d      	mov	r5, r3
 8004f86:	b096      	sub	sp, #88	; 0x58
 8004f88:	da07      	bge.n	8004f9a <__swhatbuf_r+0x22>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	602b      	str	r3, [r5, #0]
 8004f8e:	89b3      	ldrh	r3, [r6, #12]
 8004f90:	061a      	lsls	r2, r3, #24
 8004f92:	d410      	bmi.n	8004fb6 <__swhatbuf_r+0x3e>
 8004f94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f98:	e00e      	b.n	8004fb8 <__swhatbuf_r+0x40>
 8004f9a:	466a      	mov	r2, sp
 8004f9c:	f000 f914 	bl	80051c8 <_fstat_r>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	dbf2      	blt.n	8004f8a <__swhatbuf_r+0x12>
 8004fa4:	9a01      	ldr	r2, [sp, #4]
 8004fa6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004faa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004fae:	425a      	negs	r2, r3
 8004fb0:	415a      	adcs	r2, r3
 8004fb2:	602a      	str	r2, [r5, #0]
 8004fb4:	e7ee      	b.n	8004f94 <__swhatbuf_r+0x1c>
 8004fb6:	2340      	movs	r3, #64	; 0x40
 8004fb8:	2000      	movs	r0, #0
 8004fba:	6023      	str	r3, [r4, #0]
 8004fbc:	b016      	add	sp, #88	; 0x58
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}

08004fc0 <__smakebuf_r>:
 8004fc0:	898b      	ldrh	r3, [r1, #12]
 8004fc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004fc4:	079d      	lsls	r5, r3, #30
 8004fc6:	4606      	mov	r6, r0
 8004fc8:	460c      	mov	r4, r1
 8004fca:	d507      	bpl.n	8004fdc <__smakebuf_r+0x1c>
 8004fcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004fd0:	6023      	str	r3, [r4, #0]
 8004fd2:	6123      	str	r3, [r4, #16]
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	6163      	str	r3, [r4, #20]
 8004fd8:	b002      	add	sp, #8
 8004fda:	bd70      	pop	{r4, r5, r6, pc}
 8004fdc:	466a      	mov	r2, sp
 8004fde:	ab01      	add	r3, sp, #4
 8004fe0:	f7ff ffca 	bl	8004f78 <__swhatbuf_r>
 8004fe4:	9900      	ldr	r1, [sp, #0]
 8004fe6:	4605      	mov	r5, r0
 8004fe8:	4630      	mov	r0, r6
 8004fea:	f7ff f9eb 	bl	80043c4 <_malloc_r>
 8004fee:	b948      	cbnz	r0, 8005004 <__smakebuf_r+0x44>
 8004ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ff4:	059a      	lsls	r2, r3, #22
 8004ff6:	d4ef      	bmi.n	8004fd8 <__smakebuf_r+0x18>
 8004ff8:	f023 0303 	bic.w	r3, r3, #3
 8004ffc:	f043 0302 	orr.w	r3, r3, #2
 8005000:	81a3      	strh	r3, [r4, #12]
 8005002:	e7e3      	b.n	8004fcc <__smakebuf_r+0xc>
 8005004:	4b0d      	ldr	r3, [pc, #52]	; (800503c <__smakebuf_r+0x7c>)
 8005006:	62b3      	str	r3, [r6, #40]	; 0x28
 8005008:	89a3      	ldrh	r3, [r4, #12]
 800500a:	6020      	str	r0, [r4, #0]
 800500c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005010:	81a3      	strh	r3, [r4, #12]
 8005012:	9b00      	ldr	r3, [sp, #0]
 8005014:	6120      	str	r0, [r4, #16]
 8005016:	6163      	str	r3, [r4, #20]
 8005018:	9b01      	ldr	r3, [sp, #4]
 800501a:	b15b      	cbz	r3, 8005034 <__smakebuf_r+0x74>
 800501c:	4630      	mov	r0, r6
 800501e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005022:	f000 f8e3 	bl	80051ec <_isatty_r>
 8005026:	b128      	cbz	r0, 8005034 <__smakebuf_r+0x74>
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	f023 0303 	bic.w	r3, r3, #3
 800502e:	f043 0301 	orr.w	r3, r3, #1
 8005032:	81a3      	strh	r3, [r4, #12]
 8005034:	89a0      	ldrh	r0, [r4, #12]
 8005036:	4305      	orrs	r5, r0
 8005038:	81a5      	strh	r5, [r4, #12]
 800503a:	e7cd      	b.n	8004fd8 <__smakebuf_r+0x18>
 800503c:	08004dd1 	.word	0x08004dd1

08005040 <memchr>:
 8005040:	4603      	mov	r3, r0
 8005042:	b510      	push	{r4, lr}
 8005044:	b2c9      	uxtb	r1, r1
 8005046:	4402      	add	r2, r0
 8005048:	4293      	cmp	r3, r2
 800504a:	4618      	mov	r0, r3
 800504c:	d101      	bne.n	8005052 <memchr+0x12>
 800504e:	2000      	movs	r0, #0
 8005050:	e003      	b.n	800505a <memchr+0x1a>
 8005052:	7804      	ldrb	r4, [r0, #0]
 8005054:	3301      	adds	r3, #1
 8005056:	428c      	cmp	r4, r1
 8005058:	d1f6      	bne.n	8005048 <memchr+0x8>
 800505a:	bd10      	pop	{r4, pc}

0800505c <__malloc_lock>:
 800505c:	4801      	ldr	r0, [pc, #4]	; (8005064 <__malloc_lock+0x8>)
 800505e:	f7ff bf89 	b.w	8004f74 <__retarget_lock_acquire_recursive>
 8005062:	bf00      	nop
 8005064:	20002680 	.word	0x20002680

08005068 <__malloc_unlock>:
 8005068:	4801      	ldr	r0, [pc, #4]	; (8005070 <__malloc_unlock+0x8>)
 800506a:	f7ff bf84 	b.w	8004f76 <__retarget_lock_release_recursive>
 800506e:	bf00      	nop
 8005070:	20002680 	.word	0x20002680

08005074 <_raise_r>:
 8005074:	291f      	cmp	r1, #31
 8005076:	b538      	push	{r3, r4, r5, lr}
 8005078:	4604      	mov	r4, r0
 800507a:	460d      	mov	r5, r1
 800507c:	d904      	bls.n	8005088 <_raise_r+0x14>
 800507e:	2316      	movs	r3, #22
 8005080:	6003      	str	r3, [r0, #0]
 8005082:	f04f 30ff 	mov.w	r0, #4294967295
 8005086:	bd38      	pop	{r3, r4, r5, pc}
 8005088:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800508a:	b112      	cbz	r2, 8005092 <_raise_r+0x1e>
 800508c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005090:	b94b      	cbnz	r3, 80050a6 <_raise_r+0x32>
 8005092:	4620      	mov	r0, r4
 8005094:	f000 f830 	bl	80050f8 <_getpid_r>
 8005098:	462a      	mov	r2, r5
 800509a:	4601      	mov	r1, r0
 800509c:	4620      	mov	r0, r4
 800509e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050a2:	f000 b817 	b.w	80050d4 <_kill_r>
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d00a      	beq.n	80050c0 <_raise_r+0x4c>
 80050aa:	1c59      	adds	r1, r3, #1
 80050ac:	d103      	bne.n	80050b6 <_raise_r+0x42>
 80050ae:	2316      	movs	r3, #22
 80050b0:	6003      	str	r3, [r0, #0]
 80050b2:	2001      	movs	r0, #1
 80050b4:	e7e7      	b.n	8005086 <_raise_r+0x12>
 80050b6:	2400      	movs	r4, #0
 80050b8:	4628      	mov	r0, r5
 80050ba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80050be:	4798      	blx	r3
 80050c0:	2000      	movs	r0, #0
 80050c2:	e7e0      	b.n	8005086 <_raise_r+0x12>

080050c4 <raise>:
 80050c4:	4b02      	ldr	r3, [pc, #8]	; (80050d0 <raise+0xc>)
 80050c6:	4601      	mov	r1, r0
 80050c8:	6818      	ldr	r0, [r3, #0]
 80050ca:	f7ff bfd3 	b.w	8005074 <_raise_r>
 80050ce:	bf00      	nop
 80050d0:	20000030 	.word	0x20000030

080050d4 <_kill_r>:
 80050d4:	b538      	push	{r3, r4, r5, lr}
 80050d6:	2300      	movs	r3, #0
 80050d8:	4d06      	ldr	r5, [pc, #24]	; (80050f4 <_kill_r+0x20>)
 80050da:	4604      	mov	r4, r0
 80050dc:	4608      	mov	r0, r1
 80050de:	4611      	mov	r1, r2
 80050e0:	602b      	str	r3, [r5, #0]
 80050e2:	f7fe ffd7 	bl	8004094 <_kill>
 80050e6:	1c43      	adds	r3, r0, #1
 80050e8:	d102      	bne.n	80050f0 <_kill_r+0x1c>
 80050ea:	682b      	ldr	r3, [r5, #0]
 80050ec:	b103      	cbz	r3, 80050f0 <_kill_r+0x1c>
 80050ee:	6023      	str	r3, [r4, #0]
 80050f0:	bd38      	pop	{r3, r4, r5, pc}
 80050f2:	bf00      	nop
 80050f4:	20002688 	.word	0x20002688

080050f8 <_getpid_r>:
 80050f8:	f7fe bfca 	b.w	8004090 <_getpid>

080050fc <__sread>:
 80050fc:	b510      	push	{r4, lr}
 80050fe:	460c      	mov	r4, r1
 8005100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005104:	f000 f894 	bl	8005230 <_read_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	bfab      	itete	ge
 800510c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800510e:	89a3      	ldrhlt	r3, [r4, #12]
 8005110:	181b      	addge	r3, r3, r0
 8005112:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005116:	bfac      	ite	ge
 8005118:	6563      	strge	r3, [r4, #84]	; 0x54
 800511a:	81a3      	strhlt	r3, [r4, #12]
 800511c:	bd10      	pop	{r4, pc}

0800511e <__swrite>:
 800511e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005122:	461f      	mov	r7, r3
 8005124:	898b      	ldrh	r3, [r1, #12]
 8005126:	4605      	mov	r5, r0
 8005128:	05db      	lsls	r3, r3, #23
 800512a:	460c      	mov	r4, r1
 800512c:	4616      	mov	r6, r2
 800512e:	d505      	bpl.n	800513c <__swrite+0x1e>
 8005130:	2302      	movs	r3, #2
 8005132:	2200      	movs	r2, #0
 8005134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005138:	f000 f868 	bl	800520c <_lseek_r>
 800513c:	89a3      	ldrh	r3, [r4, #12]
 800513e:	4632      	mov	r2, r6
 8005140:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005144:	81a3      	strh	r3, [r4, #12]
 8005146:	4628      	mov	r0, r5
 8005148:	463b      	mov	r3, r7
 800514a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800514e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005152:	f000 b817 	b.w	8005184 <_write_r>

08005156 <__sseek>:
 8005156:	b510      	push	{r4, lr}
 8005158:	460c      	mov	r4, r1
 800515a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515e:	f000 f855 	bl	800520c <_lseek_r>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	89a3      	ldrh	r3, [r4, #12]
 8005166:	bf15      	itete	ne
 8005168:	6560      	strne	r0, [r4, #84]	; 0x54
 800516a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800516e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005172:	81a3      	strheq	r3, [r4, #12]
 8005174:	bf18      	it	ne
 8005176:	81a3      	strhne	r3, [r4, #12]
 8005178:	bd10      	pop	{r4, pc}

0800517a <__sclose>:
 800517a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800517e:	f000 b813 	b.w	80051a8 <_close_r>
	...

08005184 <_write_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	4604      	mov	r4, r0
 8005188:	4608      	mov	r0, r1
 800518a:	4611      	mov	r1, r2
 800518c:	2200      	movs	r2, #0
 800518e:	4d05      	ldr	r5, [pc, #20]	; (80051a4 <_write_r+0x20>)
 8005190:	602a      	str	r2, [r5, #0]
 8005192:	461a      	mov	r2, r3
 8005194:	f7fe ff9c 	bl	80040d0 <_write>
 8005198:	1c43      	adds	r3, r0, #1
 800519a:	d102      	bne.n	80051a2 <_write_r+0x1e>
 800519c:	682b      	ldr	r3, [r5, #0]
 800519e:	b103      	cbz	r3, 80051a2 <_write_r+0x1e>
 80051a0:	6023      	str	r3, [r4, #0]
 80051a2:	bd38      	pop	{r3, r4, r5, pc}
 80051a4:	20002688 	.word	0x20002688

080051a8 <_close_r>:
 80051a8:	b538      	push	{r3, r4, r5, lr}
 80051aa:	2300      	movs	r3, #0
 80051ac:	4d05      	ldr	r5, [pc, #20]	; (80051c4 <_close_r+0x1c>)
 80051ae:	4604      	mov	r4, r0
 80051b0:	4608      	mov	r0, r1
 80051b2:	602b      	str	r3, [r5, #0]
 80051b4:	f7fe ffb8 	bl	8004128 <_close>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d102      	bne.n	80051c2 <_close_r+0x1a>
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	b103      	cbz	r3, 80051c2 <_close_r+0x1a>
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	bd38      	pop	{r3, r4, r5, pc}
 80051c4:	20002688 	.word	0x20002688

080051c8 <_fstat_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	2300      	movs	r3, #0
 80051cc:	4d06      	ldr	r5, [pc, #24]	; (80051e8 <_fstat_r+0x20>)
 80051ce:	4604      	mov	r4, r0
 80051d0:	4608      	mov	r0, r1
 80051d2:	4611      	mov	r1, r2
 80051d4:	602b      	str	r3, [r5, #0]
 80051d6:	f7fe ffaa 	bl	800412e <_fstat>
 80051da:	1c43      	adds	r3, r0, #1
 80051dc:	d102      	bne.n	80051e4 <_fstat_r+0x1c>
 80051de:	682b      	ldr	r3, [r5, #0]
 80051e0:	b103      	cbz	r3, 80051e4 <_fstat_r+0x1c>
 80051e2:	6023      	str	r3, [r4, #0]
 80051e4:	bd38      	pop	{r3, r4, r5, pc}
 80051e6:	bf00      	nop
 80051e8:	20002688 	.word	0x20002688

080051ec <_isatty_r>:
 80051ec:	b538      	push	{r3, r4, r5, lr}
 80051ee:	2300      	movs	r3, #0
 80051f0:	4d05      	ldr	r5, [pc, #20]	; (8005208 <_isatty_r+0x1c>)
 80051f2:	4604      	mov	r4, r0
 80051f4:	4608      	mov	r0, r1
 80051f6:	602b      	str	r3, [r5, #0]
 80051f8:	f7fe ff9e 	bl	8004138 <_isatty>
 80051fc:	1c43      	adds	r3, r0, #1
 80051fe:	d102      	bne.n	8005206 <_isatty_r+0x1a>
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	b103      	cbz	r3, 8005206 <_isatty_r+0x1a>
 8005204:	6023      	str	r3, [r4, #0]
 8005206:	bd38      	pop	{r3, r4, r5, pc}
 8005208:	20002688 	.word	0x20002688

0800520c <_lseek_r>:
 800520c:	b538      	push	{r3, r4, r5, lr}
 800520e:	4604      	mov	r4, r0
 8005210:	4608      	mov	r0, r1
 8005212:	4611      	mov	r1, r2
 8005214:	2200      	movs	r2, #0
 8005216:	4d05      	ldr	r5, [pc, #20]	; (800522c <_lseek_r+0x20>)
 8005218:	602a      	str	r2, [r5, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	f7fe ff8e 	bl	800413c <_lseek>
 8005220:	1c43      	adds	r3, r0, #1
 8005222:	d102      	bne.n	800522a <_lseek_r+0x1e>
 8005224:	682b      	ldr	r3, [r5, #0]
 8005226:	b103      	cbz	r3, 800522a <_lseek_r+0x1e>
 8005228:	6023      	str	r3, [r4, #0]
 800522a:	bd38      	pop	{r3, r4, r5, pc}
 800522c:	20002688 	.word	0x20002688

08005230 <_read_r>:
 8005230:	b538      	push	{r3, r4, r5, lr}
 8005232:	4604      	mov	r4, r0
 8005234:	4608      	mov	r0, r1
 8005236:	4611      	mov	r1, r2
 8005238:	2200      	movs	r2, #0
 800523a:	4d05      	ldr	r5, [pc, #20]	; (8005250 <_read_r+0x20>)
 800523c:	602a      	str	r2, [r5, #0]
 800523e:	461a      	mov	r2, r3
 8005240:	f7fe ff36 	bl	80040b0 <_read>
 8005244:	1c43      	adds	r3, r0, #1
 8005246:	d102      	bne.n	800524e <_read_r+0x1e>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	b103      	cbz	r3, 800524e <_read_r+0x1e>
 800524c:	6023      	str	r3, [r4, #0]
 800524e:	bd38      	pop	{r3, r4, r5, pc}
 8005250:	20002688 	.word	0x20002688

08005254 <_init>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	bf00      	nop
 8005258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525a:	bc08      	pop	{r3}
 800525c:	469e      	mov	lr, r3
 800525e:	4770      	bx	lr

08005260 <_fini>:
 8005260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005262:	bf00      	nop
 8005264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005266:	bc08      	pop	{r3}
 8005268:	469e      	mov	lr, r3
 800526a:	4770      	bx	lr
