Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Software/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Rtype_tb_behav xil_defaultlib.Rtype_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:96]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:97]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:98]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:99]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:100]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:101]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:102]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:103]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:104]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v:105]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 96, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 97, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 99, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 100, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 101, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 102, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 103, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 104, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 105, File D:/Code/RISCV/RTL/4-stage-rv32i/RISCV_v5.srcs/Instruction_simulation/new/Rtype_tb.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.processor_ctrl
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_ctrl
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.data_ext
Compiling module xil_defaultlib.processor_top
Compiling module xil_defaultlib.Rtype_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Rtype_tb_behav
