#ifndef PPU_H
#define PPU_H

#include <cstdint>  // For uint8_t and uint16_t
#include <map>
#include "ROM.h"
class PPU {
public:
    // Internal Registers
    union vram {
        struct {
            uint16_t coarse_x: 5;
            uint16_t coarse_y: 5;
            uint16_t nametable_x: 1;
            uint16_t nametable_y: 1;
            uint16_t fine_y: 3;
            uint16_t unused_bit: 1;
        };
        uint16_t vram_register = 0x0000;
    };

    // Current VRAM Address --- 15 bits
    vram v;
    // Temporary VRAM Address --- 15 bits
    vram t;
    uint8_t x = 0x00;               // Fine X Scroll --- 3 bits
    uint8_t w = 0x00;               // First or Second write toggle --- 1 bit

    // I/O Registers
    uint8_t PPUCTRL = 0x00;         // Controller
    uint8_t PPUMASK = 0x00;         // Mask
    uint8_t PPUSTATUS = 0x00;       // Status
    uint8_t OAMADDR = 0x00;         // Sprite RAM address
    uint8_t PPUSCROLL = 0x00;       // X and Y scroll
    uint8_t PPUADDR = 0x00;         // VRAM address
    uint8_t PPUDATA = 0x00;         // VRAM data

    // Object Attribute Memory (OAM) - 64 sprites
    struct ObjectAttributeMemory {
        uint8_t y;          // Y position of a sprite
        uint8_t id;         // ID of a tile in pattern memory
        uint8_t attribute;  // Attribute flags
        uint8_t x;          // X position of a sprite
    } OAM[64]{};

    //TODO: Create memory for name table and palettes

    // Cant have the values in an enum equal the same letter as it causes compiler errors
    // It's the same as two variables having the same name.

    // enum PPUCTRL_BITS {
    //     V = (1 << 0),               // Vblank NMI Enable
    //     P = (1 << 1),               // PPU Master/Slave Select
    //     H = (1 << 2),               // Sprite Size
    //     B = (1 << 3),               // Background pattern table address
    //     S = (1 << 4),               // Sprite pattern table address
    //     I = (1 << 5),               // VRAM address increment per CPU read/write of PPUDATA
    //     N1 = (1 << 6),              // Base nametable address
    //     N2 = (1 << 7)               // Base nametable address
    // };
    //
    // enum PPUMASK_BITS {
    //     B = (1 << 0),               // Emphasize blue
    //     G = (1 << 1),               // Emphasize green
    //     R = (1 << 2),               // Emphasize red
    //     s = (1 << 3),               // Enable sprite rendering
    //     b = (1 << 4),               // Enable background rendering
    //     M = (1 << 5),               // Show sprites in leftmost 8 pixels of screen
    //     m = (1 << 6),               // Show background in leftmost 8 pixels of screen
    //     G = (1 << 7)                // Greyscale
    // };
    //
    // enum PPUSTATUS_BITS {
    //     V = (1 << 0),               // Vblank flag
    //     S = (1 << 1),               // Sprite 0 hit flag
    //     O = (1 << 2)                // Sprite overflow flag
    // };

    uint8_t* OAMDATA = reinterpret_cast<uint8_t *>(OAM);
    uint8_t OAMDMA = 0x00;          // Sprite DMA

    // Method for writing data to PPU registers
    void cpuWrite(uint16_t addr, uint8_t data);

    void writePPU(uint16_t addr, uint8_t data);

    uint8_t readPPU(uint16_t addr);

    // Method to connect ROM to PPU
    void connectROM(NESROM& ROM);
    // Init ROM
    NESROM* ROM{};
    
    // Pattern tables------------------------------------------------------------------------------------
    std::array<uint8_t, 4096 * 2> patternTables; // two pattern tables of 256 tiles each (4096 / 16)

	// read and write may be modified / unused (e.x. caller specifies table + tile, function figures out what to return)
	// useful for testing?
    uint8_t readPatternTable(uint16_t addr);

    void writePatternTable(uint16_t addr, uint8_t data);
    
    // method to get a tile, returned as an 8-byte array of pixel info (0-3)
    void getTile(uint8_t tileIndex, uint8_t* tileData, bool table1);

    void clock();

    uint16_t cycle = 0;
    uint16_t scanline = 0;
    bool complete_frame = false;

    // Name tables
    std::array<uint8_t, 1024> nameTableA;
    std::array<uint8_t, 1024> nameTableB;

    std::map<uint8_t, uint16_t> nameTableBaseAddresses = {
        {0b00000000, 0x23C0},
        {0b00000001, 0x27C0},
        {0b00000010, 0x2BC0},
        {0b00000011, 0x2FC0}
    };

    // Given an address, determines mirroring scheme and returns modified address
    uint16_t getMirroredNameTableAddress(uint16_t address);

    // Uses data from PPU v register to calculate attribute table address for current tile
    uint16_t getAttributeTableAddress();
};

#endif // PPU_H
