==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1816 ; free virtual = 10957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1815 ; free virtual = 10957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.383 ; gain = 128.777 ; free physical = 1783 ; free virtual = 10931
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_64_div3' (test.cpp:1423) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div3' into 'operator_long_div3' (test.cpp:1437) automatically.
WARNING: [SYNCHK 200-23] test.cpp:1422: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 501.383 ; gain = 128.777 ; free physical = 1766 ; free virtual = 10916
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:1419) in function 'int_64_div3' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div3' into 'lut_div3_chunk' (test.cpp:1401) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div3' into 'lut_div3_chunk' (test.cpp:1402) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div3' into 'lut_div3_chunk' (test.cpp:1403) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div3' into 'lut_div3_chunk' (test.cpp:1404) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div3' into 'lut_div3_chunk' (test.cpp:1405) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q3_div3' into 'lut_div3_chunk' (test.cpp:1406) automatically.
INFO: [XFORM 203-602] Inlining function 'int_64_div3' into 'operator_int_64_div3' (test.cpp:1431) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div3' into 'operator_long_div3' (test.cpp:1437) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.383 ; gain = 128.777 ; free physical = 1725 ; free virtual = 10876
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 501.383 ; gain = 128.777 ; free physical = 1716 ; free virtual = 10867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div3/in' to 'operator_long_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.91 seconds; current allocated memory: 122.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 122.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (28.424ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_r' (0 ns)
	'call' operation ('call_ret_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_1_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_2_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_3_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_4_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_5_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_6_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:1423->test.cpp:1431->test.cpp:1437) to 'lut_div3_chunk' (3.55 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 122.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 122.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 124.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 125.321 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1751 ; free virtual = 10904
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:34 ; elapsed = 00:03:36 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2096 ; free virtual = 10036
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:34 ; elapsed = 00:03:36 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2096 ; free virtual = 10036
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2103 ; free virtual = 10040
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_64_div3' (test.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'int_64_div3' into 'operator_long_div3' (test.cpp:74) automatically.
WARNING: [SYNCHK 200-23] test.cpp:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2102 ; free virtual = 10040
INFO: [XFORM 203-602] Inlining function 'lut_div3_chunk' into 'int_64_div3' (test.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'int_64_div3' into 'operator_long_div3' (test.cpp:74) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2077 ; free virtual = 10016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2075 ; free virtual = 10014
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div3/in' to 'operator_long_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'lshr' operation ('tmp_15', test.cpp:66->test.cpp:74) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 202.75 seconds; current allocated memory: 109.794 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 110.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_r0' to 'operator_long_divbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_r1' to 'operator_long_divcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_q0' to 'operator_long_divdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_q1' to 'operator_long_diveOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_q2' to 'operator_long_divfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_q3' to 'operator_long_divg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_long_div3_lshr_64ns_7ns_64_7_1' to 'operator_long_divhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 110.759 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_long_divhbi'
INFO: [RTMG 210-279] Implementing memory 'operator_long_divbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_long_divcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_long_divdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_long_diveOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_long_divfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_long_divg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:36 ; elapsed = 00:03:38 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2073 ; free virtual = 10013
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2203 ; free virtual = 9819
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2203 ; free virtual = 9819
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 372.961 ; gain = 0.355 ; free physical = 2184 ; free virtual = 9812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2179 ; free virtual = 9808
INFO: [XFORM 203-602] Inlining function 'int_64_div3' into 'operator_long_div3' (test.cpp:117) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2154 ; free virtual = 9784
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2151 ; free virtual = 9782
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div3' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div3/in' to 'operator_long_div3/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.13 seconds; current allocated memory: 92.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 92.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 92.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 92.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div3_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div3_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 93.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div3/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div3'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 94.366 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div3_chunk_q3_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2142 ; free virtual = 9772
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div3.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div3.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div4'.
INFO: [HLS 200-10] Cleaning up the solution database.
