

================================================================
== Vitis HLS Report for 'pip_kernel'
================================================================
* Date:           Tue May 31 13:30:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min |   max   |   Type  |
    +---------+---------+----------+----------+------+---------+---------+
    |     1042|  1115137|  5.210 us|  5.576 ms|  1043|  1115138|       no|
    +---------+---------+----------+----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102  |pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |     1040|     1040|   5.200 us|   5.200 us|  1040|  1040|       no|
        |grp_pip_edges_fu_108                                |pip_edges                                |       14|       14|  70.000 ns|  70.000 ns|    15|    15|      yes|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- LOOP_STREAM  |     1070|  1114094|        17|         17|        256|  63 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      51|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     2|    1353|    1615|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     179|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     2|    1430|    1845|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|   58|   72|    0|
    |grp_pip_edges_fu_108                                |pip_edges                                |        0|   2|  319|  729|    0|
    |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102  |pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE  |        0|   0|  976|  814|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   2| 1353| 1615|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |div_table_V_U  |div_table_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_fu_128_p2             |         +|   0|  0|  23|          16|           1|
    |icmp_ln164_1_fu_118_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln164_fu_134_p2    |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  51|          49|          19|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  106|         21|    1|         21|
    |ap_done               |    9|          2|    1|          2|
    |div_table_V_address0  |   14|          3|   10|         30|
    |div_table_V_ce0       |   14|          3|    1|          3|
    |div_table_V_we0       |    9|          2|    1|          2|
    |i_12_reg_91           |    9|          2|   16|         32|
    |out_r_TDATA_blk_n     |    9|          2|    1|          2|
    |points_TDATA_blk_n    |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  179|         37|   32|         94|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  20|   0|   20|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                                     |   1|   0|    1|          0|
    |ap_rst_reg_1                                                     |   1|   0|    1|          0|
    |ap_rst_reg_2                                                     |   1|   0|    1|          0|
    |grp_pip_edges_fu_108_ap_start_reg                                |   1|   0|    1|          0|
    |grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |i_12_reg_91                                                      |  16|   0|   16|          0|
    |i_reg_163                                                        |  16|   0|   16|          0|
    |icmp_ln164_reg_168                                               |   1|   0|    1|          0|
    |tmp_reg_158                                                      |  18|   0|   18|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  77|   0|   77|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    pip_kernel|  return value|
|out_r_TDATA            |  out|    8|           axis|         out_r|       pointer|
|out_r_TVALID           |  out|    1|           axis|         out_r|       pointer|
|out_r_TREADY           |   in|    1|           axis|         out_r|       pointer|
|points_TDATA           |   in|   24|           axis|        points|       pointer|
|points_TVALID          |   in|    1|           axis|        points|       pointer|
|points_TREADY          |  out|    1|           axis|        points|       pointer|
|edges_Addr_A           |  out|   32|           bram|         edges|         array|
|edges_EN_A             |  out|    1|           bram|         edges|         array|
|edges_WEN_A            |  out|    4|           bram|         edges|         array|
|edges_Din_A            |  out|   32|           bram|         edges|         array|
|edges_Dout_A           |   in|   32|           bram|         edges|         array|
|edges_Clk_A            |  out|    1|           bram|         edges|         array|
|edges_Rst_A            |  out|    1|           bram|         edges|         array|
|edges_Addr_B           |  out|   32|           bram|         edges|         array|
|edges_EN_B             |  out|    1|           bram|         edges|         array|
|edges_WEN_B            |  out|    4|           bram|         edges|         array|
|edges_Din_B            |  out|   32|           bram|         edges|         array|
|edges_Dout_B           |   in|   32|           bram|         edges|         array|
|edges_Clk_B            |  out|    1|           bram|         edges|         array|
|edges_Rst_B            |  out|    1|           bram|         edges|         array|
+-----------------------+-----+-----+---------------+--------------+--------------+

