

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Nov 30 22:24:29 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4520 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _TMR1	set	4046
    51  0000                     _T1CON	set	4045
    52  0000                     _PIE1bits	set	3997
    53  0000                     _INTCON	set	4082
    54  0000                     _TMR1IF	set	31984
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  00004C                     __pcinit:
    60                           	callstack 0
    61  00004C                     start_initialization:
    62                           	callstack 0
    63  00004C                     __initialization:
    64                           	callstack 0
    65  00004C                     end_of_initialization:
    66                           	callstack 0
    67  00004C                     __end_of__initialization:
    68                           	callstack 0
    69  00004C  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    70  00004E  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    71  000050  0100               	movlb	0
    72  000052  EF18  F000         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000000                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000000                     
    78                           ; 1 bytes @ 0x0
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 15 in file "Main.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    98 ;;      Params:         0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0
   100 ;;      Temps:          0       0       0       0       0       0       0
   101 ;;      Totals:         0       0       0       0       0       0       0
   102 ;;Total ram usage:        0 bytes
   103 ;; Hardware stack levels required when called: 1
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  000030                     __ptext0:
   113                           	callstack 0
   114  000030                     _main:
   115                           	callstack 30
   116  000030                     
   117                           ;Main.c: 17:     INTCON = 0b11000000;
   118  000030  0EC0               	movlw	192
   119  000032  6EF2               	movwf	242,c	;volatile
   120  000034                     
   121                           ;Main.c: 20:     PIE1bits.TMR1IE = 1;
   122  000034  809D               	bsf	157,0,c	;volatile
   123                           
   124                           ;Main.c: 23:     T1CON = 0b00000001;
   125  000036  0E01               	movlw	1
   126  000038  6ECD               	movwf	205,c	;volatile
   127  00003A                     
   128                           ;Main.c: 26:     TMR1IF = 0;
   129  00003A  909E               	bcf	3998,0,c	;volatile
   130                           
   131                           ;Main.c: 27:     TMR1 = 65535 - 1000;
   132  00003C  0EFC               	movlw	252
   133  00003E  6ECF               	movwf	207,c	;volatile
   134  000040  0E17               	movlw	23
   135  000042  6ECE               	movwf	206,c	;volatile
   136  000044                     l21:
   137  000044  EF22  F000         	goto	l21
   138  000048  EF07  F000         	goto	start
   139  00004C                     __end_of_main:
   140                           	callstack 0
   141                           
   142 ;; *************** function _timer_overflow_interrupt *****************
   143 ;; Defined at:
   144 ;;		line 6 in file "Main.c"
   145 ;; Parameters:    Size  Location     Type
   146 ;;		None
   147 ;; Auto vars:     Size  Location     Type
   148 ;;		None
   149 ;; Return value:  Size  Location     Type
   150 ;;                  1    wreg      void 
   151 ;; Registers used:
   152 ;;		wreg, status,2
   153 ;; Tracked objects:
   154 ;;		On entry : 0/0
   155 ;;		On exit  : 0/0
   156 ;;		Unchanged: 0/0
   157 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   158 ;;      Params:         0       0       0       0       0       0       0
   159 ;;      Locals:         0       0       0       0       0       0       0
   160 ;;      Temps:          0       0       0       0       0       0       0
   161 ;;      Totals:         0       0       0       0       0       0       0
   162 ;;Total ram usage:        0 bytes
   163 ;; Hardware stack levels used: 1
   164 ;; This function calls:
   165 ;;		Nothing
   166 ;; This function is called by:
   167 ;;		Interrupt level 2
   168 ;; This function uses a non-reentrant model
   169 ;;
   170                           
   171                           	psect	intcode
   172  000008                     __pintcode:
   173                           	callstack 0
   174  000008                     _timer_overflow_interrupt:
   175                           	callstack 30
   176                           
   177                           ;incstack = 0
   178  000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   179  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   180                           
   181                           	psect	intcode_body
   182  000012                     __pintcode_body:
   183                           	callstack 30
   184  000012                     int_func:
   185                           	callstack 30
   186  000012  0006               	pop		; remove dummy address from shadow register refresh
   187  000014                     
   188                           ;Main.c: 7:     if(TMR1IF){
   189  000014  A09E               	btfss	3998,0,c	;volatile
   190  000016  EF0F  F000         	goto	i2u1_41
   191  00001A  EF11  F000         	goto	i2u1_40
   192  00001E                     i2u1_41:
   193  00001E  EF16  F000         	goto	i2l16
   194  000022                     i2u1_40:
   195  000022                     
   196                           ;Main.c: 8:         TMR1IF = 0;
   197  000022  909E               	bcf	3998,0,c	;volatile
   198  000024                     
   199                           ;Main.c: 9:         TMR1 = 65535 - 1000;
   200  000024  0EFC               	movlw	252
   201  000026  6ECF               	movwf	207,c	;volatile
   202  000028  0E17               	movlw	23
   203  00002A  6ECE               	movwf	206,c	;volatile
   204  00002C                     i2l16:
   205  00002C  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   206  00002E  0011               	retfie		f
   207  000030                     __end_of_timer_overflow_interrupt:
   208                           	callstack 0
   209  0000                     
   210                           	psect	rparam
   211  0000                     
   212                           	psect	temp
   213  000001                     btemp:
   214                           	callstack 0
   215  000001                     	ds	1
   216  0000                     int$flags	set	btemp
   217  0000                     wtemp8	set	btemp+1
   218  0000                     ttemp5	set	btemp+1
   219  0000                     ttemp6	set	btemp+4
   220  0000                     ttemp7	set	btemp+8
   221                           
   222                           	psect	idloc
   223                           
   224                           ;Config register IDLOC0 @ 0x200000
   225                           ;	unspecified, using default values
   226  200000                     	org	2097152
   227  200000  FF                 	db	255
   228                           
   229                           ;Config register IDLOC1 @ 0x200001
   230                           ;	unspecified, using default values
   231  200001                     	org	2097153
   232  200001  FF                 	db	255
   233                           
   234                           ;Config register IDLOC2 @ 0x200002
   235                           ;	unspecified, using default values
   236  200002                     	org	2097154
   237  200002  FF                 	db	255
   238                           
   239                           ;Config register IDLOC3 @ 0x200003
   240                           ;	unspecified, using default values
   241  200003                     	org	2097155
   242  200003  FF                 	db	255
   243                           
   244                           ;Config register IDLOC4 @ 0x200004
   245                           ;	unspecified, using default values
   246  200004                     	org	2097156
   247  200004  FF                 	db	255
   248                           
   249                           ;Config register IDLOC5 @ 0x200005
   250                           ;	unspecified, using default values
   251  200005                     	org	2097157
   252  200005  FF                 	db	255
   253                           
   254                           ;Config register IDLOC6 @ 0x200006
   255                           ;	unspecified, using default values
   256  200006                     	org	2097158
   257  200006  FF                 	db	255
   258                           
   259                           ;Config register IDLOC7 @ 0x200007
   260                           ;	unspecified, using default values
   261  200007                     	org	2097159
   262  200007  FF                 	db	255
   263                           
   264                           	psect	config
   265                           
   266                           ; Padding undefined space
   267  300000                     	org	3145728
   268  300000  FF                 	db	255
   269                           
   270                           ;Config register CONFIG1H @ 0x300001
   271                           ;	Oscillator Selection bits
   272                           ;	OSC = XT, XT oscillator
   273                           ;	Fail-Safe Clock Monitor Enable bit
   274                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   275                           ;	Internal/External Oscillator Switchover bit
   276                           ;	IESO = OFF, Oscillator Switchover mode disabled
   277  300001                     	org	3145729
   278  300001  01                 	db	1
   279                           
   280                           ;Config register CONFIG2L @ 0x300002
   281                           ;	Power-up Timer Enable bit
   282                           ;	PWRT = OFF, PWRT disabled
   283                           ;	Brown-out Reset Enable bits
   284                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   285                           ;	Brown Out Reset Voltage bits
   286                           ;	BORV = 3, Minimum setting
   287  300002                     	org	3145730
   288  300002  19                 	db	25
   289                           
   290                           ;Config register CONFIG2H @ 0x300003
   291                           ;	Watchdog Timer Enable bit
   292                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   293                           ;	Watchdog Timer Postscale Select bits
   294                           ;	WDTPS = 32768, 1:32768
   295  300003                     	org	3145731
   296  300003  1E                 	db	30
   297                           
   298                           ; Padding undefined space
   299  300004                     	org	3145732
   300  300004  FF                 	db	255
   301                           
   302                           ;Config register CONFIG3H @ 0x300005
   303                           ;	CCP2 MUX bit
   304                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   305                           ;	PORTB A/D Enable bit
   306                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   307                           ;	Low-Power Timer1 Oscillator Enable bit
   308                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   309                           ;	MCLR Pin Enable bit
   310                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   311  300005                     	org	3145733
   312  300005  81                 	db	129
   313                           
   314                           ;Config register CONFIG4L @ 0x300006
   315                           ;	Stack Full/Underflow Reset Enable bit
   316                           ;	STVREN = ON, Stack full/underflow will cause Reset
   317                           ;	Single-Supply ICSP Enable bit
   318                           ;	LVP = OFF, Single-Supply ICSP disabled
   319                           ;	Extended Instruction Set Enable bit
   320                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   321                           ;	Background Debugger Enable bit
   322                           ;	DEBUG = 0x1, unprogrammed default
   323  300006                     	org	3145734
   324  300006  81                 	db	129
   325                           
   326                           ; Padding undefined space
   327  300007                     	org	3145735
   328  300007  FF                 	db	255
   329                           
   330                           ;Config register CONFIG5L @ 0x300008
   331                           ;	Code Protection bit
   332                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   333                           ;	Code Protection bit
   334                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   335                           ;	Code Protection bit
   336                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   337                           ;	Code Protection bit
   338                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   339  300008                     	org	3145736
   340  300008  0F                 	db	15
   341                           
   342                           ;Config register CONFIG5H @ 0x300009
   343                           ;	Boot Block Code Protection bit
   344                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   345                           ;	Data EEPROM Code Protection bit
   346                           ;	CPD = OFF, Data EEPROM not code-protected
   347  300009                     	org	3145737
   348  300009  C0                 	db	192
   349                           
   350                           ;Config register CONFIG6L @ 0x30000A
   351                           ;	Write Protection bit
   352                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   353                           ;	Write Protection bit
   354                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   355                           ;	Write Protection bit
   356                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   357                           ;	Write Protection bit
   358                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   359  30000A                     	org	3145738
   360  30000A  0F                 	db	15
   361                           
   362                           ;Config register CONFIG6H @ 0x30000B
   363                           ;	Configuration Register Write Protection bit
   364                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   365                           ;	Boot Block Write Protection bit
   366                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   367                           ;	Data EEPROM Write Protection bit
   368                           ;	WRTD = OFF, Data EEPROM not write-protected
   369  30000B                     	org	3145739
   370  30000B  E0                 	db	224
   371                           
   372                           ;Config register CONFIG7L @ 0x30000C
   373                           ;	Table Read Protection bit
   374                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   375                           ;	Table Read Protection bit
   376                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   377                           ;	Table Read Protection bit
   378                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   379                           ;	Table Read Protection bit
   380                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   381  30000C                     	org	3145740
   382  30000C  0F                 	db	15
   383                           
   384                           ;Config register CONFIG7H @ 0x30000D
   385                           ;	Boot Block Table Read Protection bit
   386                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   387  30000D                     	org	3145741
   388  30000D  40                 	db	64
   389                           tosu	equ	0xFFF
   390                           tosh	equ	0xFFE
   391                           tosl	equ	0xFFD
   392                           stkptr	equ	0xFFC
   393                           pclatu	equ	0xFFB
   394                           pclath	equ	0xFFA
   395                           pcl	equ	0xFF9
   396                           tblptru	equ	0xFF8
   397                           tblptrh	equ	0xFF7
   398                           tblptrl	equ	0xFF6
   399                           tablat	equ	0xFF5
   400                           prodh	equ	0xFF4
   401                           prodl	equ	0xFF3
   402                           indf0	equ	0xFEF
   403                           postinc0	equ	0xFEE
   404                           postdec0	equ	0xFED
   405                           preinc0	equ	0xFEC
   406                           plusw0	equ	0xFEB
   407                           fsr0h	equ	0xFEA
   408                           fsr0l	equ	0xFE9
   409                           wreg	equ	0xFE8
   410                           indf1	equ	0xFE7
   411                           postinc1	equ	0xFE6
   412                           postdec1	equ	0xFE5
   413                           preinc1	equ	0xFE4
   414                           plusw1	equ	0xFE3
   415                           fsr1h	equ	0xFE2
   416                           fsr1l	equ	0xFE1
   417                           bsr	equ	0xFE0
   418                           indf2	equ	0xFDF
   419                           postinc2	equ	0xFDE
   420                           postdec2	equ	0xFDD
   421                           preinc2	equ	0xFDC
   422                           plusw2	equ	0xFDB
   423                           fsr2h	equ	0xFDA
   424                           fsr2l	equ	0xFD9
   425                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          126      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _timer_overflow_interrupt in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _timer_overflow_interrupt in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _timer_overflow_interrupt in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _timer_overflow_interrupt in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _timer_overflow_interrupt in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _timer_overflow_interrupt in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _timer_overflow_interrupt in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _timer_overflow_interrupt                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _timer_overflow_interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Nov 30 22:24:29 2021

                               l21 0044                                 l22 0044  
                              l710 0034                                l712 003A  
                              l708 0030                               i2l16 002C  
                             _TMR1 000FCE                               _main 0030  
                             btemp 0001                               start 000E  
                     ___param_bank 000000                              ?_main 0000  
                            _T1CON 000FCD                              i2l700 0014  
                            i2l702 0022                              i2l704 0024  
                            ttemp5 0002                              ttemp6 0005  
                            ttemp7 0009                              wtemp8 0002  
                  __initialization 004C                       __end_of_main 004C  
                           ??_main 0000                      __activetblptr 000000  
                           _INTCON 000FF2                             _TMR1IF 007CF0  
                           i2u1_40 0022                             i2u1_41 001E  
         _timer_overflow_interrupt 0008                             isa$std 000001  
                       __accesstop 0080            __end_of__initialization 004C  
                    ___rparam_used 000001                     __pcstackCOMRAM 0000  
                          __Hparam 0000                            __Lparam 0000  
                          __pcinit 004C                            __ramtop 0600  
                          __ptext0 0030                     __pintcode_body 0012  
             end_of_initialization 004C         ??_timer_overflow_interrupt 0000  
                          int_func 0012                start_initialization 004C  
 __end_of_timer_overflow_interrupt 0030                          __pintcode 0008  
                         _PIE1bits 000F9D                           __Hrparam 0000  
                         __Lrparam 0000  __size_of_timer_overflow_interrupt 0028  
        ?_timer_overflow_interrupt 0000                      __size_of_main 001C  
                         isa$xinst 000000                           int$flags 0001  
                         intlevel2 0000  
