<stg><name>sample_eta_Pipeline_VITIS_LOOP_533_2</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln539" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ctr_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctr_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %ctr_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctr

]]></Node>
<StgValue><ssdm name="ctr_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="8">
<![CDATA[
newFuncRoot:3 %ctr_cast = zext i8 %ctr_read

]]></Node>
<StgValue><ssdm name="ctr_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 %ctr_cast, i32 %ctr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %i_18 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %ctr_4 = load i32 %ctr_1

]]></Node>
<StgValue><ssdm name="ctr_4"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:3 %icmp_ln533 = icmp_eq  i8 %i_18, i8 168

]]></Node>
<StgValue><ssdm name="icmp_ln533"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body:4 %add_ln533 = add i8 %i_18, i8 1

]]></Node>
<StgValue><ssdm name="add_ln533"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln533 = br i1 %icmp_ln533, void %for.body.split, void %for.body.for.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:0 %i_42_cast = zext i8 %i_18

]]></Node>
<StgValue><ssdm name="i_42_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:3 %buf_addr = getelementptr i8 %buf_r, i64 0, i64 %i_42_cast

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:4 %buf_load = load i8 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln534 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 168, i64 84

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln534"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_61

]]></Node>
<StgValue><ssdm name="specloopname_ln523"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
for.body.split:4 %buf_load = load i8 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8">
<![CDATA[
for.body.split:5 %t0 = trunc i8 %buf_load

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:6 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %buf_load, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.split:7 %icmp_ln537 = icmp_ult  i4 %t0, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln537"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:8 %br_ln537 = br i1 %icmp_ln537, void %if.end, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:0 %sub_ln537 = sub i4 4, i4 %t0

]]></Node>
<StgValue><ssdm name="sub_ln537"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %ctr_5 = add i32 %ctr_4, i32 1

]]></Node>
<StgValue><ssdm name="ctr_5"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
if.then:2 %zext_ln537 = zext i32 %ctr_4

]]></Node>
<StgValue><ssdm name="zext_ln537"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:3 %a_addr = getelementptr i4 %a, i64 0, i64 %zext_ln537

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
if.then:4 %store_ln537 = store i4 %sub_ln537, i8 %a_addr

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln537" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
if.then:5 %br_ln537 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln537"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end:0 %ctr_2 = phi i32 %ctr_5, void %if.then, i32 %ctr_4, void %for.body.split

]]></Node>
<StgValue><ssdm name="ctr_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end:1 %icmp_ln538 = icmp_ult  i8 %buf_load, i8 144

]]></Node>
<StgValue><ssdm name="icmp_ln538"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln538 = br i1 %icmp_ln538, void %if.end16, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true:0 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_2, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
land.lhs.true:1 %icmp_ln538_1 = icmp_eq  i24 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln538_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:2 %br_ln538 = br i1 %icmp_ln538_1, void %if.end16, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:1 %ctr_6 = add i32 %ctr_2, i32 1

]]></Node>
<StgValue><ssdm name="ctr_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
if.then11:5 %br_ln538 = br void %if.end16

]]></Node>
<StgValue><ssdm name="br_ln538"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end16:0 %ctr_3 = phi i32 %ctr_6, void %if.then11, i32 %ctr_2, void %if.end, i32 256, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="ctr_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end16:1 %tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr_3, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end16:2 %icmp_ln539 = icmp_eq  i24 %tmp_1, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end16:3 %br_ln539 = br i1 %icmp_ln539, void %if.end16.for.end_crit_edge.exitStub, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln533 = store i32 %ctr_3, i32 %ctr_1

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln533 = store i8 %add_ln533, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln533"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc:2 %br_ln533 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln533"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then11:0 %sub_ln538 = sub i4 4, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="sub_ln538"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
if.then11:2 %zext_ln538 = zext i32 %ctr_2

]]></Node>
<StgValue><ssdm name="zext_ln538"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then11:3 %a_addr_1 = getelementptr i4 %a, i64 0, i64 %zext_ln538

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
<literal name="icmp_ln538" val="1"/>
<literal name="icmp_ln538_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="4" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then11:4 %store_ln538 = store i4 %sub_ln538, i8 %a_addr_1

]]></Node>
<StgValue><ssdm name="store_ln538"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end16.for.end_crit_edge.exitStub:0 %write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4

]]></Node>
<StgValue><ssdm name="write_ln537"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end16.for.end_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %if.end16.for.end_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.for.end_crit_edge.exitStub:0 %write_ln537 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ctr_1_out, i32 %ctr_4

]]></Node>
<StgValue><ssdm name="write_ln537"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
for.body.for.end_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
