// Seed: 3220055408
module module_0 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    input wor id_6,
    input supply1 id_7,
    output wand id_8
    , id_23,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    output supply1 id_12,
    input tri id_13,
    output wor id_14,
    output tri0 id_15,
    output supply1 id_16,
    output logic id_17,
    output tri id_18,
    input uwire id_19,
    output supply0 id_20,
    output supply0 id_21
);
  module_0(
      id_20, id_11, id_11, id_10, id_3, id_6, id_13, id_19
  );
  wire id_24, id_25;
  always_latch id_17 <= 1;
  wire id_26, id_27;
  assign id_2  = 1'b0;
  assign id_21 = 1;
endmodule
