// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C8,
// with speed grade 8, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "bai1")
  (DATE "03/23/2025 10:22:17")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT ena (1552:1552:1552) (1409:1409:1409))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT ena (1552:1552:1552) (1409:1409:1409))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT ena (1552:1552:1552) (1409:1409:1409))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (PORT ena (1010:1010:1010) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (408:408:408))
        (PORT datac (932:932:932) (878:878:878))
        (PORT datad (532:532:532) (509:509:509))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (PORT ena (1010:1010:1010) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (918:918:918))
        (PORT datac (308:308:308) (375:375:375))
        (PORT datad (492:492:492) (478:478:478))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (PORT ena (1010:1010:1010) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (605:605:605))
        (PORT datac (928:928:928) (874:874:874))
        (PORT datad (528:528:528) (503:503:503))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (1645:1645:1645) (1474:1474:1474))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1556:1556:1556))
        (PORT datac (1781:1781:1781) (1516:1516:1516))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (1645:1645:1645) (1474:1474:1474))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1106:1106:1106))
        (PORT datac (1645:1645:1645) (1513:1513:1513))
        (PORT datad (279:279:279) (335:335:335))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (1645:1645:1645) (1474:1474:1474))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1556:1556:1556))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datad (907:907:907) (840:840:840))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (1645:1645:1645) (1474:1474:1474))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1556:1556:1556))
        (PORT datab (321:321:321) (376:376:376))
        (PORT datac (958:958:958) (880:880:880))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (984:984:984) (876:876:876))
        (PORT datac (1233:1233:1233) (1124:1124:1124))
        (PORT datad (517:517:517) (486:486:486))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (878:878:878) (817:817:817))
        (PORT datac (1232:1232:1232) (1123:1123:1123))
        (PORT datad (517:517:517) (486:486:486))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1281:1281:1281) (1161:1161:1161))
        (PORT datac (850:850:850) (775:775:775))
        (PORT datad (783:783:783) (712:712:712))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1107:1107:1107))
        (PORT datab (645:645:645) (618:618:618))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (617:617:617))
        (PORT datac (1188:1188:1188) (1070:1070:1070))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (645:645:645) (617:617:617))
        (PORT datad (907:907:907) (840:840:840))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (618:618:618))
        (PORT datac (959:959:959) (882:882:882))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\UART_TXD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5442:5442:5442) (6059:6059:6059))
        (IOPATH i o (4126:4126:4126) (4620:4620:4620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2915:2915:2915) (3502:3502:3502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (771:771:771) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (178:178:178) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (455:455:455))
        (PORT datab (555:555:555) (470:470:470))
        (PORT datad (343:343:343) (416:416:416))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (708:708:708) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (708:708:708) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (728:728:728) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2895:2895:2895) (3300:3300:3300))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3909:3909:3909) (3562:3562:3562))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (374:374:374))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2088:2088:2088))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3909:3909:3909) (3562:3562:3562))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2991:2991:2991) (3360:3360:3360))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datad (288:288:288) (349:349:349))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3614:3614:3614) (4035:4035:4035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (3027:3027:3027) (3408:3408:3408))
        (PORT datac (300:300:300) (364:364:364))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3614:3614:3614) (4035:4035:4035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2996:2996:2996) (3365:3365:3365))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (395:395:395))
        (PORT datac (2991:2991:2991) (3359:3359:3359))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2995:2995:2995) (3363:3363:3363))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (398:398:398))
        (PORT datad (1178:1178:1178) (1041:1041:1041))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3463:3463:3463) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2892:2892:2892) (3288:3288:3288))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datac (1230:1230:1230) (1121:1121:1121))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3463:3463:3463) (3914:3914:3914))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2892:2892:2892) (3288:3288:3288))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2892:2892:2892) (3288:3288:3288))
        (PORT datac (292:292:292) (361:361:361))
        (PORT datad (290:290:290) (352:352:352))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (805:805:805))
        (PORT datab (343:343:343) (398:398:398))
        (PORT datad (897:897:897) (838:838:838))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (3614:3614:3614) (4035:4035:4035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (806:806:806))
        (PORT datab (366:366:366) (421:421:421))
        (PORT datac (2994:2994:2994) (3363:3363:3363))
        (PORT datad (897:897:897) (837:837:837))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2995:2995:2995) (3363:3363:3363))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (712:712:712))
        (PORT datab (3029:3029:3029) (3410:3410:3410))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT asdata (4816:4816:4816) (5309:5309:5309))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT asdata (910:910:910) (903:903:903))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT asdata (710:710:710) (775:775:775))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (470:470:470))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT asdata (726:726:726) (788:788:788))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (540:540:540))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (294:294:294) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1640:1640:1640) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (295:295:295))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datac (284:284:284) (349:349:349))
        (PORT datad (236:236:236) (246:246:246))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1494:1494:1494) (1348:1348:1348))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1204:1204:1204))
        (PORT datad (1692:1692:1692) (1531:1531:1531))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1202:1202:1202))
        (PORT datad (865:865:865) (788:788:788))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1203:1203:1203))
        (PORT datab (1585:1585:1585) (1329:1329:1329))
        (PORT datac (800:800:800) (712:712:712))
        (PORT datad (1689:1689:1689) (1527:1527:1527))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (317:317:317))
        (PORT datab (583:583:583) (555:555:555))
        (PORT datac (434:434:434) (379:379:379))
        (PORT datad (1692:1692:1692) (1531:1531:1531))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4355:4355:4355) (4871:4871:4871))
        (PORT datab (287:287:287) (300:300:300))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (866:866:866) (789:789:789))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2892:2892:2892) (3288:3288:3288))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datac (1720:1720:1720) (1549:1549:1549))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (429:429:429))
        (PORT datab (285:285:285) (297:297:297))
        (PORT datad (865:865:865) (787:787:787))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2725:2725:2725) (2420:2420:2420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (970:970:970) (887:887:887))
        (PORT datad (908:908:908) (861:861:861))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2031:2031:2031))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT clrn (2098:2098:2098) (2031:2031:2031))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2098:2098:2098) (2031:2031:2031))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT asdata (702:702:702) (763:763:763))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT asdata (729:729:729) (801:801:801))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datac (307:307:307) (381:381:381))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (417:417:417))
        (PORT datac (285:285:285) (351:351:351))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT asdata (732:732:732) (804:804:804))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2322:2322:2322) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1687:1687:1687) (1489:1489:1489))
        (PORT datac (1223:1223:1223) (1074:1074:1074))
        (PORT datad (1153:1153:1153) (971:971:971))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2061:2061:2061))
        (PORT ena (1540:1540:1540) (1392:1392:1392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (382:382:382))
        (PORT datab (890:890:890) (754:754:754))
        (PORT datac (790:790:790) (698:698:698))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (278:278:278))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (894:894:894))
        (PORT datab (651:651:651) (623:623:623))
        (PORT datad (550:550:550) (542:542:542))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datac (241:241:241) (262:262:262))
        (PORT datad (741:741:741) (622:622:622))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2061:2061:2061))
        (PORT ena (1519:1519:1519) (1372:1372:1372))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (873:873:873))
        (PORT datac (959:959:959) (890:890:890))
        (PORT datad (897:897:897) (852:852:852))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (860:860:860) (756:756:756))
        (PORT datad (803:803:803) (679:679:679))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (810:810:810))
        (PORT datab (1199:1199:1199) (1011:1011:1011))
        (PORT datad (273:273:273) (291:291:291))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1267:1267:1267) (1195:1195:1195))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT sload (1821:1821:1821) (2026:2026:2026))
        (PORT ena (1519:1519:1519) (1353:1353:1353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (753:753:753))
        (PORT datab (363:363:363) (418:418:418))
        (PORT datac (570:570:570) (551:551:551))
        (PORT datad (920:920:920) (789:789:789))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1204:1204:1204))
        (PORT datab (925:925:925) (828:828:828))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (1691:1691:1691) (1530:1530:1530))
        (IOPATH dataa combout (377:377:377) (380:380:380))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (397:397:397))
        (PORT datad (1270:1270:1270) (1155:1155:1155))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (750:750:750))
        (PORT datab (560:560:560) (470:470:470))
        (PORT datac (799:799:799) (711:711:711))
        (PORT datad (1272:1272:1272) (1157:1157:1157))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (422:422:422))
        (PORT datab (271:271:271) (278:278:278))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2725:2725:2725) (2420:2420:2420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (611:611:611))
        (PORT datab (644:644:644) (603:603:603))
        (PORT datad (512:512:512) (501:501:501))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (808:808:808))
        (PORT datab (1199:1199:1199) (1012:1012:1012))
        (PORT datad (274:274:274) (292:292:292))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT sload (1821:1821:1821) (2026:2026:2026))
        (PORT ena (1519:1519:1519) (1353:1353:1353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (927:927:927))
        (PORT datab (946:946:946) (879:879:879))
        (PORT datac (304:304:304) (371:371:371))
        (PORT datad (900:900:900) (855:855:855))
        (IOPATH dataa combout (420:420:420) (392:392:392))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (908:908:908))
        (PORT datab (971:971:971) (888:888:888))
        (PORT datac (767:767:767) (651:651:651))
        (PORT datad (1231:1231:1231) (1098:1098:1098))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (274:274:274))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1217:1217:1217) (1164:1164:1164))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (563:563:563))
        (PORT datac (1229:1229:1229) (1120:1120:1120))
        (PORT datad (869:869:869) (785:785:785))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (568:568:568))
        (PORT datad (585:585:585) (562:562:562))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (653:653:653))
        (PORT datab (1942:1942:1942) (1739:1739:1739))
        (PORT datac (1234:1234:1234) (1125:1125:1125))
        (PORT datad (449:449:449) (385:385:385))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (1768:1768:1768) (1588:1588:1588))
        (PORT datac (1233:1233:1233) (1124:1124:1124))
        (PORT datad (1901:1901:1901) (1702:1702:1702))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (PORT ena (1010:1010:1010) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (926:926:926) (872:872:872))
        (PORT datad (534:534:534) (506:506:506))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (838:838:838))
        (PORT datab (287:287:287) (300:300:300))
        (PORT datac (746:746:746) (604:604:604))
        (PORT datad (941:941:941) (860:860:860))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (901:901:901))
        (PORT datab (1824:1824:1824) (1551:1551:1551))
        (PORT datac (1644:1644:1644) (1512:1512:1512))
        (PORT datad (1464:1464:1464) (1266:1266:1266))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1555:1555:1555))
        (PORT datab (851:851:851) (730:730:730))
        (PORT datac (508:508:508) (434:434:434))
        (PORT datad (450:450:450) (393:393:393))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT ena (1552:1552:1552) (1409:1409:1409))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (569:569:569))
        (PORT datab (563:563:563) (545:545:545))
        (PORT datac (1228:1228:1228) (1119:1119:1119))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2079:2079:2079))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2309:2309:2309) (2116:2116:2116))
        (PORT ena (1010:1010:1010) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datac (927:927:927) (872:872:872))
        (PORT datad (499:499:499) (484:484:484))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT ena (1552:1552:1552) (1409:1409:1409))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (741:741:741))
        (PORT datac (934:934:934) (873:873:873))
        (PORT datad (915:915:915) (858:858:858))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datac (284:284:284) (350:350:350))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2109:2109:2109))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (396:396:396))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1212:1212:1212))
        (PORT datab (997:997:997) (934:934:934))
        (PORT datac (4067:4067:4067) (4516:4516:4516))
        (PORT datad (1216:1216:1216) (1087:1087:1087))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1140:1140:1140))
        (PORT datab (1389:1389:1389) (1288:1288:1288))
        (PORT datad (1213:1213:1213) (1083:1083:1083))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (905:905:905))
        (PORT datab (872:872:872) (742:742:742))
        (PORT datac (938:938:938) (877:877:877))
        (PORT datad (528:528:528) (464:464:464))
        (IOPATH dataa combout (435:435:435) (419:419:419))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1266:1266:1266) (1163:1163:1163))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (897:897:897) (822:822:822))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (889:889:889))
        (PORT datab (1784:1784:1784) (1598:1598:1598))
        (PORT datac (970:970:970) (900:900:900))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT asdata (749:749:749) (811:811:811))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (886:886:886))
        (PORT datab (1782:1782:1782) (1596:1596:1596))
        (PORT datac (971:971:971) (902:902:902))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (514:514:514))
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT asdata (1948:1948:1948) (1764:1764:1764))
        (PORT ena (1018:1018:1018) (1035:1035:1035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT asdata (1564:1564:1564) (1442:1442:1442))
        (PORT ena (1018:1018:1018) (1035:1035:1035))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (543:543:543))
        (PORT datab (1391:1391:1391) (1289:1289:1289))
        (PORT datac (950:950:950) (897:897:897))
        (PORT datad (1214:1214:1214) (1085:1085:1085))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1266:1266:1266) (1163:1163:1163))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (506:506:506) (487:487:487))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1860:1860:1860) (1626:1626:1626))
        (PORT datab (956:956:956) (869:869:869))
        (PORT datac (906:906:906) (814:814:814))
        (PORT datad (1594:1594:1594) (1427:1427:1427))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (390:390:390))
        (PORT datad (286:286:286) (347:347:347))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (986:986:986) (944:944:944))
        (PORT datad (932:932:932) (884:884:884))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1569:1569:1569) (1411:1411:1411))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (531:531:531))
        (PORT datab (4073:4073:4073) (4543:4543:4543))
        (PORT datad (872:872:872) (801:801:801))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (512:512:512))
        (PORT datab (1177:1177:1177) (1069:1069:1069))
        (PORT datac (934:934:934) (873:873:873))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1147:1147:1147))
        (PORT datab (1385:1385:1385) (1283:1283:1283))
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (1215:1215:1215) (1086:1086:1086))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (906:906:906))
        (PORT datab (270:270:270) (278:278:278))
        (PORT datac (939:939:939) (877:877:877))
        (PORT datad (428:428:428) (362:362:362))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (652:652:652) (665:665:665))
        (PORT sload (1438:1438:1438) (1595:1595:1595))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT asdata (1349:1349:1349) (1285:1285:1285))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (491:491:491))
        (PORT datac (318:318:318) (390:390:390))
        (PORT datad (524:524:524) (517:517:517))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (530:530:530))
        (PORT datab (893:893:893) (762:762:762))
        (PORT datad (520:520:520) (512:512:512))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (494:494:494))
        (PORT datab (847:847:847) (667:667:667))
        (PORT datac (488:488:488) (414:414:414))
        (PORT datad (536:536:536) (512:512:512))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1157:1157:1157) (1001:1001:1001))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (372:372:372))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (479:479:479))
        (PORT datac (530:530:530) (514:514:514))
        (PORT datad (333:333:333) (404:404:404))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2113:2113:2113))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2104:2104:2104) (2036:2036:2036))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1088:1088:1088))
        (PORT datab (1008:1008:1008) (918:918:918))
        (PORT datad (335:335:335) (408:408:408))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (445:445:445))
        (PORT datad (1964:1964:1964) (1725:1725:1725))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (477:477:477))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT asdata (651:651:651) (664:664:664))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT ena (1054:1054:1054) (1006:1006:1006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (473:473:473))
        (PORT datad (327:327:327) (397:397:397))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT asdata (933:933:933) (919:919:919))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|uav_read\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (305:305:305) (371:371:371))
        (PORT datad (296:296:296) (351:351:351))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (630:630:630) (600:600:600))
        (PORT datac (818:818:818) (750:750:750))
        (PORT datad (333:333:333) (406:406:406))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (821:821:821))
        (PORT datab (1115:1115:1115) (954:954:954))
        (PORT datac (1747:1747:1747) (1456:1456:1456))
        (PORT datad (1098:1098:1098) (926:926:926))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3525w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (321:321:321))
        (PORT datab (1184:1184:1184) (990:990:990))
        (PORT datad (1295:1295:1295) (1151:1151:1151))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (828:828:828))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (843:843:843))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (323:323:323) (380:380:380))
        (PORT datad (765:765:765) (680:680:680))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1140:1140:1140))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (876:876:876) (784:784:784))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1658:1658:1658))
        (PORT datab (1219:1219:1219) (979:979:979))
        (PORT datac (1424:1424:1424) (1185:1185:1185))
        (PORT datad (912:912:912) (830:830:830))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT asdata (1996:1996:1996) (1770:1770:1770))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2448:2448:2448) (2173:2173:2173))
        (PORT datac (1579:1579:1579) (1394:1394:1394))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3535w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (323:323:323))
        (PORT datab (1183:1183:1183) (988:988:988))
        (PORT datad (1297:1297:1297) (1152:1152:1152))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT asdata (2011:2011:2011) (1824:1824:1824))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1379:1379:1379))
        (PORT datac (1074:1074:1074) (934:934:934))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (791:791:791))
        (PORT datab (1199:1199:1199) (1055:1055:1055))
        (PORT datad (888:888:888) (821:821:821))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (463:463:463))
        (PORT datab (364:364:364) (428:428:428))
        (PORT datac (291:291:291) (361:361:361))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1268:1268:1268))
        (PORT datab (1947:1947:1947) (1668:1668:1668))
        (PORT datac (1439:1439:1439) (1192:1192:1192))
        (PORT datad (1552:1552:1552) (1312:1312:1312))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1541:1541:1541) (1324:1324:1324))
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (791:791:791))
        (PORT datab (338:338:338) (392:392:392))
        (PORT datac (840:840:840) (737:737:737))
        (PORT datad (886:886:886) (767:767:767))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (310:310:310) (324:324:324))
        (PORT datac (264:264:264) (288:288:288))
        (PORT datad (906:906:906) (790:790:790))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (432:432:432))
        (PORT datac (297:297:297) (368:368:368))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (331:331:331))
        (PORT datab (299:299:299) (309:309:309))
        (PORT datac (1429:1429:1429) (1229:1229:1229))
        (PORT datad (899:899:899) (782:782:782))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (405:405:405))
        (PORT datab (368:368:368) (432:432:432))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (459:459:459))
        (PORT datab (1542:1542:1542) (1325:1325:1325))
        (PORT datac (1345:1345:1345) (1232:1232:1232))
        (PORT datad (1150:1150:1150) (1035:1035:1035))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (859:859:859))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1030:1030:1030))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (848:848:848))
        (PORT datad (937:937:937) (886:886:886))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3504w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (321:321:321))
        (PORT datab (1184:1184:1184) (989:989:989))
        (PORT datad (1296:1296:1296) (1151:1151:1151))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2133:2133:2133))
        (PORT asdata (2490:2490:2490) (2118:2118:2118))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (1607:1607:1607) (1407:1407:1407))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (1805:1805:1805))
        (PORT datab (1661:1661:1661) (1455:1455:1455))
        (PORT datac (1664:1664:1664) (1488:1488:1488))
        (PORT datad (1607:1607:1607) (1417:1417:1417))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2193:2193:2193))
        (PORT datab (627:627:627) (592:592:592))
        (PORT datac (1455:1455:1455) (1278:1278:1278))
        (PORT datad (556:556:556) (535:535:535))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1346:1346:1346) (1208:1208:1208))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1182:1182:1182))
        (PORT datab (1424:1424:1424) (1316:1316:1316))
        (PORT datac (1236:1236:1236) (1124:1124:1124))
        (PORT datad (1820:1820:1820) (1559:1559:1559))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1605:1605:1605))
        (PORT datab (626:626:626) (590:590:590))
        (PORT datac (1915:1915:1915) (1643:1643:1643))
        (PORT datad (555:555:555) (533:533:533))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (859:859:859))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (864:864:864))
        (PORT datab (904:904:904) (755:755:755))
        (PORT datad (854:854:854) (746:746:746))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1658:1658:1658) (1509:1509:1509))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (517:517:517))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (1294:1294:1294) (1137:1137:1137))
        (PORT datad (876:876:876) (784:784:784))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1256:1256:1256))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (834:834:834))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1336:1336:1336))
        (PORT datab (1122:1122:1122) (1072:1072:1072))
        (PORT datac (735:735:735) (601:601:601))
        (PORT datad (1871:1871:1871) (1591:1591:1591))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1891:1891:1891) (1702:1702:1702))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (385:385:385))
        (PORT datac (1644:1644:1644) (1501:1501:1501))
        (PORT datad (1907:1907:1907) (1657:1657:1657))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1461:1461:1461))
        (PORT datab (1385:1385:1385) (1253:1253:1253))
        (PORT datac (1575:1575:1575) (1444:1444:1444))
        (PORT datad (1977:1977:1977) (1756:1756:1756))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1711:1711:1711) (1547:1547:1547))
        (PORT datad (1579:1579:1579) (1391:1391:1391))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1926:1926:1926))
        (PORT datab (1218:1218:1218) (1010:1010:1010))
        (PORT datac (1209:1209:1209) (1084:1084:1084))
        (PORT datad (235:235:235) (245:245:245))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1104:1104:1104))
        (PORT datac (1213:1213:1213) (1095:1095:1095))
        (PORT datad (1250:1250:1250) (1109:1109:1109))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (1887:1887:1887))
        (PORT datab (1338:1338:1338) (1186:1186:1186))
        (PORT datac (1671:1671:1671) (1529:1529:1529))
        (PORT datad (1573:1573:1573) (1412:1412:1412))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (632:632:632))
        (PORT datab (298:298:298) (309:309:309))
        (PORT datac (256:256:256) (275:275:275))
        (PORT datad (883:883:883) (834:834:834))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1460:1460:1460))
        (PORT datac (1573:1573:1573) (1442:1442:1442))
        (PORT datad (1973:1973:1973) (1753:1753:1753))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (1886:1886:1886))
        (PORT datab (1338:1338:1338) (1186:1186:1186))
        (PORT datac (1670:1670:1670) (1527:1527:1527))
        (PORT datad (1575:1575:1575) (1414:1414:1414))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2074:2074:2074) (1892:1892:1892))
        (PORT datab (1341:1341:1341) (1189:1189:1189))
        (PORT datac (1675:1675:1675) (1534:1534:1534))
        (PORT datad (1572:1572:1572) (1411:1411:1411))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (1893:1893:1893))
        (PORT datab (1341:1341:1341) (1189:1189:1189))
        (PORT datac (1676:1676:1676) (1534:1534:1534))
        (PORT datad (1572:1572:1572) (1410:1410:1410))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (699:699:699))
        (PORT datab (289:289:289) (303:303:303))
        (PORT datac (495:495:495) (425:425:425))
        (PORT datad (885:885:885) (836:836:836))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1483:1483:1483))
        (PORT datab (845:845:845) (696:696:696))
        (PORT datac (256:256:256) (274:274:274))
        (PORT datad (818:818:818) (674:674:674))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (973:973:973) (925:925:925))
        (PORT datad (1872:1872:1872) (1624:1624:1624))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1626:1626:1626))
        (PORT datab (960:960:960) (847:847:847))
        (PORT datac (855:855:855) (793:793:793))
        (PORT datad (1595:1595:1595) (1428:1428:1428))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (682:682:682))
        (PORT datab (1659:1659:1659) (1429:1429:1429))
        (PORT datac (957:957:957) (877:877:877))
        (PORT datad (895:895:895) (828:828:828))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (493:493:493))
        (PORT datad (468:468:468) (412:412:412))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT asdata (703:703:703) (764:764:764))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1236:1236:1236))
        (PORT datab (572:572:572) (489:489:489))
        (PORT datad (520:520:520) (514:514:514))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2159:2159:2159))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (380:380:380))
        (PORT datab (1852:1852:1852) (1609:1609:1609))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (812:812:812))
        (PORT datab (1250:1250:1250) (1137:1137:1137))
        (PORT datac (1513:1513:1513) (1261:1261:1261))
        (PORT datad (861:861:861) (807:807:807))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1880:1880:1880) (1660:1660:1660))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (359:359:359))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1437:1437:1437))
        (PORT datab (1276:1276:1276) (1135:1135:1135))
        (PORT datac (880:880:880) (816:816:816))
        (PORT datad (882:882:882) (785:785:785))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1662:1662:1662) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datac (1308:1308:1308) (1220:1220:1220))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1077:1077:1077))
        (PORT datab (885:885:885) (748:748:748))
        (PORT datac (1979:1979:1979) (1731:1731:1731))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (903:903:903))
        (PORT datab (871:871:871) (742:742:742))
        (PORT datac (935:935:935) (873:873:873))
        (PORT datad (526:526:526) (462:462:462))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1078:1078:1078))
        (PORT datab (893:893:893) (759:759:759))
        (PORT datac (1980:1980:1980) (1732:1732:1732))
        (PORT datad (495:495:495) (483:483:483))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (899:899:899))
        (PORT datab (960:960:960) (846:846:846))
        (PORT datac (1814:1814:1814) (1586:1586:1586))
        (PORT datad (1594:1594:1594) (1427:1427:1427))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3399w\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1159:1159:1159) (968:968:968))
        (PORT datac (1748:1748:1748) (1458:1458:1458))
        (PORT datad (894:894:894) (771:771:771))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3465w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1205:1205:1205))
        (PORT datab (335:335:335) (364:364:364))
        (PORT datac (1163:1163:1163) (979:979:979))
        (PORT datad (1065:1065:1065) (906:906:906))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1693:1693:1693))
        (PORT datab (975:975:975) (926:926:926))
        (PORT datac (1603:1603:1603) (1449:1449:1449))
        (PORT datad (1344:1344:1344) (1248:1248:1248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (388:388:388))
        (PORT datab (322:322:322) (379:379:379))
        (PORT datac (281:281:281) (346:346:346))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1662:1662:1662) (1432:1432:1432))
        (PORT datac (1657:1657:1657) (1416:1416:1416))
        (PORT datad (1087:1087:1087) (940:940:940))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1335:1335:1335))
        (PORT datac (1519:1519:1519) (1360:1360:1360))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (736:736:736))
        (PORT datac (1385:1385:1385) (1237:1237:1237))
        (PORT datad (291:291:291) (352:352:352))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (463:463:463))
        (PORT datad (944:944:944) (883:883:883))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT asdata (652:652:652) (666:666:666))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (PORT ena (1054:1054:1054) (1006:1006:1006))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (891:891:891) (808:808:808))
        (PORT datad (873:873:873) (798:798:798))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1540:1540:1540) (1375:1375:1375))
        (PORT datad (1574:1574:1574) (1438:1438:1438))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (789:789:789))
        (PORT datab (1240:1240:1240) (1103:1103:1103))
        (PORT datac (903:903:903) (847:847:847))
        (PORT datad (543:543:543) (489:489:489))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1369:1369:1369))
        (PORT datab (795:795:795) (671:671:671))
        (PORT datad (459:459:459) (402:402:402))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1343:1343:1343))
        (PORT datab (2062:2062:2062) (1848:1848:1848))
        (PORT datac (1602:1602:1602) (1442:1442:1442))
        (PORT datad (1217:1217:1217) (1059:1059:1059))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1754:1754:1754))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (1603:1603:1603) (1443:1443:1443))
        (PORT datad (1612:1612:1612) (1442:1442:1442))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2023:2023:2023) (1799:1799:1799))
        (PORT datad (1570:1570:1570) (1412:1412:1412))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1233:1233:1233) (1017:1017:1017))
        (PORT datac (1575:1575:1575) (1444:1444:1444))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1309:1309:1309))
        (PORT datab (1338:1338:1338) (1233:1233:1233))
        (PORT datac (1237:1237:1237) (1090:1090:1090))
        (PORT datad (2129:2129:2129) (1766:1766:1766))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2069:2069:2069))
        (PORT datab (1554:1554:1554) (1323:1323:1323))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (1831:1831:1831))
        (PORT datab (1175:1175:1175) (1031:1031:1031))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (284:284:284))
        (PORT datac (1518:1518:1518) (1310:1310:1310))
        (PORT datad (473:473:473) (425:425:425))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3455w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1204:1204:1204))
        (PORT datab (333:333:333) (361:361:361))
        (PORT datac (1164:1164:1164) (979:979:979))
        (PORT datad (1066:1066:1066) (908:908:908))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT asdata (2181:2181:2181) (1882:1882:1882))
        (PORT clrn (2120:2120:2120) (2052:2052:2052))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1610:1610:1610))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (1901:1901:1901))
        (PORT datab (1702:1702:1702) (1516:1516:1516))
        (PORT datac (1879:1879:1879) (1626:1626:1626))
        (PORT datad (2001:2001:2001) (1752:1752:1752))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1038:1038:1038))
        (PORT datab (1740:1740:1740) (1540:1540:1540))
        (PORT datac (885:885:885) (826:826:826))
        (PORT datad (1118:1118:1118) (986:986:986))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (1770:1770:1770))
        (PORT datab (1143:1143:1143) (1025:1025:1025))
        (PORT datac (1115:1115:1115) (1002:1002:1002))
        (PORT datad (337:337:337) (409:409:409))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_002\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1360:1360:1360))
        (PORT datad (1199:1199:1199) (1051:1051:1051))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1349:1349:1349))
        (PORT datab (2078:2078:2078) (1765:1765:1765))
        (PORT datac (1439:1439:1439) (1191:1191:1191))
        (PORT datad (1552:1552:1552) (1312:1312:1312))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (958:958:958))
        (PORT datab (348:348:348) (406:406:406))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (400:400:400))
        (PORT datac (925:925:925) (866:866:866))
        (PORT datad (585:585:585) (578:578:578))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (568:568:568))
        (PORT datad (582:582:582) (559:559:559))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (647:647:647))
        (PORT datab (1943:1943:1943) (1741:1741:1741))
        (PORT datac (1228:1228:1228) (1119:1119:1119))
        (PORT datad (1041:1041:1041) (845:845:845))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1766:1766:1766) (1586:1586:1586))
        (PORT datac (1232:1232:1232) (1123:1123:1123))
        (PORT datad (1901:1901:1901) (1702:1702:1702))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (1645:1645:1645) (1474:1474:1474))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1555:1555:1555))
        (PORT datac (921:921:921) (862:862:862))
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1556:1556:1556))
        (PORT datab (852:852:852) (731:731:731))
        (PORT datac (794:794:794) (696:696:696))
        (PORT datad (452:452:452) (395:395:395))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2086:2086:2086))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1965:1965:1965) (1813:1813:1813))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1643:1643:1643) (1459:1459:1459))
        (PORT datac (2989:2989:2989) (3358:3358:3358))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1555:1555:1555))
        (PORT datab (547:547:547) (462:462:462))
        (PORT datac (791:791:791) (693:693:693))
        (PORT datad (476:476:476) (422:422:422))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4709:4709:4709) (5319:5319:5319))
        (PORT datab (528:528:528) (433:433:433))
        (PORT datac (1282:1282:1282) (1156:1156:1156))
        (PORT datad (270:270:270) (287:287:287))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (297:297:297))
        (PORT datab (337:337:337) (397:397:397))
        (PORT datac (287:287:287) (353:353:353))
        (PORT datad (235:235:235) (245:245:245))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1530:1530:1530) (1557:1557:1557))
        (PORT ena (1494:1494:1494) (1348:1348:1348))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (462:462:462))
        (PORT datab (550:550:550) (465:465:465))
        (PORT datac (546:546:546) (522:522:522))
        (PORT datad (862:862:862) (789:789:789))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (433:433:433))
        (PORT datab (312:312:312) (327:327:327))
        (PORT datac (1714:1714:1714) (1541:1541:1541))
        (PORT datad (818:818:818) (760:760:760))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1939:1939:1939) (1784:1784:1784))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1387:1387:1387) (1285:1285:1285))
        (PORT datac (1179:1179:1179) (1033:1033:1033))
        (PORT datad (922:922:922) (840:840:840))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4777:4777:4777) (5333:5333:5333))
        (PORT datad (1953:1953:1953) (1700:1700:1700))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1138:1138:1138))
        (PORT datab (1393:1393:1393) (1292:1292:1292))
        (PORT datad (925:925:925) (844:844:844))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (444:444:444))
        (PORT datab (2246:2246:2246) (1959:1959:1959))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1985:1985:1985) (1814:1814:1814))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1064:1064:1064))
        (PORT datac (4065:4065:4065) (4514:4514:4514))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1975:1975:1975) (1752:1752:1752))
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1143:1143:1143))
        (PORT datab (1386:1386:1386) (1285:1285:1285))
        (PORT datac (949:949:949) (895:895:895))
        (PORT datad (922:922:922) (840:840:840))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (1976:1976:1976) (1753:1753:1753))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1982:1982:1982) (1759:1759:1759))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1979:1979:1979) (1757:1757:1757))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1965:1965:1965) (1741:1741:1741))
        (PORT datad (280:280:280) (336:336:336))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1966:1966:1966) (1743:1743:1743))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (384:384:384))
        (PORT datac (1977:1977:1977) (1754:1754:1754))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1574:1574:1574))
        (PORT datab (1794:1794:1794) (1428:1428:1428))
        (PORT datac (1970:1970:1970) (1746:1746:1746))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1980:1980:1980) (1758:1758:1758))
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (1983:1983:1983) (1760:1760:1760))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1573:1573:1573))
        (PORT datab (1814:1814:1814) (1486:1486:1486))
        (PORT datac (1971:1971:1971) (1748:1748:1748))
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2095:2095:2095))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3027:3027:3027) (2734:2734:2734))
        (PORT ena (1633:1633:1633) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (662:662:662))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (1791:1791:1791))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datad (1753:1753:1753) (1444:1444:1444))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1572:1572:1572))
        (PORT datab (1816:1816:1816) (1487:1487:1487))
        (PORT datac (1977:1977:1977) (1755:1755:1755))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (1943:1943:1943) (1748:1748:1748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT asdata (1318:1318:1318) (1229:1229:1229))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT asdata (718:718:718) (786:786:786))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2113:2113:2113))
        (PORT asdata (723:723:723) (785:785:785))
        (PORT clrn (2104:2104:2104) (2036:2036:2036))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (2906:2906:2906) (2525:2525:2525))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2095:2095:2095))
        (PORT asdata (1271:1271:1271) (1201:1201:1201))
        (PORT clrn (3027:3027:3027) (2734:2734:2734))
        (PORT ena (1633:1633:1633) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (865:865:865))
        (PORT datab (938:938:938) (865:865:865))
        (PORT datad (4684:4684:4684) (5229:5229:5229))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2095:2095:2095))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3027:3027:3027) (2734:2734:2734))
        (PORT ena (1633:1633:1633) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datad (337:337:337) (408:408:408))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1374:1374:1374))
        (PORT datab (339:339:339) (400:400:400))
        (PORT datac (950:950:950) (867:867:867))
        (PORT datad (231:231:231) (239:239:239))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (854:854:854) (781:781:781))
        (PORT datad (334:334:334) (404:404:404))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (438:438:438))
        (PORT datad (907:907:907) (819:819:819))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (575:575:575))
        (PORT datab (527:527:527) (471:471:471))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (445:445:445))
        (PORT datac (834:834:834) (748:748:748))
        (PORT datad (910:910:910) (824:824:824))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (526:526:526) (471:471:471))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (552:552:552))
        (PORT datab (526:526:526) (470:470:470))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (526:526:526) (470:470:470))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (416:416:416))
        (PORT datab (526:526:526) (470:470:470))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (409:409:409))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (PORT ena (1220:1220:1220) (1108:1108:1108))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (863:863:863))
        (PORT datab (1553:1553:1553) (1302:1302:1302))
        (PORT datac (857:857:857) (810:810:810))
        (PORT datad (946:946:946) (865:865:865))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (909:909:909))
        (PORT datab (916:916:916) (862:862:862))
        (PORT datac (1312:1312:1312) (1188:1188:1188))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (784:784:784))
        (PORT datab (487:487:487) (415:415:415))
        (PORT datad (816:816:816) (696:696:696))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1268:1268:1268))
        (PORT datab (2078:2078:2078) (1766:1766:1766))
        (PORT datac (1440:1440:1440) (1192:1192:1192))
        (PORT datad (1473:1473:1473) (1297:1297:1297))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (849:849:849))
        (PORT datab (1007:1007:1007) (906:906:906))
        (PORT datac (887:887:887) (825:825:825))
        (PORT datad (1134:1134:1134) (995:995:995))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1112:1112:1112))
        (PORT datab (919:919:919) (864:864:864))
        (PORT datac (1313:1313:1313) (1189:1189:1189))
        (PORT datad (1100:1100:1100) (972:972:972))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (792:792:792))
        (PORT datab (272:272:272) (280:280:280))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT asdata (1282:1282:1282) (1208:1208:1208))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (499:499:499) (483:483:483))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1702:1702:1702) (1612:1612:1612))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT ena (1533:1533:1533) (1374:1374:1374))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT asdata (1930:1930:1930) (1680:1680:1680))
        (PORT clrn (2585:2585:2585) (2469:2469:2469))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1919:1919:1919) (1653:1653:1653))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2712:2712:2712) (2383:2383:2383))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1514:1514:1514) (1319:1319:1319))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (405:405:405))
        (PORT datad (1191:1191:1191) (1081:1081:1081))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (1774:1774:1774))
        (PORT datad (843:843:843) (732:732:732))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (954:954:954))
        (PORT datac (1494:1494:1494) (1328:1328:1328))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (946:946:946) (896:896:896))
        (PORT datad (1579:1579:1579) (1439:1439:1439))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1213:1213:1213))
        (PORT datab (2710:2710:2710) (2317:2317:2317))
        (PORT datac (791:791:791) (702:702:702))
        (PORT datad (1244:1244:1244) (1090:1090:1090))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (960:960:960))
        (PORT datab (572:572:572) (554:554:554))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (960:960:960))
        (PORT datab (357:357:357) (418:418:418))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (425:425:425))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (869:869:869))
        (PORT datab (981:981:981) (894:894:894))
        (PORT datac (861:861:861) (797:797:797))
        (PORT datad (875:875:875) (819:819:819))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (825:825:825))
        (PORT datab (477:477:477) (410:410:410))
        (PORT datac (900:900:900) (822:822:822))
        (PORT datad (523:523:523) (502:502:502))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1178:1178:1178) (1035:1035:1035))
        (PORT datad (898:898:898) (815:815:815))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1605:1605:1605))
        (PORT datab (880:880:880) (768:768:768))
        (PORT datac (924:924:924) (874:874:874))
        (PORT datad (892:892:892) (785:785:785))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (813:813:813) (700:700:700))
        (PORT datad (242:242:242) (256:256:256))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (879:879:879) (766:766:766))
        (PORT datac (923:923:923) (872:872:872))
        (PORT datad (1804:1804:1804) (1557:1557:1557))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1157:1157:1157))
        (PORT datab (2049:2049:2049) (1792:1792:1792))
        (PORT datac (2476:2476:2476) (2164:2164:2164))
        (PORT datad (792:792:792) (685:685:685))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (827:827:827))
        (PORT datab (951:951:951) (816:816:816))
        (PORT datac (702:702:702) (565:565:565))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (246:246:246) (261:261:261))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (567:567:567))
        (PORT datab (370:370:370) (434:434:434))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (566:566:566))
        (PORT datac (515:515:515) (500:500:500))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (305:305:305))
        (PORT datab (1494:1494:1494) (1266:1266:1266))
        (PORT datac (1165:1165:1165) (994:994:994))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (568:568:568))
        (PORT datab (344:344:344) (399:399:399))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (330:330:330) (390:390:390))
        (PORT datac (323:323:323) (396:396:396))
        (PORT datad (2426:2426:2426) (2020:2020:2020))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1970:1970:1970) (1736:1736:1736))
        (PORT datad (1161:1161:1161) (1024:1024:1024))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (246:246:246) (261:261:261))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2142:2142:2142) (2073:2073:2073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (697:697:697))
        (PORT datab (1150:1150:1150) (991:991:991))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT asdata (652:652:652) (665:665:665))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1247:1247:1247) (1150:1150:1150))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1531:1531:1531))
        (PORT datab (879:879:879) (767:767:767))
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (873:873:873))
        (PORT datad (1810:1810:1810) (1564:1564:1564))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (415:415:415))
        (PORT datab (951:951:951) (824:824:824))
        (PORT datac (837:837:837) (733:733:733))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (757:757:757))
        (PORT datab (346:346:346) (404:404:404))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1205:1205:1205) (1085:1085:1085))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1133:1133:1133))
        (PORT datac (1952:1952:1952) (1715:1715:1715))
        (PORT datad (1179:1179:1179) (1038:1038:1038))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2070:2070:2070))
        (PORT datab (1494:1494:1494) (1266:1266:1266))
        (PORT datac (1161:1161:1161) (989:989:989))
        (PORT datad (864:864:864) (720:720:720))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2071:2071:2071))
        (PORT datab (281:281:281) (293:293:293))
        (PORT datad (295:295:295) (358:358:358))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|uav_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (2426:2426:2426) (2020:2020:2020))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (306:306:306))
        (PORT datab (1216:1216:1216) (1027:1027:1027))
        (PORT datac (1450:1450:1450) (1216:1216:1216))
        (PORT datad (516:516:516) (510:510:510))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1358:1358:1358))
        (PORT datab (370:370:370) (433:433:433))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT asdata (651:651:651) (664:664:664))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (PORT ena (1029:1029:1029) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (563:563:563))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1620:1620:1620))
        (PORT datab (1200:1200:1200) (1062:1062:1062))
        (PORT datac (2130:2130:2130) (1807:1807:1807))
        (PORT datad (2019:2019:2019) (1770:1770:1770))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (1820:1820:1820))
        (PORT datab (1841:1841:1841) (1639:1639:1639))
        (PORT datac (1156:1156:1156) (1028:1028:1028))
        (PORT datad (1582:1582:1582) (1417:1417:1417))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (584:584:584))
        (PORT datab (396:396:396) (440:440:440))
        (PORT datac (1193:1193:1193) (1039:1039:1039))
        (PORT datad (336:336:336) (377:377:377))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT asdata (1222:1222:1222) (1143:1143:1143))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (389:389:389))
        (PORT datab (923:923:923) (817:817:817))
        (PORT datac (867:867:867) (764:764:764))
        (PORT datad (279:279:279) (333:333:333))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2076:2076:2076))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (960:960:960) (911:911:911))
        (PORT datad (873:873:873) (781:781:781))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2689:2689:2689))
        (PORT d[1] (4178:4178:4178) (3553:3553:3553))
        (PORT d[2] (1903:1903:1903) (1638:1638:1638))
        (PORT d[3] (1827:1827:1827) (1547:1547:1547))
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (PORT ena (10702:10702:10702) (11881:11881:11881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2202:2202:2202))
        (PORT d[1] (3230:3230:3230) (2749:2749:2749))
        (PORT d[2] (5247:5247:5247) (4595:4595:4595))
        (PORT d[3] (1604:1604:1604) (1365:1365:1365))
        (PORT d[4] (2228:2228:2228) (1891:1891:1891))
        (PORT d[5] (2586:2586:2586) (2237:2237:2237))
        (PORT d[6] (2930:2930:2930) (2516:2516:2516))
        (PORT d[7] (8327:8327:8327) (7619:7619:7619))
        (PORT d[8] (2252:2252:2252) (1901:1901:1901))
        (PORT d[9] (1914:1914:1914) (1638:1638:1638))
        (PORT d[10] (4866:4866:4866) (4262:4262:4262))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT ena (10698:10698:10698) (11877:11877:11877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1694:1694:1694))
        (PORT clk (2499:2499:2499) (2528:2528:2528))
        (PORT ena (10698:10698:10698) (11877:11877:11877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3243:3243:3243))
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (PORT ena (10702:10702:10702) (11881:11881:11881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (PORT d[0] (10702:10702:10702) (11881:11881:11881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2553:2553:2553) (2185:2185:2185))
        (PORT datab (4984:4984:4984) (4420:4420:4420))
        (PORT datac (3137:3137:3137) (2876:2876:2876))
        (PORT datad (1395:1395:1395) (1138:1138:1138))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1836:1836:1836) (1514:1514:1514))
        (PORT datad (1764:1764:1764) (1490:1490:1490))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3315:3315:3315) (2965:2965:2965))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2113:2113:2113))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2104:2104:2104) (2036:2036:2036))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2113:2113:2113))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2104:2104:2104) (2036:2036:2036))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (394:394:394))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (420:420:420))
        (PORT datab (349:349:349) (406:406:406))
        (PORT datad (833:833:833) (724:724:724))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (393:393:393))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (815:815:815) (685:685:685))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (375:375:375) (380:380:380))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2105:2105:2105) (2113:2113:2113))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2104:2104:2104) (2036:2036:2036))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (439:439:439))
        (PORT datad (1134:1134:1134) (1014:1014:1014))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (970:970:970))
        (PORT datab (1570:1570:1570) (1343:1343:1343))
        (PORT datad (1119:1119:1119) (924:924:924))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (966:966:966) (935:935:935))
        (PORT clrn (2132:2132:2132) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1452:1452:1452))
        (PORT datac (884:884:884) (807:807:807))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (783:783:783))
        (PORT datab (1977:1977:1977) (1675:1675:1675))
        (PORT datad (965:965:965) (909:909:909))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (783:783:783))
        (PORT datab (505:505:505) (435:435:435))
        (PORT datad (965:965:965) (908:908:908))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1504:1504:1504))
        (PORT datab (2141:2141:2141) (1894:1894:1894))
        (PORT datac (1546:1546:1546) (1337:1337:1337))
        (PORT datad (1258:1258:1258) (1149:1149:1149))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datad (2341:2341:2341) (2050:2050:2050))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1349:1349:1349))
        (PORT datac (2927:2927:2927) (2513:2513:2513))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1150:1150:1150))
        (PORT datab (1179:1179:1179) (986:986:986))
        (PORT datad (1426:1426:1426) (1192:1192:1192))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2076:2076:2076))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1348:1348:1348) (1244:1244:1244))
        (PORT datad (790:790:790) (685:685:685))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1212:1212:1212) (1081:1081:1081))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1392:1392:1392))
        (PORT datac (1914:1914:1914) (1701:1701:1701))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datac (486:486:486) (481:481:481))
        (PORT datad (1175:1175:1175) (1045:1045:1045))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (922:922:922))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[12\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (808:808:808))
        (PORT datab (1467:1467:1467) (1350:1350:1350))
        (PORT datac (1126:1126:1126) (1015:1015:1015))
        (PORT datad (1611:1611:1611) (1383:1383:1383))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[13\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (818:818:818))
        (PORT datab (1465:1465:1465) (1349:1349:1349))
        (PORT datac (1379:1379:1379) (1241:1241:1241))
        (PORT datad (860:860:860) (808:808:808))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1293:1293:1293))
        (PORT datab (950:950:950) (900:900:900))
        (PORT datac (1685:1685:1685) (1488:1488:1488))
        (PORT datad (1581:1581:1581) (1442:1442:1442))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2137:2137:2137) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1738:1738:1738) (1538:1538:1538))
        (PORT datac (889:889:889) (830:830:830))
        (PORT datad (296:296:296) (351:351:351))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1570:1570:1570))
        (PORT datab (1111:1111:1111) (1093:1093:1093))
        (PORT datad (2123:2123:2123) (1759:1759:1759))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1232:1232:1232) (1122:1122:1122))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (836:836:836))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (862:862:862))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (867:867:867))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (981:981:981) (894:894:894))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (863:863:863))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (826:826:826))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (523:523:523) (502:502:502))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1267:1267:1267))
        (PORT datac (1441:1441:1441) (1193:1193:1193))
        (PORT datad (2019:2019:2019) (1727:1727:1727))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (984:984:984) (950:950:950))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1350:1350:1350))
        (PORT datab (1557:1557:1557) (1312:1312:1312))
        (PORT datac (1213:1213:1213) (1093:1093:1093))
        (PORT datad (1204:1204:1204) (1030:1030:1030))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (1622:1622:1622) (1510:1510:1510))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (868:868:868))
        (PORT datab (829:829:829) (718:718:718))
        (PORT datad (845:845:845) (734:734:734))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1104:1104:1104))
        (PORT datab (477:477:477) (411:411:411))
        (PORT datac (1806:1806:1806) (1554:1554:1554))
        (PORT datad (2946:2946:2946) (2404:2404:2404))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1003:1003:1003))
        (PORT datab (804:804:804) (690:690:690))
        (PORT datac (1068:1068:1068) (894:894:894))
        (PORT datad (1256:1256:1256) (1092:1092:1092))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (868:868:868))
        (PORT datab (1179:1179:1179) (984:984:984))
        (PORT datad (1503:1503:1503) (1326:1326:1326))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT asdata (1208:1208:1208) (1090:1090:1090))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (PORT ena (1566:1566:1566) (1727:1727:1727))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (429:429:429))
        (PORT datad (863:863:863) (720:720:720))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT asdata (654:654:654) (668:668:668))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (PORT ena (1029:1029:1029) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (824:824:824))
        (PORT datab (1552:1552:1552) (1273:1273:1273))
        (PORT datad (879:879:879) (778:778:778))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (620:620:620))
        (PORT datab (274:274:274) (283:283:283))
        (PORT datac (1481:1481:1481) (1294:1294:1294))
        (PORT datad (811:811:811) (709:709:709))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (245:245:245) (259:259:259))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (400:400:400))
        (PORT datad (239:239:239) (253:253:253))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1704:1704:1704))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datac (1145:1145:1145) (1008:1008:1008))
        (PORT datad (280:280:280) (338:338:338))
        (IOPATH dataa combout (377:377:377) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1704:1704:1704))
        (PORT datab (281:281:281) (293:293:293))
        (PORT datad (1425:1425:1425) (1200:1200:1200))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (753:753:753))
        (PORT datab (1271:1271:1271) (1100:1100:1100))
        (PORT datac (1384:1384:1384) (1315:1315:1315))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_ld_signed\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1457:1457:1457))
        (PORT datac (1576:1576:1576) (1445:1445:1445))
        (PORT datad (1983:1983:1983) (1763:1763:1763))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (530:530:530))
        (PORT datac (1111:1111:1111) (978:978:978))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (725:725:725))
        (PORT datab (1041:1041:1041) (987:987:987))
        (PORT datad (284:284:284) (309:309:309))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (711:711:711))
        (PORT datab (1755:1755:1755) (1537:1537:1537))
        (PORT datad (1329:1329:1329) (1086:1086:1086))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1022:1022:1022))
        (PORT datab (782:782:782) (634:634:634))
        (PORT datac (481:481:481) (403:403:403))
        (PORT datad (998:998:998) (942:942:942))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1768:1768:1768))
        (PORT datab (1266:1266:1266) (1128:1128:1128))
        (PORT datac (2374:2374:2374) (2102:2102:2102))
        (PORT datad (1249:1249:1249) (1108:1108:1108))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1120:1120:1120))
        (PORT datab (1618:1618:1618) (1465:1465:1465))
        (PORT datac (1243:1243:1243) (1123:1123:1123))
        (PORT datad (1449:1449:1449) (1215:1215:1215))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1767:1767:1767))
        (PORT datab (1313:1313:1313) (1149:1149:1149))
        (PORT datac (1623:1623:1623) (1453:1453:1453))
        (PORT datad (2101:2101:2101) (1881:1881:1881))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (670:670:670))
        (PORT datab (1252:1252:1252) (1086:1086:1086))
        (PORT datac (2377:2377:2377) (2104:2104:2104))
        (PORT datad (1252:1252:1252) (1112:1112:1112))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1120:1120:1120))
        (PORT datab (1186:1186:1186) (1070:1070:1070))
        (PORT datac (1243:1243:1243) (1123:1123:1123))
        (PORT datad (775:775:775) (640:640:640))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (502:502:502))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (454:454:454) (393:393:393))
        (PORT datad (442:442:442) (382:382:382))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (673:673:673))
        (PORT datab (286:286:286) (299:299:299))
        (PORT datac (1171:1171:1171) (1004:1004:1004))
        (PORT datad (250:250:250) (258:258:258))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1390:1390:1390))
        (PORT datab (1137:1137:1137) (989:989:989))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (1164:1164:1164) (1034:1034:1034))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1405:1405:1405) (1337:1337:1337))
        (PORT datad (557:557:557) (558:558:558))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1458:1458:1458))
        (PORT datad (280:280:280) (338:338:338))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1295:1295:1295))
        (PORT datab (948:948:948) (897:897:897))
        (PORT datac (1687:1687:1687) (1490:1490:1490))
        (PORT datad (1577:1577:1577) (1437:1437:1437))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2137:2137:2137) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1740:1740:1740) (1540:1540:1540))
        (PORT datac (882:882:882) (823:823:823))
        (PORT datad (281:281:281) (339:339:339))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3515w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (325:325:325))
        (PORT datab (1181:1181:1181) (986:986:986))
        (PORT datad (1299:1299:1299) (1154:1154:1154))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1739:1739:1739) (1613:1613:1613))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1090:1090:1090))
        (PORT datac (1447:1447:1447) (1313:1313:1313))
        (PORT datad (1197:1197:1197) (1048:1048:1048))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1926:1926:1926))
        (PORT datad (1114:1114:1114) (933:933:933))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (404:404:404))
        (PORT datab (1266:1266:1266) (1118:1118:1118))
        (PORT datad (296:296:296) (359:359:359))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2305:2305:2305) (2046:2046:2046))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1201:1201:1201))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (292:292:292) (353:353:353))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (917:917:917))
        (PORT datab (1215:1215:1215) (1199:1199:1199))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1685:1685:1685))
        (PORT datab (920:920:920) (868:868:868))
        (PORT datac (499:499:499) (429:429:429))
        (PORT datad (257:257:257) (269:269:269))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (308:308:308))
        (PORT datac (1848:1848:1848) (1646:1646:1646))
        (PORT datad (878:878:878) (829:829:829))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1366:1366:1366))
        (PORT datab (822:822:822) (675:675:675))
        (PORT datac (750:750:750) (634:634:634))
        (PORT datad (803:803:803) (653:653:653))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1497:1497:1497) (1301:1301:1301))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (1887:1887:1887))
        (PORT datab (1340:1340:1340) (1188:1188:1188))
        (PORT datac (1671:1671:1671) (1529:1529:1529))
        (PORT datad (1575:1575:1575) (1414:1414:1414))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (896:896:896))
        (PORT datac (481:481:481) (404:404:404))
        (PORT datad (941:941:941) (890:890:890))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1577:1577:1577) (1455:1455:1455))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1150:1150:1150))
        (PORT datab (1565:1565:1565) (1294:1294:1294))
        (PORT datac (1223:1223:1223) (1074:1074:1074))
        (PORT datad (1113:1113:1113) (923:923:923))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1671:1671:1671) (1526:1526:1526))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (712:712:712))
        (PORT datab (3044:3044:3044) (2607:2607:2607))
        (PORT datad (1697:1697:1697) (1499:1499:1499))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (532:532:532))
        (PORT datab (1047:1047:1047) (993:993:993))
        (PORT datac (1117:1117:1117) (984:984:984))
        (PORT datad (817:817:817) (696:696:696))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1321:1321:1321))
        (PORT d[1] (1505:1505:1505) (1279:1279:1279))
        (PORT d[2] (2131:2131:2131) (1927:1927:1927))
        (PORT d[3] (1608:1608:1608) (1406:1406:1406))
        (PORT d[4] (1587:1587:1587) (1366:1366:1366))
        (PORT d[5] (1620:1620:1620) (1395:1395:1395))
        (PORT d[6] (1508:1508:1508) (1272:1272:1272))
        (PORT d[7] (1518:1518:1518) (1302:1302:1302))
        (PORT d[8] (1861:1861:1861) (1553:1553:1553))
        (PORT d[9] (1536:1536:1536) (1307:1307:1307))
        (PORT d[10] (1596:1596:1596) (1403:1403:1403))
        (PORT d[11] (1540:1540:1540) (1289:1289:1289))
        (PORT d[12] (2127:2127:2127) (1898:1898:1898))
        (PORT d[13] (1627:1627:1627) (1412:1412:1412))
        (PORT d[14] (1620:1620:1620) (1377:1377:1377))
        (PORT d[15] (1517:1517:1517) (1281:1281:1281))
        (PORT d[16] (1551:1551:1551) (1304:1304:1304))
        (PORT d[17] (1206:1206:1206) (1056:1056:1056))
        (PORT d[18] (1581:1581:1581) (1368:1368:1368))
        (PORT d[19] (1309:1309:1309) (1154:1154:1154))
        (PORT d[20] (1267:1267:1267) (1104:1104:1104))
        (PORT d[21] (1871:1871:1871) (1627:1627:1627))
        (PORT d[22] (1254:1254:1254) (1095:1095:1095))
        (PORT d[23] (1244:1244:1244) (1092:1092:1092))
        (PORT d[24] (1245:1245:1245) (1087:1087:1087))
        (PORT d[25] (1264:1264:1264) (1107:1107:1107))
        (PORT d[26] (1645:1645:1645) (1430:1430:1430))
        (PORT d[27] (1572:1572:1572) (1332:1332:1332))
        (PORT d[28] (1555:1555:1555) (1305:1305:1305))
        (PORT d[29] (1201:1201:1201) (1050:1050:1050))
        (PORT d[30] (1287:1287:1287) (1121:1121:1121))
        (PORT d[31] (1626:1626:1626) (1414:1414:1414))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1133:1133:1133))
        (PORT d[1] (1281:1281:1281) (1173:1173:1173))
        (PORT d[2] (1232:1232:1232) (1093:1093:1093))
        (PORT d[3] (865:865:865) (787:787:787))
        (PORT d[4] (1220:1220:1220) (1079:1079:1079))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2081:2081:2081))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1199:1199:1199))
        (PORT d[1] (1583:1583:1583) (1412:1412:1412))
        (PORT d[2] (1952:1952:1952) (1707:1707:1707))
        (PORT d[3] (1285:1285:1285) (1135:1135:1135))
        (PORT d[4] (1241:1241:1241) (1099:1099:1099))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[31\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (989:989:989))
        (PORT datab (912:912:912) (826:826:826))
        (PORT datac (1090:1090:1090) (869:869:869))
        (PORT datad (1205:1205:1205) (1068:1068:1068))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1305:1305:1305))
        (PORT d[1] (1492:1492:1492) (1265:1265:1265))
        (PORT d[2] (1717:1717:1717) (1568:1568:1568))
        (PORT d[3] (1589:1589:1589) (1387:1387:1387))
        (PORT d[4] (1575:1575:1575) (1354:1354:1354))
        (PORT d[5] (2264:2264:2264) (1920:1920:1920))
        (PORT d[6] (1502:1502:1502) (1264:1264:1264))
        (PORT d[7] (2260:2260:2260) (1929:1929:1929))
        (PORT d[8] (1771:1771:1771) (1480:1480:1480))
        (PORT d[9] (1494:1494:1494) (1275:1275:1275))
        (PORT d[10] (1588:1588:1588) (1392:1392:1392))
        (PORT d[11] (1481:1481:1481) (1255:1255:1255))
        (PORT d[12] (2170:2170:2170) (1935:1935:1935))
        (PORT d[13] (1622:1622:1622) (1400:1400:1400))
        (PORT d[14] (1572:1572:1572) (1334:1334:1334))
        (PORT d[15] (1521:1521:1521) (1268:1268:1268))
        (PORT d[16] (1826:1826:1826) (1568:1568:1568))
        (PORT d[17] (1217:1217:1217) (1069:1069:1069))
        (PORT d[18] (2347:2347:2347) (2012:2012:2012))
        (PORT d[19] (1667:1667:1667) (1455:1455:1455))
        (PORT d[20] (1275:1275:1275) (1107:1107:1107))
        (PORT d[21] (1258:1258:1258) (1098:1098:1098))
        (PORT d[22] (1236:1236:1236) (1087:1087:1087))
        (PORT d[23] (1887:1887:1887) (1587:1587:1587))
        (PORT d[24] (1241:1241:1241) (1093:1093:1093))
        (PORT d[25] (1287:1287:1287) (1122:1122:1122))
        (PORT d[26] (1269:1269:1269) (1095:1095:1095))
        (PORT d[27] (1905:1905:1905) (1640:1640:1640))
        (PORT d[28] (1506:1506:1506) (1263:1263:1263))
        (PORT d[29] (1211:1211:1211) (1060:1060:1060))
        (PORT d[30] (1253:1253:1253) (1093:1093:1093))
        (PORT d[31] (1207:1207:1207) (1056:1056:1056))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (809:809:809))
        (PORT d[1] (1594:1594:1594) (1425:1425:1425))
        (PORT d[2] (1536:1536:1536) (1356:1356:1356))
        (PORT d[3] (960:960:960) (906:906:906))
        (PORT d[4] (841:841:841) (765:765:765))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2428:2428:2428))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1179:1179:1179))
        (PORT d[1] (1617:1617:1617) (1446:1446:1446))
        (PORT d[2] (1568:1568:1568) (1410:1410:1410))
        (PORT d[3] (1281:1281:1281) (1135:1135:1135))
        (PORT d[4] (1551:1551:1551) (1361:1361:1361))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (771:771:771))
        (PORT datab (1174:1174:1174) (933:933:933))
        (PORT datac (905:905:905) (840:840:840))
        (PORT datad (1179:1179:1179) (1166:1166:1166))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datac (1498:1498:1498) (1301:1301:1301))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[31\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (576:576:576))
        (PORT datab (1633:1633:1633) (1474:1474:1474))
        (PORT datac (875:875:875) (814:814:814))
        (PORT datad (1942:1942:1942) (1818:1818:1818))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1099:1099:1099))
        (PORT datac (1407:1407:1407) (1339:1339:1339))
        (PORT datad (556:556:556) (557:557:557))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (814:814:814))
        (PORT datab (1204:1204:1204) (1071:1071:1071))
        (PORT datac (1455:1455:1455) (1226:1226:1226))
        (PORT datad (1397:1397:1397) (1185:1185:1185))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (888:888:888))
        (PORT datab (996:996:996) (925:925:925))
        (PORT datac (1201:1201:1201) (1074:1074:1074))
        (PORT datad (533:533:533) (478:478:478))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1426:1426:1426) (1298:1298:1298))
        (PORT datac (1270:1270:1270) (1190:1190:1190))
        (PORT datad (1209:1209:1209) (1065:1065:1065))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (1857:1857:1857))
        (PORT datab (949:949:949) (833:833:833))
        (PORT datac (244:244:244) (265:265:265))
        (PORT datad (1743:1743:1743) (1591:1591:1591))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1752:1752:1752))
        (PORT datab (1346:1346:1346) (1172:1172:1172))
        (PORT datac (1606:1606:1606) (1446:1446:1446))
        (PORT datad (2006:2006:2006) (1813:1813:1813))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1265:1265:1265) (1143:1143:1143))
        (PORT datad (846:846:846) (730:730:730))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (758:758:758))
        (PORT datab (275:275:275) (285:285:285))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (1559:1559:1559) (1346:1346:1346))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2128:2128:2128) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1592:1592:1592) (1385:1385:1385))
        (PORT datad (1102:1102:1102) (1063:1063:1063))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2028:2028:2028) (1756:1756:1756))
        (PORT datad (296:296:296) (351:351:351))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[28\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1203:1203:1203))
        (PORT datab (1367:1367:1367) (1189:1189:1189))
        (PORT datac (459:459:459) (396:396:396))
        (PORT datad (1311:1311:1311) (1202:1202:1202))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (910:910:910))
        (PORT datab (946:946:946) (867:867:867))
        (PORT datad (1270:1270:1270) (1186:1186:1186))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1672:1672:1672) (1554:1554:1554))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (PORT sclr (1494:1494:1494) (1434:1434:1434))
        (PORT sload (1634:1634:1634) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (921:921:921))
        (PORT datab (943:943:943) (864:864:864))
        (PORT datad (1275:1275:1275) (1192:1192:1192))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1517:1517:1517) (1347:1347:1347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (290:290:290) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1143:1143:1143))
        (PORT datad (1551:1551:1551) (1377:1377:1377))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1603:1603:1603) (1670:1670:1670))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1122:1122:1122))
        (PORT datab (1255:1255:1255) (1133:1133:1133))
        (PORT datac (1713:1713:1713) (1536:1536:1536))
        (PORT datad (1312:1312:1312) (1191:1191:1191))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (443:443:443))
        (PORT datac (342:342:342) (419:419:419))
        (PORT datad (953:953:953) (886:886:886))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (1743:1743:1743))
        (PORT datab (543:543:543) (453:453:453))
        (PORT datad (841:841:841) (714:714:714))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (489:489:489))
        (PORT datad (465:465:465) (409:409:409))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2591:2591:2591) (2256:2256:2256))
        (PORT sload (1951:1951:1951) (1848:1848:1848))
        (PORT ena (1587:1587:1587) (1422:1422:1422))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1566:1566:1566))
        (PORT datab (317:317:317) (372:372:372))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1293:1293:1293))
        (PORT datab (949:949:949) (899:899:899))
        (PORT datac (1686:1686:1686) (1488:1488:1488))
        (PORT datad (1580:1580:1580) (1441:1441:1441))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2137:2137:2137) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (933:933:933))
        (PORT datac (1289:1289:1289) (1186:1186:1186))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1970:1970:1970) (1713:1713:1713))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (714:714:714))
        (PORT datad (1222:1222:1222) (1089:1089:1089))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1843:1843:1843) (1590:1590:1590))
        (PORT datad (1220:1220:1220) (1087:1087:1087))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (873:873:873) (804:804:804))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1911:1911:1911) (1653:1653:1653))
        (PORT datad (2070:2070:2070) (1850:1850:1850))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (442:442:442))
        (PORT datac (342:342:342) (419:419:419))
        (PORT datad (953:953:953) (885:885:885))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2006:2006:2006) (1784:1784:1784))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1247:1247:1247) (1171:1171:1171))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[18\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (955:955:955) (865:865:865))
        (PORT datac (1136:1136:1136) (1020:1020:1020))
        (PORT datad (275:275:275) (330:330:330))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1285:1285:1285))
        (PORT datab (1852:1852:1852) (1557:1557:1557))
        (PORT datac (1138:1138:1138) (1115:1115:1115))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (395:395:395))
        (PORT datad (2342:2342:2342) (2051:2051:2051))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (1599:1599:1599) (1427:1427:1427))
        (PORT datad (3347:3347:3347) (2895:2895:2895))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2382:2382:2382) (2088:2088:2088))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[20\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1374:1374:1374))
        (PORT datac (1452:1452:1452) (1268:1268:1268))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (1348:1348:1348) (1244:1244:1244))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2832:2832:2832) (2504:2504:2504))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3387:3387:3387) (2932:2932:2932))
        (PORT datac (1496:1496:1496) (1328:1328:1328))
        (PORT datad (1862:1862:1862) (1627:1627:1627))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1535:1535:1535))
        (PORT datab (1430:1430:1430) (1211:1211:1211))
        (PORT datac (601:601:601) (602:602:602))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2133:2133:2133) (1894:1894:1894))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1319:1319:1319))
        (PORT datac (1455:1455:1455) (1272:1272:1272))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1299:1299:1299))
        (PORT datac (877:877:877) (813:813:813))
        (PORT datad (931:931:931) (885:885:885))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1416:1416:1416))
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (825:825:825))
        (PORT d[1] (947:947:947) (823:823:823))
        (PORT d[2] (1269:1269:1269) (1104:1104:1104))
        (PORT d[3] (1263:1263:1263) (1110:1110:1110))
        (PORT d[4] (1210:1210:1210) (1044:1044:1044))
        (PORT d[5] (955:955:955) (837:837:837))
        (PORT d[6] (895:895:895) (794:794:794))
        (PORT d[7] (1484:1484:1484) (1278:1278:1278))
        (PORT d[9] (1437:1437:1437) (1215:1215:1215))
        (PORT d[10] (1167:1167:1167) (962:962:962))
        (PORT d[11] (1241:1241:1241) (1071:1071:1071))
        (PORT d[12] (1537:1537:1537) (1275:1275:1275))
        (PORT d[13] (846:846:846) (736:736:736))
        (PORT d[14] (1211:1211:1211) (1039:1039:1039))
        (PORT d[15] (1201:1201:1201) (1031:1031:1031))
        (PORT d[16] (859:859:859) (752:752:752))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (2019:2019:2019) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (777:777:777))
        (PORT d[1] (852:852:852) (749:749:749))
        (PORT d[2] (892:892:892) (776:776:776))
        (PORT d[3] (859:859:859) (759:759:759))
        (PORT d[4] (858:858:858) (763:763:763))
        (PORT d[5] (1295:1295:1295) (1132:1132:1132))
        (PORT d[6] (1295:1295:1295) (1124:1124:1124))
        (PORT d[7] (1270:1270:1270) (1113:1113:1113))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (2015:2015:2015) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1306:1306:1306))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (2015:2015:2015) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1077:1077:1077))
        (PORT d[1] (861:861:861) (738:738:738))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (2019:2019:2019) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (2019:2019:2019) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (812:812:812))
        (PORT datab (1245:1245:1245) (1132:1132:1132))
        (PORT datac (878:878:878) (814:814:814))
        (PORT datad (867:867:867) (734:734:734))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1880:1880:1880) (1660:1660:1660))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[21\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1213:1213:1213))
        (PORT datac (1472:1472:1472) (1260:1260:1260))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1234:1234:1234))
        (PORT datab (904:904:904) (826:826:826))
        (PORT datac (1681:1681:1681) (1480:1480:1480))
        (PORT datad (1137:1137:1137) (952:952:952))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2527:2527:2527) (2183:2183:2183))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (1999:1999:1999))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[17\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1263:1263:1263) (1126:1126:1126))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1382:1382:1382))
        (PORT datab (1254:1254:1254) (1081:1081:1081))
        (PORT datac (1528:1528:1528) (1278:1278:1278))
        (PORT datad (1901:1901:1901) (1596:1596:1596))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2516:2516:2516) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[16\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1108:1108:1108))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1569:1569:1569) (1411:1411:1411))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (854:854:854))
        (PORT datab (4075:4075:4075) (4544:4544:4544))
        (PORT datad (1254:1254:1254) (1122:1122:1122))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (306:306:306))
        (PORT datab (617:617:617) (578:578:578))
        (PORT datac (276:276:276) (338:338:338))
        (PORT datad (1096:1096:1096) (908:908:908))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1262:1262:1262) (1116:1116:1116))
        (PORT sload (1438:1438:1438) (1595:1595:1595))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (926:926:926))
        (PORT datab (930:930:930) (809:809:809))
        (PORT datac (1733:1733:1733) (1561:1561:1561))
        (PORT datad (1180:1180:1180) (1074:1074:1074))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (989:989:989) (947:947:947))
        (PORT datac (1280:1280:1280) (1157:1157:1157))
        (PORT datad (1224:1224:1224) (1090:1090:1090))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1480:1480:1480))
        (PORT datab (1353:1353:1353) (1241:1241:1241))
        (PORT datac (774:774:774) (659:659:659))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1140:1140:1140))
        (PORT datab (1390:1390:1390) (1289:1289:1289))
        (PORT datac (948:948:948) (894:894:894))
        (PORT datad (1213:1213:1213) (1083:1083:1083))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1255:1255:1255) (1123:1123:1123))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1441:1441:1441))
        (PORT datab (1380:1380:1380) (1237:1237:1237))
        (PORT datac (1707:1707:1707) (1529:1529:1529))
        (PORT datad (1505:1505:1505) (1293:1293:1293))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (985:985:985) (943:943:943))
        (PORT datac (1269:1269:1269) (1142:1142:1142))
        (PORT datad (1283:1283:1283) (1141:1141:1141))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1479:1479:1479))
        (PORT datab (859:859:859) (720:720:720))
        (PORT datac (1245:1245:1245) (1135:1135:1135))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1223:1223:1223) (1108:1108:1108))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (926:926:926))
        (PORT datab (932:932:932) (811:811:811))
        (PORT datac (1731:1731:1731) (1560:1560:1560))
        (PORT datad (1220:1220:1220) (1099:1099:1099))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (873:873:873))
        (PORT datab (1315:1315:1315) (1194:1194:1194))
        (PORT datad (852:852:852) (777:777:777))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1353:1353:1353) (1242:1242:1242))
        (PORT datac (1528:1528:1528) (1327:1327:1327))
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2110:2110:2110))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2027:2027:2027) (1877:1877:1877))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1115:1115:1115))
        (PORT datab (1302:1302:1302) (1190:1190:1190))
        (PORT datac (932:932:932) (853:853:853))
        (PORT datad (2080:2080:2080) (1856:1856:1856))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1316:1316:1316) (1195:1195:1195))
        (PORT datac (919:919:919) (832:832:832))
        (PORT datad (503:503:503) (486:486:486))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1478:1478:1478))
        (PORT datab (1358:1358:1358) (1246:1246:1246))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2110:2110:2110))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2027:2027:2027) (1877:1877:1877))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (928:928:928))
        (PORT datab (924:924:924) (803:803:803))
        (PORT datac (1739:1739:1739) (1568:1568:1568))
        (PORT datad (875:875:875) (803:803:803))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1192:1192:1192))
        (PORT datac (874:874:874) (798:798:798))
        (PORT datad (891:891:891) (829:829:829))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1478:1478:1478))
        (PORT datab (1357:1357:1357) (1245:1245:1245))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2110:2110:2110))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2027:2027:2027) (1877:1877:1877))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1116:1116:1116))
        (PORT datab (1297:1297:1297) (1185:1185:1185))
        (PORT datac (872:872:872) (822:822:822))
        (PORT datad (2076:2076:2076) (1851:1851:1851))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1140:1140:1140))
        (PORT datab (996:996:996) (954:954:954))
        (PORT datac (1325:1325:1325) (1192:1192:1192))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1479:1479:1479))
        (PORT datab (1356:1356:1356) (1244:1244:1244))
        (PORT datac (767:767:767) (649:649:649))
        (PORT datad (836:836:836) (779:779:779))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2087:2087:2087))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1981:1981:1981) (1767:1767:1767))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2110:2110:2110))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2027:2027:2027) (1877:1877:1877))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (925:925:925))
        (PORT datab (933:933:933) (813:813:813))
        (PORT datac (1729:1729:1729) (1558:1558:1558))
        (PORT datad (914:914:914) (828:828:828))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1109:1109:1109))
        (PORT datab (996:996:996) (928:928:928))
        (PORT datac (1214:1214:1214) (1088:1088:1088))
        (PORT datad (950:950:950) (912:912:912))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (812:812:812))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1648:1648:1648) (1521:1521:1521))
        (PORT sload (2645:2645:2645) (2434:2434:2434))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (512:512:512))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1115:1115:1115))
        (PORT datab (2144:2144:2144) (1898:1898:1898))
        (PORT datac (1480:1480:1480) (1295:1295:1295))
        (PORT datad (1262:1262:1262) (1153:1153:1153))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (825:825:825))
        (PORT datab (1410:1410:1410) (1278:1278:1278))
        (PORT datad (1777:1777:1777) (1622:1622:1622))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1312:1312:1312) (1218:1218:1218))
        (PORT datac (1213:1213:1213) (1073:1073:1073))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1134:1134:1134) (990:990:990))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1123:1123:1123))
        (PORT datab (1377:1377:1377) (1234:1234:1234))
        (PORT datac (1711:1711:1711) (1534:1534:1534))
        (PORT datad (1201:1201:1201) (1076:1076:1076))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (1996:1996:1996))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1683:1683:1683))
        (PORT datab (1254:1254:1254) (1101:1101:1101))
        (PORT datac (1682:1682:1682) (1482:1482:1482))
        (PORT datad (1140:1140:1140) (909:909:909))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2527:2527:2527) (2183:2183:2183))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[25\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (1211:1211:1211) (1092:1092:1092))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1287:1287:1287) (1201:1201:1201))
        (PORT datac (284:284:284) (350:350:350))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[26\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (372:372:372))
        (PORT datac (1133:1133:1133) (1016:1016:1016))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (474:474:474) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1846:1846:1846) (1616:1616:1616))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT sload (1325:1325:1325) (1387:1387:1387))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2134:2134:2134) (1894:1894:1894))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2130:2130:2130) (1890:1890:1890))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (687:687:687))
        (PORT datab (1658:1658:1658) (1427:1427:1427))
        (PORT datac (956:956:956) (876:876:876))
        (PORT datad (927:927:927) (849:849:849))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2159:2159:2159))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1374:1374:1374))
        (PORT datac (1454:1454:1454) (1271:1271:1271))
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1348:1348:1348) (1243:1243:1243))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (443:443:443))
        (PORT datac (341:341:341) (419:419:419))
        (PORT datad (954:954:954) (887:887:887))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1887:1887:1887) (1565:1565:1565))
        (PORT datab (1596:1596:1596) (1410:1410:1410))
        (PORT datad (768:768:768) (660:660:660))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1259:1259:1259) (1195:1195:1195))
        (PORT sload (1588:1588:1588) (1546:1546:1546))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3428:3428:3428) (2942:2942:2942))
        (PORT datac (1615:1615:1615) (1435:1435:1435))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (465:465:465))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1882:1882:1882) (1622:1622:1622))
        (PORT clrn (2140:2140:2140) (2074:2074:2074))
        (PORT sload (1834:1834:1834) (1880:1880:1880))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2835:2835:2835) (2508:2508:2508))
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1701:1701:1701))
        (PORT datab (3789:3789:3789) (3279:3279:3279))
        (PORT datad (866:866:866) (800:800:800))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1913:1913:1913) (1700:1700:1700))
        (PORT datad (1542:1542:1542) (1366:1366:1366))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1089:1089:1089))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (931:931:931))
        (PORT datac (1288:1288:1288) (1185:1185:1185))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1966:1966:1966) (1709:1709:1709))
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (770:770:770))
        (PORT d[1] (518:518:518) (458:458:458))
        (PORT d[2] (1237:1237:1237) (1067:1067:1067))
        (PORT d[3] (1201:1201:1201) (1055:1055:1055))
        (PORT d[4] (897:897:897) (778:778:778))
        (PORT d[5] (893:893:893) (782:782:782))
        (PORT d[6] (1531:1531:1531) (1340:1340:1340))
        (PORT d[7] (817:817:817) (682:682:682))
        (PORT d[9] (1211:1211:1211) (1049:1049:1049))
        (PORT d[10] (1200:1200:1200) (993:993:993))
        (PORT d[11] (1202:1202:1202) (1027:1027:1027))
        (PORT d[12] (919:919:919) (781:781:781))
        (PORT d[13] (905:905:905) (792:792:792))
        (PORT d[14] (1265:1265:1265) (1093:1093:1093))
        (PORT d[15] (896:896:896) (795:795:795))
        (PORT d[16] (832:832:832) (700:700:700))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (2019:2019:2019) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (777:777:777))
        (PORT d[1] (852:852:852) (749:749:749))
        (PORT d[2] (892:892:892) (776:776:776))
        (PORT d[3] (859:859:859) (759:759:759))
        (PORT d[4] (858:858:858) (763:763:763))
        (PORT d[5] (1295:1295:1295) (1132:1132:1132))
        (PORT d[6] (1295:1295:1295) (1124:1124:1124))
        (PORT d[7] (1270:1270:1270) (1113:1113:1113))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (2015:2015:2015) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1306:1306:1306))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (2015:2015:2015) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (723:723:723))
        (PORT d[1] (1177:1177:1177) (1023:1023:1023))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (2019:2019:2019) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (2019:2019:2019) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (812:812:812))
        (PORT datab (1250:1250:1250) (1137:1137:1137))
        (PORT datac (1158:1158:1158) (1030:1030:1030))
        (PORT datad (1118:1118:1118) (925:925:925))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1880:1880:1880) (1660:1660:1660))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1204:1204:1204) (1055:1055:1055))
        (PORT datac (1472:1472:1472) (1260:1260:1260))
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|cfgrom_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (341:341:341) (418:418:418))
        (PORT datad (956:956:956) (888:888:888))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (1742:1742:1742))
        (PORT datab (902:902:902) (756:756:756))
        (PORT datad (441:441:441) (378:378:378))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1608:1608:1608))
        (PORT datab (926:926:926) (805:805:805))
        (PORT datac (915:915:915) (885:885:885))
        (PORT datad (872:872:872) (776:776:776))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1413:1413:1413) (1282:1282:1282))
        (PORT datac (885:885:885) (811:811:811))
        (PORT datad (483:483:483) (467:467:467))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1122:1122:1122))
        (PORT datab (974:974:974) (871:871:871))
        (PORT datac (1712:1712:1712) (1535:1535:1535))
        (PORT datad (1313:1313:1313) (1192:1192:1192))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1117:1117:1117))
        (PORT datab (1293:1293:1293) (1179:1179:1179))
        (PORT datac (885:885:885) (818:818:818))
        (PORT datad (2073:2073:2073) (1847:1847:1847))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datab (2029:2029:2029) (1774:1774:1774))
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (746:746:746))
        (PORT datab (1317:1317:1317) (1223:1223:1223))
        (PORT datac (1211:1211:1211) (1071:1071:1071))
        (PORT datad (1307:1307:1307) (1162:1162:1162))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1224:1224:1224) (1103:1103:1103))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (804:804:804))
        (PORT datab (1593:1593:1593) (1406:1406:1406))
        (PORT datac (870:870:870) (810:810:810))
        (PORT datad (861:861:861) (737:737:737))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1566:1566:1566))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datad (865:865:865) (797:797:797))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (725:725:725))
        (PORT datab (1314:1314:1314) (1220:1220:1220))
        (PORT datac (1212:1212:1212) (1072:1072:1072))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1318:1318:1318) (1224:1224:1224))
        (PORT datac (1210:1210:1210) (1070:1070:1070))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1719:1719:1719) (1607:1607:1607))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1345:1345:1345) (1257:1257:1257))
        (PORT sload (1951:1951:1951) (1848:1848:1848))
        (PORT ena (1587:1587:1587) (1422:1422:1422))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1566:1566:1566))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (699:699:699))
        (PORT datab (1316:1316:1316) (1222:1222:1222))
        (PORT datac (1211:1211:1211) (1071:1071:1071))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1719:1719:1719) (1607:1607:1607))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (925:925:925))
        (PORT datab (600:600:600) (556:556:556))
        (PORT datac (1730:1730:1730) (1559:1559:1559))
        (PORT datad (1558:1558:1558) (1359:1359:1359))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1414:1414:1414) (1283:1283:1283))
        (PORT datac (532:532:532) (499:499:499))
        (PORT datad (495:495:495) (476:476:476))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1165:1165:1165))
        (PORT datab (1259:1259:1259) (1108:1108:1108))
        (PORT datac (228:228:228) (244:244:244))
        (PORT datad (289:289:289) (348:348:348))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1719:1719:1719) (1607:1607:1607))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1211:1211:1211))
        (PORT datab (1260:1260:1260) (1048:1048:1048))
        (PORT datac (1564:1564:1564) (1366:1366:1366))
        (PORT datad (1724:1724:1724) (1558:1558:1558))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2207:2207:2207) (1948:1948:1948))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2298:2298:2298) (1991:1991:1991))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1400:1400:1400))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (801:801:801))
        (PORT datab (1325:1325:1325) (1110:1110:1110))
        (PORT datac (548:548:548) (523:523:523))
        (PORT datad (1668:1668:1668) (1464:1464:1464))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1456:1456:1456))
        (PORT datad (1175:1175:1175) (1050:1050:1050))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1109:1109:1109))
        (PORT datac (1131:1131:1131) (992:992:992))
        (PORT datad (3748:3748:3748) (3240:3240:3240))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (956:956:956))
        (PORT datab (928:928:928) (775:775:775))
        (PORT datad (801:801:801) (691:691:691))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1615:1615:1615) (1495:1495:1495))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1380:1380:1380))
        (PORT datac (1326:1326:1326) (1193:1193:1193))
        (PORT datad (3748:3748:3748) (3240:3240:3240))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (784:784:784))
        (PORT datab (889:889:889) (751:751:751))
        (PORT datad (965:965:965) (908:908:908))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1908:1908:1908) (1721:1721:1721))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3454:3454:3454) (2975:2975:2975))
        (PORT datac (1223:1223:1223) (1105:1105:1105))
        (PORT datad (890:890:890) (828:828:828))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (807:807:807))
        (PORT datab (1590:1590:1590) (1309:1309:1309))
        (PORT datac (1547:1547:1547) (1371:1371:1371))
        (PORT datad (910:910:910) (823:823:823))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1422:1422:1422))
        (PORT datab (3453:3453:3453) (2975:2975:2975))
        (PORT datad (498:498:498) (481:481:481))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (786:786:786))
        (PORT datab (949:949:949) (796:796:796))
        (PORT datad (963:963:963) (906:906:906))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1294:1294:1294) (1243:1243:1243))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1489:1489:1489))
        (PORT datab (3453:3453:3453) (2975:2975:2975))
        (PORT datad (895:895:895) (826:826:826))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (806:806:806))
        (PORT datab (1222:1222:1222) (1068:1068:1068))
        (PORT datac (1548:1548:1548) (1371:1371:1371))
        (PORT datad (875:875:875) (802:802:802))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1427:1427:1427))
        (PORT datab (3787:3787:3787) (3276:3276:3276))
        (PORT datad (1281:1281:1281) (1139:1139:1139))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (831:831:831))
        (PORT datab (1660:1660:1660) (1430:1430:1430))
        (PORT datac (842:842:842) (718:718:718))
        (PORT datad (1161:1161:1161) (1010:1010:1010))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2159:2159:2159))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1475:1475:1475))
        (PORT datab (960:960:960) (847:847:847))
        (PORT datac (1998:1998:1998) (1751:1751:1751))
        (PORT datad (1689:1689:1689) (1486:1486:1486))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (1294:1294:1294) (1194:1194:1194))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1083:1083:1083))
        (PORT datab (329:329:329) (387:387:387))
        (PORT datac (871:871:871) (737:737:737))
        (PORT datad (1493:1493:1493) (1286:1286:1286))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1085:1085:1085))
        (PORT datab (1554:1554:1554) (1324:1324:1324))
        (PORT datac (1168:1168:1168) (1003:1003:1003))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1585:1585:1585) (1377:1377:1377))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1517:1517:1517) (1342:1342:1342))
        (PORT sload (1548:1548:1548) (1707:1707:1707))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (516:516:516))
        (PORT datab (982:982:982) (921:921:921))
        (PORT datad (1124:1124:1124) (973:973:973))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (981:981:981) (920:920:920))
        (PORT datad (261:261:261) (282:282:282))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1547:1547:1547))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (1919:1919:1919) (1672:1672:1672))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1541:1541:1541) (1376:1376:1376))
        (PORT datad (1574:1574:1574) (1438:1438:1438))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1285:1285:1285) (1236:1236:1236))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1345:1345:1345))
        (PORT datab (1118:1118:1118) (1068:1068:1068))
        (PORT datac (819:819:819) (699:699:699))
        (PORT datad (1876:1876:1876) (1597:1597:1597))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT asdata (1881:1881:1881) (1690:1690:1690))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (981:981:981))
        (PORT datab (922:922:922) (833:833:833))
        (PORT datac (488:488:488) (476:476:476))
        (PORT datad (1457:1457:1457) (1204:1204:1204))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (315:315:315))
        (PORT datab (1510:1510:1510) (1250:1250:1250))
        (PORT datac (1729:1729:1729) (1407:1407:1407))
        (PORT datad (697:697:697) (573:573:573))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[17\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1084:1084:1084))
        (PORT datab (297:297:297) (314:314:314))
        (PORT datac (1170:1170:1170) (1007:1007:1007))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (PORT ena (1307:1307:1307) (1219:1219:1219))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2063:2063:2063) (1847:1847:1847))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (PORT sclr (1494:1494:1494) (1434:1434:1434))
        (PORT sload (1634:1634:1634) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[27\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1204:1204:1204))
        (PORT datab (555:555:555) (452:452:452))
        (PORT datac (1304:1304:1304) (1142:1142:1142))
        (PORT datad (1320:1320:1320) (1212:1212:1212))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (647:647:647))
        (PORT datab (944:944:944) (864:864:864))
        (PORT datad (1274:1274:1274) (1191:1191:1191))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1674:1674:1674) (1586:1586:1586))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (PORT sclr (1494:1494:1494) (1434:1434:1434))
        (PORT sload (1634:1634:1634) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1438:1438:1438))
        (PORT datab (939:939:939) (863:863:863))
        (PORT datad (1519:1519:1519) (1357:1357:1357))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1680:1680:1680) (1559:1559:1559))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sclr (1439:1439:1439) (1386:1386:1386))
        (PORT sload (1035:1035:1035) (1149:1149:1149))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (1815:1815:1815))
        (PORT datab (940:940:940) (864:864:864))
        (PORT datad (1519:1519:1519) (1357:1357:1357))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1891:1891:1891) (1773:1773:1773))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sclr (1439:1439:1439) (1386:1386:1386))
        (PORT sload (1035:1035:1035) (1149:1149:1149))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (744:744:744))
        (PORT datab (1370:1370:1370) (1193:1193:1193))
        (PORT datac (1263:1263:1263) (1156:1156:1156))
        (PORT datad (1309:1309:1309) (1199:1199:1199))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (956:956:956))
        (PORT datab (938:938:938) (862:862:862))
        (PORT datad (1520:1520:1520) (1358:1358:1358))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1327:1327:1327) (1270:1270:1270))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sclr (1439:1439:1439) (1386:1386:1386))
        (PORT sload (1035:1035:1035) (1149:1149:1149))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2268:2268:2268) (1876:1876:1876))
        (PORT datab (939:939:939) (863:863:863))
        (PORT datad (1519:1519:1519) (1358:1358:1358))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1628:1628:1628) (1498:1498:1498))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sclr (1439:1439:1439) (1386:1386:1386))
        (PORT sload (1035:1035:1035) (1149:1149:1149))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (775:775:775))
        (PORT datab (1359:1359:1359) (1179:1179:1179))
        (PORT datac (1265:1265:1265) (1157:1157:1157))
        (PORT datad (1319:1319:1319) (1211:1211:1211))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1212:1212:1212))
        (PORT datab (1221:1221:1221) (1206:1206:1206))
        (PORT datad (592:592:592) (602:602:602))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1945:1945:1945) (1750:1750:1750))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[21\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (709:709:709))
        (PORT datab (1366:1366:1366) (1188:1188:1188))
        (PORT datac (1263:1263:1263) (1156:1156:1156))
        (PORT datad (1312:1312:1312) (1203:1203:1203))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1046:1046:1046))
        (PORT datab (1218:1218:1218) (1202:1202:1202))
        (PORT datad (591:591:591) (602:602:602))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (1936:1936:1936))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (6710:6710:6710) (7400:7400:7400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (1844:1844:1844))
        (PORT d[1] (7398:7398:7398) (6499:6499:6499))
        (PORT d[2] (7560:7560:7560) (6712:6712:6712))
        (PORT d[3] (2656:2656:2656) (2298:2298:2298))
        (PORT d[4] (6843:6843:6843) (6014:6014:6014))
        (PORT d[5] (2868:2868:2868) (2547:2547:2547))
        (PORT d[6] (7781:7781:7781) (6816:6816:6816))
        (PORT d[7] (5958:5958:5958) (5383:5383:5383))
        (PORT d[8] (6155:6155:6155) (5473:5473:5473))
        (PORT d[9] (5253:5253:5253) (4669:4669:4669))
        (PORT d[10] (3784:3784:3784) (3273:3273:3273))
        (PORT d[11] (6653:6653:6653) (5968:5968:5968))
        (PORT d[12] (8222:8222:8222) (7187:7187:7187))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (6706:6706:6706) (7396:7396:7396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (3673:3673:3673))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (6706:6706:6706) (7396:7396:7396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6523:6523:6523) (5772:5772:5772))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (6710:6710:6710) (7400:7400:7400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT d[0] (6710:6710:6710) (7400:7400:7400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (3874:3874:3874))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (9340:9340:9340) (10484:10484:10484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4411:4411:4411) (3884:3884:3884))
        (PORT d[1] (7142:7142:7142) (6178:6178:6178))
        (PORT d[2] (8136:8136:8136) (7335:7335:7335))
        (PORT d[3] (8539:8539:8539) (7661:7661:7661))
        (PORT d[4] (5792:5792:5792) (4931:4931:4931))
        (PORT d[5] (5093:5093:5093) (4362:4362:4362))
        (PORT d[6] (7169:7169:7169) (6419:6419:6419))
        (PORT d[7] (3247:3247:3247) (2958:2958:2958))
        (PORT d[8] (4420:4420:4420) (4008:4008:4008))
        (PORT d[9] (4899:4899:4899) (4372:4372:4372))
        (PORT d[10] (5278:5278:5278) (4687:4687:4687))
        (PORT d[11] (6657:6657:6657) (6148:6148:6148))
        (PORT d[12] (5248:5248:5248) (4493:4493:4493))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (9336:9336:9336) (10480:10480:10480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (4974:4974:4974))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (9336:9336:9336) (10480:10480:10480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4199:4199:4199))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (9340:9340:9340) (10484:10484:10484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT d[0] (9340:9340:9340) (10484:10484:10484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~217\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2188:2188:2188))
        (PORT datab (4602:4602:4602) (4310:4310:4310))
        (PORT datac (1806:1806:1806) (1473:1473:1473))
        (PORT datad (3605:3605:3605) (3127:3127:3127))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5599:5599:5599) (4964:4964:4964))
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT ena (9703:9703:9703) (10873:10873:10873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (3777:3777:3777))
        (PORT d[1] (7606:7606:7606) (6585:6585:6585))
        (PORT d[2] (8500:8500:8500) (7677:7677:7677))
        (PORT d[3] (9325:9325:9325) (8350:8350:8350))
        (PORT d[4] (6519:6519:6519) (5590:5590:5590))
        (PORT d[5] (4711:4711:4711) (4019:4019:4019))
        (PORT d[6] (6724:6724:6724) (5965:5965:5965))
        (PORT d[7] (4035:4035:4035) (3657:3657:3657))
        (PORT d[8] (5195:5195:5195) (4693:4693:4693))
        (PORT d[9] (4055:4055:4055) (3574:3574:3574))
        (PORT d[10] (5285:5285:5285) (4699:4699:4699))
        (PORT d[11] (7135:7135:7135) (6581:6581:6581))
        (PORT d[12] (5596:5596:5596) (4807:4807:4807))
        (PORT clk (2452:2452:2452) (2482:2482:2482))
        (PORT ena (9699:9699:9699) (10869:10869:10869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8121:8121:8121) (7369:7369:7369))
        (PORT clk (2452:2452:2452) (2482:2482:2482))
        (PORT ena (9699:9699:9699) (10869:10869:10869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4587:4587:4587))
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT ena (9703:9703:9703) (10873:10873:10873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT d[0] (9703:9703:9703) (10873:10873:10873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5579:5579:5579) (4942:4942:4942))
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT ena (9713:9713:9713) (10882:10882:10882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4139:4139:4139))
        (PORT d[1] (7613:7613:7613) (6592:6592:6592))
        (PORT d[2] (8940:8940:8940) (8041:8041:8041))
        (PORT d[3] (9266:9266:9266) (8302:8302:8302))
        (PORT d[4] (6211:6211:6211) (5388:5388:5388))
        (PORT d[5] (4720:4720:4720) (4028:4028:4028))
        (PORT d[6] (6436:6436:6436) (5717:5717:5717))
        (PORT d[7] (2836:2836:2836) (2583:2583:2583))
        (PORT d[8] (5159:5159:5159) (4666:4666:4666))
        (PORT d[9] (4081:4081:4081) (3633:3633:3633))
        (PORT d[10] (4477:4477:4477) (3951:3951:3951))
        (PORT d[11] (7100:7100:7100) (6556:6556:6556))
        (PORT d[12] (5955:5955:5955) (5121:5121:5121))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9709:9709:9709) (10878:10878:10878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4874:4874:4874) (4326:4326:4326))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9709:9709:9709) (10878:10878:10878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5494:5494:5494) (4904:4904:4904))
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT ena (9713:9713:9713) (10882:10882:10882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT d[0] (9713:9713:9713) (10882:10882:10882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~216\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2239:2239:2239))
        (PORT datab (4603:4603:4603) (4311:4311:4311))
        (PORT datac (3116:3116:3116) (2678:2678:2678))
        (PORT datad (2477:2477:2477) (2142:2142:2142))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~218\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (5339:5339:5339) (4843:4843:4843))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3485w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1204:1204:1204))
        (PORT datab (333:333:333) (362:362:362))
        (PORT datac (1163:1163:1163) (979:979:979))
        (PORT datad (1066:1066:1066) (907:907:907))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5699:5699:5699) (4866:4866:4866))
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT ena (9346:9346:9346) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (3780:3780:3780))
        (PORT d[1] (7225:7225:7225) (6250:6250:6250))
        (PORT d[2] (8533:8533:8533) (7668:7668:7668))
        (PORT d[3] (8886:8886:8886) (7967:7967:7967))
        (PORT d[4] (6467:6467:6467) (5538:5538:5538))
        (PORT d[5] (4952:4952:4952) (4177:4177:4177))
        (PORT d[6] (7515:7515:7515) (6730:6730:6730))
        (PORT d[7] (2463:2463:2463) (2255:2255:2255))
        (PORT d[8] (4776:4776:4776) (4328:4328:4328))
        (PORT d[9] (4081:4081:4081) (3633:3633:3633))
        (PORT d[10] (5555:5555:5555) (4931:4931:4931))
        (PORT d[11] (6722:6722:6722) (6220:6220:6220))
        (PORT d[12] (5590:5590:5590) (4800:4800:4800))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9342:9342:9342) (10474:10474:10474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5250:5250:5250) (4490:4490:4490))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9342:9342:9342) (10474:10474:10474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5393:5393:5393) (4769:4769:4769))
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT ena (9346:9346:9346) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT d[0] (9346:9346:9346) (10478:10478:10478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6021:6021:6021) (5364:5364:5364))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (11058:11058:11058) (12625:12625:12625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5275:5275:5275) (4722:4722:4722))
        (PORT d[1] (9123:9123:9123) (7887:7887:7887))
        (PORT d[2] (8904:8904:8904) (8059:8059:8059))
        (PORT d[3] (8407:8407:8407) (7487:7487:7487))
        (PORT d[4] (6629:6629:6629) (5750:5750:5750))
        (PORT d[5] (6841:6841:6841) (5735:5735:5735))
        (PORT d[6] (7593:7593:7593) (6842:6842:6842))
        (PORT d[7] (3258:3258:3258) (3001:3001:3001))
        (PORT d[8] (5234:5234:5234) (4780:4780:4780))
        (PORT d[9] (5280:5280:5280) (4752:4752:4752))
        (PORT d[10] (6074:6074:6074) (5452:5452:5452))
        (PORT d[11] (6175:6175:6175) (5692:5692:5692))
        (PORT d[12] (6426:6426:6426) (5562:5562:5562))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (11054:11054:11054) (12621:12621:12621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6469:6469:6469) (5336:5336:5336))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (11054:11054:11054) (12621:12621:12621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5564:5564:5564) (5010:5010:5010))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (11058:11058:11058) (12625:12625:12625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT d[0] (11058:11058:11058) (12625:12625:12625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3475w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1200:1200:1200))
        (PORT datab (323:323:323) (351:351:351))
        (PORT datac (1165:1165:1165) (981:981:981))
        (PORT datad (1074:1074:1074) (916:916:916))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5593:5593:5593) (4957:4957:4957))
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT ena (9712:9712:9712) (10881:10881:10881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3439:3439:3439))
        (PORT d[1] (7890:7890:7890) (6833:6833:6833))
        (PORT d[2] (8516:8516:8516) (7695:7695:7695))
        (PORT d[3] (9298:9298:9298) (8332:8332:8332))
        (PORT d[4] (6538:6538:6538) (5591:5591:5591))
        (PORT d[5] (4761:4761:4761) (4062:4062:4062))
        (PORT d[6] (6671:6671:6671) (5921:5921:5921))
        (PORT d[7] (2470:2470:2470) (2261:2261:2261))
        (PORT d[8] (4781:4781:4781) (4315:4315:4315))
        (PORT d[9] (4068:4068:4068) (3619:3619:3619))
        (PORT d[10] (5621:5621:5621) (4983:4983:4983))
        (PORT d[11] (7100:7100:7100) (6555:6555:6555))
        (PORT d[12] (5568:5568:5568) (4783:4783:4783))
        (PORT clk (2447:2447:2447) (2478:2478:2478))
        (PORT ena (9708:9708:9708) (10877:10877:10877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7116:7116:7116) (6362:6362:6362))
        (PORT clk (2447:2447:2447) (2478:2478:2478))
        (PORT ena (9708:9708:9708) (10877:10877:10877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (4565:4565:4565))
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT ena (9712:9712:9712) (10881:10881:10881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT d[0] (9712:9712:9712) (10881:10881:10881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~210\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2658:2658:2658) (2298:2298:2298))
        (PORT datab (2610:2610:2610) (2253:2253:2253))
        (PORT datac (3859:3859:3859) (3549:3549:3549))
        (PORT datad (1763:1763:1763) (1501:1501:1501))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (4495:4495:4495))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (8982:8982:8982) (10075:10075:10075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (4481:4481:4481))
        (PORT d[1] (6772:6772:6772) (5832:5832:5832))
        (PORT d[2] (8152:8152:8152) (7345:7345:7345))
        (PORT d[3] (8767:8767:8767) (7846:7846:7846))
        (PORT d[4] (5431:5431:5431) (4605:4605:4605))
        (PORT d[5] (4731:4731:4731) (4045:4045:4045))
        (PORT d[6] (7135:7135:7135) (6393:6393:6393))
        (PORT d[7] (3206:3206:3206) (2924:2924:2924))
        (PORT d[8] (4383:4383:4383) (3975:3975:3975))
        (PORT d[9] (5264:5264:5264) (4695:4695:4695))
        (PORT d[10] (4876:4876:4876) (4334:4334:4334))
        (PORT d[11] (6305:6305:6305) (5848:5848:5848))
        (PORT d[12] (5212:5212:5212) (4466:4466:4466))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT ena (8978:8978:8978) (10071:10071:10071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (2885:2885:2885))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT ena (8978:8978:8978) (10071:10071:10071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (4897:4897:4897))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (8982:8982:8982) (10075:10075:10075))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT d[0] (8982:8982:8982) (10075:10075:10075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~211\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (1876:1876:1876))
        (PORT datab (3904:3904:3904) (3584:3584:3584))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (2615:2615:2615) (2221:2221:2221))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3445w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1200:1200:1200))
        (PORT datab (324:324:324) (352:352:352))
        (PORT datac (1165:1165:1165) (980:980:980))
        (PORT datad (1072:1072:1072) (914:914:914))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (4405:4405:4405))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT ena (8324:8324:8324) (9245:9245:9245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2618:2618:2618))
        (PORT d[1] (7519:7519:7519) (6660:6660:6660))
        (PORT d[2] (7983:7983:7983) (7127:7127:7127))
        (PORT d[3] (3810:3810:3810) (3316:3316:3316))
        (PORT d[4] (6753:6753:6753) (5925:5925:5925))
        (PORT d[5] (3256:3256:3256) (2894:2894:2894))
        (PORT d[6] (5504:5504:5504) (4827:4827:4827))
        (PORT d[7] (4768:4768:4768) (4325:4325:4325))
        (PORT d[8] (5006:5006:5006) (4431:4431:4431))
        (PORT d[9] (4132:4132:4132) (3664:3664:3664))
        (PORT d[10] (5857:5857:5857) (5320:5320:5320))
        (PORT d[11] (7048:7048:7048) (6331:6331:6331))
        (PORT d[12] (6984:6984:6984) (6075:6075:6075))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (8320:8320:8320) (9241:9241:9241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3337:3337:3337))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (8320:8320:8320) (9241:9241:9241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (4789:4789:4789))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT ena (8324:8324:8324) (9245:9245:9245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT d[0] (8324:8324:8324) (9245:9245:9245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3425w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1203:1203:1203))
        (PORT datab (330:330:330) (359:359:359))
        (PORT datac (1164:1164:1164) (980:980:980))
        (PORT datad (1068:1068:1068) (909:909:909))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6411:6411:6411) (5727:5727:5727))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (10695:10695:10695) (12226:12226:12226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4285:4285:4285))
        (PORT d[1] (8742:8742:8742) (7539:7539:7539))
        (PORT d[2] (8475:8475:8475) (7634:7634:7634))
        (PORT d[3] (8002:8002:8002) (7120:7120:7120))
        (PORT d[4] (7355:7355:7355) (6390:6390:6390))
        (PORT d[5] (6170:6170:6170) (5156:5156:5156))
        (PORT d[6] (7178:7178:7178) (6459:6459:6459))
        (PORT d[7] (3270:3270:3270) (3010:3010:3010))
        (PORT d[8] (4847:4847:4847) (4421:4421:4421))
        (PORT d[9] (4865:4865:4865) (4379:4379:4379))
        (PORT d[10] (5684:5684:5684) (5098:5098:5098))
        (PORT d[11] (6180:6180:6180) (5653:5653:5653))
        (PORT d[12] (5624:5624:5624) (4841:4841:4841))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (10691:10691:10691) (12222:12222:12222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (4830:4830:4830))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (10691:10691:10691) (12222:12222:12222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (4680:4680:4680))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (10695:10695:10695) (12226:12226:12226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT d[0] (10695:10695:10695) (12226:12226:12226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3435w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1203:1203:1203))
        (PORT datab (331:331:331) (360:360:360))
        (PORT datac (1164:1164:1164) (980:980:980))
        (PORT datad (1067:1067:1067) (909:909:909))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7080:7080:7080) (6290:6290:6290))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (10682:10682:10682) (12222:12222:12222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4339:4339:4339))
        (PORT d[1] (8766:8766:8766) (7563:7563:7563))
        (PORT d[2] (8936:8936:8936) (8054:8054:8054))
        (PORT d[3] (8020:8020:8020) (7139:7139:7139))
        (PORT d[4] (7417:7417:7417) (6438:6438:6438))
        (PORT d[5] (6163:6163:6163) (5149:5149:5149))
        (PORT d[6] (7233:7233:7233) (6500:6500:6500))
        (PORT d[7] (3264:3264:3264) (3004:3004:3004))
        (PORT d[8] (4794:4794:4794) (4344:4344:4344))
        (PORT d[9] (5536:5536:5536) (4955:4955:4955))
        (PORT d[10] (5731:5731:5731) (5143:5143:5143))
        (PORT d[11] (5423:5423:5423) (5025:5025:5025))
        (PORT d[12] (5717:5717:5717) (4912:4912:4912))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (10678:10678:10678) (12218:12218:12218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (4944:4944:4944))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (10678:10678:10678) (12218:12218:12218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (4721:4721:4721))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (10682:10682:10682) (12222:12222:12222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT d[0] (10682:10682:10682) (12222:12222:12222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3408w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1204:1204:1204))
        (PORT datab (336:336:336) (365:365:365))
        (PORT datac (1163:1163:1163) (979:979:979))
        (PORT datad (1063:1063:1063) (905:905:905))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2188:2188:2188))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (9320:9320:9320) (10351:10351:10351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5990:5990:5990) (5361:5361:5361))
        (PORT d[1] (4713:4713:4713) (4088:4088:4088))
        (PORT d[2] (8012:8012:8012) (7159:7159:7159))
        (PORT d[3] (5949:5949:5949) (5139:5139:5139))
        (PORT d[4] (5337:5337:5337) (4671:4671:4671))
        (PORT d[5] (3753:3753:3753) (3231:3231:3231))
        (PORT d[6] (2955:2955:2955) (2553:2553:2553))
        (PORT d[7] (5826:5826:5826) (5287:5287:5287))
        (PORT d[8] (5805:5805:5805) (5211:5211:5211))
        (PORT d[9] (4076:4076:4076) (3585:3585:3585))
        (PORT d[10] (3673:3673:3673) (3162:3162:3162))
        (PORT d[11] (2802:2802:2802) (2468:2468:2468))
        (PORT d[12] (4819:4819:4819) (4107:4107:4107))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (9316:9316:9316) (10347:10347:10347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (4964:4964:4964))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (9316:9316:9316) (10347:10347:10347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6212:6212:6212) (5509:5509:5509))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (9320:9320:9320) (10351:10351:10351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT d[0] (9320:9320:9320) (10351:10351:10351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~212\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2985:2985:2985) (2596:2596:2596))
        (PORT datab (2609:2609:2609) (2252:2252:2252))
        (PORT datac (3861:3861:3861) (3551:3551:3551))
        (PORT datad (1433:1433:1433) (1165:1165:1165))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~213\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3265:3265:3265) (2824:2824:2824))
        (PORT datab (3906:3906:3906) (3586:3586:3586))
        (PORT datac (4415:4415:4415) (3784:3784:3784))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~214\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5686:5686:5686) (5026:5026:5026))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (3947:3947:3947) (3518:3518:3518))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (385:385:385))
        (PORT datad (1466:1466:1466) (1360:1360:1360))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (282:282:282) (348:348:348))
        (PORT datad (1466:1466:1466) (1359:1359:1359))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (963:963:963) (914:914:914))
        (PORT datad (789:789:789) (684:684:684))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2273:2273:2273))
        (PORT d[1] (4397:4397:4397) (3813:3813:3813))
        (PORT d[2] (2954:2954:2954) (2722:2722:2722))
        (PORT d[3] (2741:2741:2741) (2342:2342:2342))
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (PORT ena (4532:4532:4532) (4999:4999:4999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2309:2309:2309))
        (PORT d[1] (9587:9587:9587) (8431:8431:8431))
        (PORT d[2] (6319:6319:6319) (5534:5534:5534))
        (PORT d[3] (4464:4464:4464) (3854:3854:3854))
        (PORT d[4] (3732:3732:3732) (3242:3242:3242))
        (PORT d[5] (8791:8791:8791) (7863:7863:7863))
        (PORT d[6] (9639:9639:9639) (8470:8470:8470))
        (PORT d[7] (6596:6596:6596) (6146:6146:6146))
        (PORT d[8] (6581:6581:6581) (5848:5848:5848))
        (PORT d[9] (5944:5944:5944) (5258:5258:5258))
        (PORT d[10] (7484:7484:7484) (6605:6605:6605))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (4528:4528:4528) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2566:2566:2566))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (4528:4528:4528) (4995:4995:4995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4211:4211:4211))
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (PORT ena (4532:4532:4532) (4999:4999:4999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (PORT d[0] (4532:4532:4532) (4999:4999:4999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~215\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5685:5685:5685) (5025:5025:5025))
        (PORT datab (3912:3912:3912) (3592:3592:3592))
        (PORT datac (4159:4159:4159) (3499:3499:3499))
        (PORT datad (2546:2546:2546) (2212:2212:2212))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[10\]\~219\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (1913:1913:1913))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (3949:3949:3949) (3520:3520:3520))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (381:381:381))
        (PORT datab (2358:2358:2358) (1978:1978:1978))
        (PORT datad (807:807:807) (666:666:666))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[10\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (1863:1863:1863))
        (PORT datab (826:826:826) (704:704:704))
        (PORT datac (558:558:558) (498:498:498))
        (PORT datad (771:771:771) (635:635:635))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (PORT ena (1638:1638:1638) (1498:1498:1498))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1956:1956:1956) (1736:1736:1736))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (975:975:975))
        (PORT datab (888:888:888) (733:733:733))
        (PORT datad (2591:2591:2591) (2288:2288:2288))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1034:1034:1034))
        (PORT datab (1217:1217:1217) (1201:1201:1201))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1349:1349:1349))
        (PORT datab (1880:1880:1880) (1543:1543:1543))
        (PORT datac (1213:1213:1213) (1093:1093:1093))
        (PORT datad (1204:1204:1204) (1030:1030:1030))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2128:2128:2128))
        (PORT asdata (1216:1216:1216) (1131:1131:1131))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (584:584:584))
        (PORT datab (395:395:395) (438:438:438))
        (PORT datad (336:336:336) (376:376:376))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (581:581:581))
        (PORT datab (396:396:396) (439:439:439))
        (PORT datad (335:335:335) (375:375:375))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1228:1228:1228) (1076:1076:1076))
        (PORT datac (1970:1970:1970) (1735:1735:1735))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (468:468:468))
        (PORT datab (891:891:891) (823:823:823))
        (PORT datac (892:892:892) (782:782:782))
        (PORT datad (799:799:799) (680:680:680))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2142:2142:2142) (2073:2073:2073))
        (PORT ena (1605:1605:1605) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\UART_RXD\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4483:4483:4483) (4506:4506:4506))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxsync_rxdxx1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT asdata (4133:4133:4133) (3626:3626:3626))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2569:2569:2569) (2276:2276:2276))
        (PORT datac (1480:1480:1480) (1275:1275:1275))
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|do_start_rx\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (504:504:504))
        (PORT datac (1475:1475:1475) (1270:1270:1270))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (558:558:558))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (544:544:544))
        (PORT datab (3758:3758:3758) (3244:3244:3244))
        (PORT datac (346:346:346) (397:397:397))
        (PORT datad (447:447:447) (388:388:388))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (538:538:538))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (545:545:545))
        (PORT datab (3761:3761:3761) (3248:3248:3248))
        (PORT datac (342:342:342) (393:393:393))
        (PORT datad (479:479:479) (408:408:408))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (548:548:548) (522:522:522))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (542:542:542))
        (PORT datab (3756:3756:3756) (3242:3242:3242))
        (PORT datac (349:349:349) (400:400:400))
        (PORT datad (442:442:442) (382:382:382))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (549:549:549))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (431:431:431))
        (PORT datab (3766:3766:3766) (3252:3252:3252))
        (PORT datac (490:490:490) (418:418:418))
        (PORT datad (402:402:402) (498:498:498))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (555:555:555))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (447:447:447))
        (PORT datab (3754:3754:3754) (3240:3240:3240))
        (PORT datac (441:441:441) (389:389:389))
        (PORT datad (396:396:396) (491:491:491))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (587:587:587))
        (PORT datab (3333:3333:3333) (2876:2876:2876))
        (PORT datac (435:435:435) (380:380:380))
        (PORT datad (459:459:459) (397:397:397))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2151:2151:2151) (2082:2082:2082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (515:515:515))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (444:444:444))
        (PORT datab (3756:3756:3756) (3242:3242:3242))
        (PORT datac (487:487:487) (414:414:414))
        (PORT datad (398:398:398) (492:492:492))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (524:524:524))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (544:544:544))
        (PORT datab (3759:3759:3759) (3245:3245:3245))
        (PORT datac (345:345:345) (396:396:396))
        (PORT datad (441:441:441) (379:379:379))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (385:385:385))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (585:585:585))
        (PORT datab (505:505:505) (442:442:442))
        (PORT datac (3286:3286:3286) (2837:2837:2837))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (377:377:377) (377:377:377))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2151:2151:2151) (2082:2082:2082))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (558:558:558))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (432:432:432))
        (PORT datab (3765:3765:3765) (3252:3252:3252))
        (PORT datac (438:438:438) (384:384:384))
        (PORT datad (402:402:402) (497:497:497))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (557:557:557))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (541:541:541))
        (PORT datab (3753:3753:3753) (3239:3239:3239))
        (PORT datac (352:352:352) (404:404:404))
        (PORT datad (478:478:478) (404:404:404))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (522:522:522))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (546:546:546))
        (PORT datab (3763:3763:3763) (3250:3250:3250))
        (PORT datac (339:339:339) (390:390:390))
        (PORT datad (475:475:475) (400:400:400))
        (IOPATH dataa combout (435:435:435) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (539:539:539) (507:507:507))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (546:546:546))
        (PORT datab (3763:3763:3763) (3249:3249:3249))
        (PORT datac (340:340:340) (391:391:391))
        (PORT datad (758:758:758) (619:619:619))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (338:338:338) (393:393:393))
        (PORT datac (299:299:299) (362:362:362))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (526:526:526))
        (PORT datab (330:330:330) (388:388:388))
        (PORT datac (790:790:790) (701:701:701))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (PORT datab (339:339:339) (394:394:394))
        (PORT datac (517:517:517) (499:499:499))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (272:272:272) (279:279:279))
        (PORT datac (486:486:486) (411:411:411))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (547:547:547))
        (PORT datab (3764:3764:3764) (3251:3251:3251))
        (PORT datac (338:338:338) (388:388:388))
        (IOPATH dataa combout (394:394:394) (419:419:419))
        (IOPATH datab combout (400:400:400) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2152:2152:2152) (2083:2083:2083))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2569:2569:2569) (2250:2250:2250))
        (PORT datac (354:354:354) (447:447:447))
        (PORT datad (311:311:311) (372:372:372))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (453:453:453))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (452:452:452))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (416:416:416))
        (PORT datac (364:364:364) (458:458:458))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (457:457:457))
        (PORT datad (309:309:309) (370:370:370))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (447:447:447))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (418:418:418))
        (PORT datac (364:364:364) (459:459:459))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (408:408:408))
        (PORT datac (366:366:366) (461:461:461))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (456:456:456))
        (PORT datad (506:506:506) (499:499:499))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (409:409:409))
        (PORT datac (368:368:368) (462:462:462))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2068:2068:2068))
        (PORT ena (967:967:967) (936:936:936))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|delayed_unxrx_in_processxx3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2137:2137:2137))
        (PORT asdata (1305:1305:1305) (1242:1242:1242))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (545:545:545))
        (PORT datab (921:921:921) (852:852:852))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (295:295:295))
        (PORT datad (246:246:246) (263:263:263))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (795:795:795))
        (PORT datab (886:886:886) (752:752:752))
        (PORT datac (892:892:892) (782:782:782))
        (PORT datad (806:806:806) (703:703:703))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (282:282:282))
        (PORT datab (1181:1181:1181) (971:971:971))
        (PORT datac (1139:1139:1139) (974:974:974))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_char_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (469:469:469))
        (PORT datab (892:892:892) (823:823:823))
        (PORT datac (892:892:892) (782:782:782))
        (PORT datad (814:814:814) (695:695:695))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|got_new_char\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (577:577:577) (567:567:567))
        (PORT datac (1188:1188:1188) (1006:1006:1006))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (547:547:547))
        (PORT datab (310:310:310) (324:324:324))
        (PORT datad (258:258:258) (270:270:270))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (593:593:593))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (305:305:305) (373:373:373))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (349:349:349) (407:407:407))
        (PORT datac (305:305:305) (373:373:373))
        (PORT datad (306:306:306) (365:365:365))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (542:542:542))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (306:306:306) (373:373:373))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (581:581:581) (572:572:572))
        (PORT datac (1187:1187:1187) (1005:1005:1005))
        (PORT datad (884:884:884) (808:808:808))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (766:766:766))
        (PORT datab (303:303:303) (317:317:317))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|framing_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_rd_strobe_onset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (746:746:746))
        (PORT datac (842:842:842) (718:718:718))
        (PORT datad (822:822:822) (743:743:743))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1312:1312:1312))
        (PORT datab (1242:1242:1242) (1081:1081:1081))
        (PORT datac (1953:1953:1953) (1716:1716:1716))
        (PORT datad (850:850:850) (784:784:784))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_wr_strobe_onset\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (821:821:821))
        (PORT datab (269:269:269) (277:277:277))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (1119:1119:1119) (928:928:928))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (775:775:775))
        (PORT datad (2012:2012:2012) (1792:1792:1792))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (821:821:821))
        (PORT datab (890:890:890) (822:822:822))
        (PORT datac (1378:1378:1378) (1138:1138:1138))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1783:1783:1783) (1632:1632:1632))
        (PORT datad (2010:2010:2010) (1790:1790:1790))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2074:2074:2074) (1831:1831:1831))
        (PORT datad (1563:1563:1563) (1355:1355:1355))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT asdata (653:653:653) (666:666:666))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1066:1066:1066))
        (PORT datad (2011:2011:2011) (1792:1792:1792))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|always4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (396:396:396))
        (PORT datad (787:787:787) (630:630:630))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1306:1306:1306) (1215:1215:1215))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1307:1307:1307) (1216:1216:1216))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (383:383:383))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1307:1307:1307) (1217:1217:1217))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (393:393:393))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (383:383:383))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1309:1309:1309) (1220:1220:1220))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (384:384:384))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1312:1312:1312) (1223:1223:1223))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (326:326:326) (384:384:384))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (282:282:282) (348:348:348))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1312:1312:1312) (1223:1223:1223))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (391:391:391))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1313:1313:1313) (1224:1224:1224))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1314:1314:1314) (1226:1226:1226))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (284:284:284) (351:351:351))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_rate_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2054:2054:2054))
        (PORT sload (1166:1166:1166) (1146:1146:1146))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (432:432:432))
        (PORT datab (541:541:541) (450:450:450))
        (PORT datac (488:488:488) (414:414:414))
        (PORT datad (515:515:515) (505:505:505))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|baud_clk_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (432:432:432))
        (PORT datad (295:295:295) (358:358:358))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2075:2075:2075) (1832:1832:1832))
        (PORT datac (880:880:880) (816:816:816))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT asdata (653:653:653) (666:666:666))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (867:867:867))
        (PORT datac (941:941:941) (908:908:908))
        (PORT datad (869:869:869) (800:800:800))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (401:401:401))
        (PORT datac (324:324:324) (396:396:396))
        (PORT datad (247:247:247) (262:262:262))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (944:944:944))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (874:874:874) (808:808:808))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (919:919:919) (845:845:845))
        (PORT datac (942:942:942) (908:908:908))
        (PORT datad (287:287:287) (345:345:345))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (942:942:942))
        (PORT datac (541:541:541) (518:518:518))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (987:987:987) (942:942:942))
        (PORT datac (906:906:906) (823:823:823))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (988:988:988) (942:942:942))
        (PORT datac (849:849:849) (783:783:783))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1167:1167:1167) (1040:1040:1040))
        (PORT datad (2007:2007:2007) (1787:1787:1787))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (946:946:946))
        (PORT datac (288:288:288) (355:355:355))
        (PORT datad (1503:1503:1503) (1306:1306:1306))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2012:2012:2012) (1768:1768:1768))
        (PORT datac (820:820:820) (733:733:733))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT asdata (1519:1519:1519) (1319:1319:1319))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (945:945:945))
        (PORT datac (284:284:284) (351:351:351))
        (PORT datad (1188:1188:1188) (1040:1040:1040))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (PORT ena (1580:1580:1580) (1430:1430:1430))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1068:1068:1068))
        (PORT datac (324:324:324) (397:397:397))
        (PORT datad (293:293:293) (356:356:356))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (297:297:297))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (864:864:864))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (282:282:282) (347:347:347))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|WideOr0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1067:1067:1067))
        (PORT datab (842:842:842) (737:737:737))
        (PORT datac (286:286:286) (352:352:352))
        (PORT datad (875:875:875) (746:746:746))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (296:296:296))
        (PORT datac (873:873:873) (822:822:822))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|do_load_shifter\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (856:856:856))
        (PORT datad (486:486:486) (416:416:416))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (481:481:481))
        (PORT datab (545:545:545) (456:456:456))
        (PORT datad (314:314:314) (376:376:376))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_overrun\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (759:759:759))
        (PORT datab (310:310:310) (323:323:323))
        (PORT datad (258:258:258) (270:270:270))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|break_detect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|status_reg\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (584:584:584))
        (PORT datab (605:605:605) (569:569:569))
        (PORT datac (290:290:290) (358:358:358))
        (PORT datad (512:512:512) (504:504:504))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (844:844:844))
        (PORT datab (921:921:921) (808:808:808))
        (PORT datac (903:903:903) (835:835:835))
        (PORT datad (239:239:239) (250:250:250))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT asdata (1920:1920:1920) (1711:1711:1711))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_003\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (523:523:523))
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (838:838:838) (728:728:728))
        (PORT datac (839:839:839) (730:730:730))
        (PORT datad (1454:1454:1454) (1219:1219:1219))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1412:1412:1412))
        (PORT datab (1632:1632:1632) (1490:1490:1490))
        (PORT datad (437:437:437) (373:373:373))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1766:1766:1766))
        (PORT datab (1339:1339:1339) (1206:1206:1206))
        (PORT datac (1246:1246:1246) (1142:1142:1142))
        (PORT datad (1630:1630:1630) (1397:1397:1397))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2619:2619:2619))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT ena (9330:9330:9330) (10464:10464:10464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4215:4215:4215))
        (PORT d[1] (7509:7509:7509) (6479:6479:6479))
        (PORT d[2] (8143:8143:8143) (7343:7343:7343))
        (PORT d[3] (8067:8067:8067) (7249:7249:7249))
        (PORT d[4] (5731:5731:5731) (4881:4881:4881))
        (PORT d[5] (5098:5098:5098) (4368:4368:4368))
        (PORT d[6] (5349:5349:5349) (4584:4584:4584))
        (PORT d[7] (3528:3528:3528) (3201:3201:3201))
        (PORT d[8] (4417:4417:4417) (4008:4008:4008))
        (PORT d[9] (4857:4857:4857) (4336:4336:4336))
        (PORT d[10] (5277:5277:5277) (4686:4686:4686))
        (PORT d[11] (6280:6280:6280) (5820:5820:5820))
        (PORT d[12] (5164:5164:5164) (4414:4414:4414))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (9326:9326:9326) (10460:10460:10460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5279:5279:5279))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (9326:9326:9326) (10460:10460:10460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4236:4236:4236))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT ena (9330:9330:9330) (10464:10464:10464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT d[0] (9330:9330:9330) (10464:10464:10464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2730:2730:2730))
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT ena (10802:10802:10802) (12083:12083:12083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (3802:3802:3802))
        (PORT d[1] (9090:9090:9090) (7895:7895:7895))
        (PORT d[2] (10057:10057:10057) (9042:9042:9042))
        (PORT d[3] (10436:10436:10436) (9334:9334:9334))
        (PORT d[4] (7676:7676:7676) (6623:6623:6623))
        (PORT d[5] (2937:2937:2937) (2424:2424:2424))
        (PORT d[6] (7938:7938:7938) (7063:7063:7063))
        (PORT d[7] (3316:3316:3316) (3010:3010:3010))
        (PORT d[8] (7001:7001:7001) (6258:6258:6258))
        (PORT d[9] (4466:4466:4466) (3975:3975:3975))
        (PORT d[10] (6396:6396:6396) (5676:5676:5676))
        (PORT d[11] (6171:6171:6171) (5570:5570:5570))
        (PORT d[12] (7255:7255:7255) (6263:6263:6263))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (10798:10798:10798) (12079:12079:12079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5341:5341:5341) (4852:4852:4852))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (10798:10798:10798) (12079:12079:12079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2222:2222:2222))
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT ena (10802:10802:10802) (12083:12083:12083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2495:2495:2495))
        (PORT d[0] (10802:10802:10802) (12083:12083:12083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1760:1760:1760))
        (PORT datab (1288:1288:1288) (1174:1174:1174))
        (PORT datac (2976:2976:2976) (2501:2501:2501))
        (PORT datad (1822:1822:1822) (1580:1580:1580))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4231:4231:4231))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (8791:8791:8791) (9687:9687:9687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5291:5291:5291) (4607:4607:4607))
        (PORT d[1] (7447:7447:7447) (6610:6610:6610))
        (PORT d[2] (8579:8579:8579) (7563:7563:7563))
        (PORT d[3] (5754:5754:5754) (4930:4930:4930))
        (PORT d[4] (9669:9669:9669) (8637:8637:8637))
        (PORT d[5] (4459:4459:4459) (3858:3858:3858))
        (PORT d[6] (6773:6773:6773) (5993:5993:5993))
        (PORT d[7] (4549:4549:4549) (4242:4242:4242))
        (PORT d[8] (5844:5844:5844) (5246:5246:5246))
        (PORT d[9] (5345:5345:5345) (4800:4800:4800))
        (PORT d[10] (6220:6220:6220) (5633:5633:5633))
        (PORT d[11] (8258:8258:8258) (7438:7438:7438))
        (PORT d[12] (6900:6900:6900) (5972:5972:5972))
        (PORT clk (2470:2470:2470) (2496:2496:2496))
        (PORT ena (8787:8787:8787) (9683:9683:9683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4027:4027:4027))
        (PORT clk (2470:2470:2470) (2496:2496:2496))
        (PORT ena (8787:8787:8787) (9683:9683:9683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (3875:3875:3875))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (8791:8791:8791) (9687:9687:9687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT d[0] (8791:8791:8791) (9687:9687:9687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3387:3387:3387))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (8627:8627:8627) (9579:9579:9579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (4686:4686:4686))
        (PORT d[1] (5438:5438:5438) (4736:4736:4736))
        (PORT d[2] (8007:8007:8007) (7154:7154:7154))
        (PORT d[3] (4839:4839:4839) (4181:4181:4181))
        (PORT d[4] (4503:4503:4503) (3915:3915:3915))
        (PORT d[5] (8203:8203:8203) (6966:6966:6966))
        (PORT d[6] (3763:3763:3763) (3285:3285:3285))
        (PORT d[7] (3583:3583:3583) (3297:3297:3297))
        (PORT d[8] (5062:5062:5062) (4532:4532:4532))
        (PORT d[9] (5143:5143:5143) (4554:4554:4554))
        (PORT d[10] (6488:6488:6488) (5811:5811:5811))
        (PORT d[11] (6755:6755:6755) (6308:6308:6308))
        (PORT d[12] (8267:8267:8267) (7282:7282:7282))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (8623:8623:8623) (9575:9575:9575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7705:7705:7705) (6950:6950:6950))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (8623:8623:8623) (9575:9575:9575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (4858:4858:4858))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (8627:8627:8627) (9579:9579:9579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT d[0] (8627:8627:8627) (9579:9579:9579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2700:2700:2700) (2345:2345:2345))
        (PORT datab (1289:1289:1289) (1175:1175:1175))
        (PORT datac (1954:1954:1954) (1708:1708:1708))
        (PORT datad (1904:1904:1904) (1718:1718:1718))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1205:1205:1205))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3514:3514:3514))
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT ena (8793:8793:8793) (9689:9689:9689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (3615:3615:3615))
        (PORT d[1] (7133:7133:7133) (6339:6339:6339))
        (PORT d[2] (7781:7781:7781) (6855:6855:6855))
        (PORT d[3] (5018:5018:5018) (4288:4288:4288))
        (PORT d[4] (8861:8861:8861) (7905:7905:7905))
        (PORT d[5] (4524:4524:4524) (3903:3903:3903))
        (PORT d[6] (6340:6340:6340) (5613:5613:5613))
        (PORT d[7] (3814:3814:3814) (3584:3584:3584))
        (PORT d[8] (5061:5061:5061) (4540:4540:4540))
        (PORT d[9] (4538:4538:4538) (4079:4079:4079))
        (PORT d[10] (6580:6580:6580) (5931:5931:5931))
        (PORT d[11] (7143:7143:7143) (6484:6484:6484))
        (PORT d[12] (6882:6882:6882) (5944:5944:5944))
        (PORT clk (2483:2483:2483) (2507:2507:2507))
        (PORT ena (8789:8789:8789) (9685:9685:9685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5764:5764:5764) (5417:5417:5417))
        (PORT clk (2483:2483:2483) (2507:2507:2507))
        (PORT ena (8789:8789:8789) (9685:9685:9685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4239:4239:4239))
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT ena (8793:8793:8793) (9689:9689:9689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT d[0] (8793:8793:8793) (9689:9689:9689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3301:3301:3301))
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT ena (9615:9615:9615) (10795:10795:10795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (4478:4478:4478))
        (PORT d[1] (7218:7218:7218) (6241:6241:6241))
        (PORT d[2] (8095:8095:8095) (7305:7305:7305))
        (PORT d[3] (8440:8440:8440) (7576:7576:7576))
        (PORT d[4] (6130:6130:6130) (5239:5239:5239))
        (PORT d[5] (4722:4722:4722) (4034:4034:4034))
        (PORT d[6] (6740:6740:6740) (6017:6017:6017))
        (PORT d[7] (3656:3656:3656) (3322:3322:3322))
        (PORT d[8] (4810:4810:4810) (4353:4353:4353))
        (PORT d[9] (5254:5254:5254) (4692:4692:4692))
        (PORT d[10] (4870:4870:4870) (4327:4327:4327))
        (PORT d[11] (6756:6756:6756) (6245:6245:6245))
        (PORT d[12] (5234:5234:5234) (4484:4484:4484))
        (PORT clk (2469:2469:2469) (2500:2500:2500))
        (PORT ena (9611:9611:9611) (10791:10791:10791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6675:6675:6675) (5895:5895:5895))
        (PORT clk (2469:2469:2469) (2500:2500:2500))
        (PORT ena (9611:9611:9611) (10791:10791:10791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (4435:4435:4435))
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT ena (9615:9615:9615) (10795:10795:10795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT d[0] (9615:9615:9615) (10795:10795:10795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3020:3020:3020))
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT ena (8649:8649:8649) (9623:9623:9623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4345:4345:4345))
        (PORT d[1] (6254:6254:6254) (5456:5456:5456))
        (PORT d[2] (8037:8037:8037) (7188:7188:7188))
        (PORT d[3] (4849:4849:4849) (4193:4193:4193))
        (PORT d[4] (6741:6741:6741) (5916:5916:5916))
        (PORT d[5] (7793:7793:7793) (6600:6600:6600))
        (PORT d[6] (4174:4174:4174) (3664:3664:3664))
        (PORT d[7] (4365:4365:4365) (3979:3979:3979))
        (PORT d[8] (4379:4379:4379) (3968:3968:3968))
        (PORT d[9] (4719:4719:4719) (4182:4182:4182))
        (PORT d[10] (6125:6125:6125) (5490:5490:5490))
        (PORT d[11] (6330:6330:6330) (5927:5927:5927))
        (PORT d[12] (7528:7528:7528) (6629:6629:6629))
        (PORT clk (2489:2489:2489) (2514:2514:2514))
        (PORT ena (8645:8645:8645) (9619:9619:9619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4073:4073:4073))
        (PORT clk (2489:2489:2489) (2514:2514:2514))
        (PORT ena (8645:8645:8645) (9619:9619:9619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (4503:4503:4503))
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT ena (8649:8649:8649) (9623:9623:9623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (PORT d[0] (8649:8649:8649) (9623:9623:9623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2513:2513:2513))
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT ena (10069:10069:10069) (11276:11276:11276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4177:4177:4177))
        (PORT d[1] (8257:8257:8257) (7155:7155:7155))
        (PORT d[2] (8901:8901:8901) (8040:8040:8040))
        (PORT d[3] (9701:9701:9701) (8687:8687:8687))
        (PORT d[4] (6903:6903:6903) (5934:5934:5934))
        (PORT d[5] (5095:5095:5095) (4359:4359:4359))
        (PORT d[6] (6781:6781:6781) (6027:6027:6027))
        (PORT d[7] (2856:2856:2856) (2605:2605:2605))
        (PORT d[8] (5857:5857:5857) (5239:5239:5239))
        (PORT d[9] (4096:4096:4096) (3657:3657:3657))
        (PORT d[10] (5659:5659:5659) (5029:5029:5029))
        (PORT d[11] (7506:7506:7506) (6906:6906:6906))
        (PORT d[12] (6409:6409:6409) (5515:5515:5515))
        (PORT clk (2426:2426:2426) (2457:2457:2457))
        (PORT ena (10065:10065:10065) (11272:11272:11272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6036:6036:6036) (5418:5418:5418))
        (PORT clk (2426:2426:2426) (2457:2457:2457))
        (PORT ena (10065:10065:10065) (11272:11272:11272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (4909:4909:4909))
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT ena (10069:10069:10069) (11276:11276:11276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT d[0] (10069:10069:10069) (11276:11276:11276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1759:1759:1759))
        (PORT datab (1288:1288:1288) (1173:1173:1173))
        (PORT datac (2682:2682:2682) (2478:2478:2478))
        (PORT datad (2252:2252:2252) (1981:1981:1981))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1768:1768:1768))
        (PORT datab (3662:3662:3662) (3197:3197:3197))
        (PORT datac (2674:2674:2674) (2239:2239:2239))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (2986:2986:2986))
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT ena (7076:7076:7076) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (1910:1910:1910))
        (PORT d[1] (7888:7888:7888) (6993:6993:6993))
        (PORT d[2] (8377:8377:8377) (7483:7483:7483))
        (PORT d[3] (3051:3051:3051) (2650:2650:2650))
        (PORT d[4] (6726:6726:6726) (5904:5904:5904))
        (PORT d[5] (2528:2528:2528) (2235:2235:2235))
        (PORT d[6] (7061:7061:7061) (6178:6178:6178))
        (PORT d[7] (5607:5607:5607) (5068:5068:5068))
        (PORT d[8] (5379:5379:5379) (4768:4768:4768))
        (PORT d[9] (3737:3737:3737) (3291:3291:3291))
        (PORT d[10] (2903:2903:2903) (2495:2495:2495))
        (PORT d[11] (6660:6660:6660) (5957:5957:5957))
        (PORT d[12] (7770:7770:7770) (6787:6787:6787))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (7072:7072:7072) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4895:4895:4895) (4573:4573:4573))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (7072:7072:7072) (7816:7816:7816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (5150:5150:5150))
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT ena (7076:7076:7076) (7820:7820:7820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT d[0] (7076:7076:7076) (7820:7820:7820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3057:3057:3057))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (PORT ena (8605:8605:8605) (9574:9574:9574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4301:4301:4301))
        (PORT d[1] (6209:6209:6209) (5413:5413:5413))
        (PORT d[2] (7998:7998:7998) (7153:7153:7153))
        (PORT d[3] (4835:4835:4835) (4176:4176:4176))
        (PORT d[4] (6703:6703:6703) (5883:5883:5883))
        (PORT d[5] (7832:7832:7832) (6635:6635:6635))
        (PORT d[6] (4169:4169:4169) (3654:3654:3654))
        (PORT d[7] (4688:4688:4688) (4265:4265:4265))
        (PORT d[8] (4353:4353:4353) (3940:3940:3940))
        (PORT d[9] (4769:4769:4769) (4226:4226:4226))
        (PORT d[10] (6126:6126:6126) (5491:5491:5491))
        (PORT d[11] (6345:6345:6345) (5944:5944:5944))
        (PORT d[12] (8344:8344:8344) (7330:7330:7330))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (8601:8601:8601) (9570:9570:9570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5660:5660:5660) (4872:4872:4872))
        (PORT clk (2487:2487:2487) (2512:2512:2512))
        (PORT ena (8601:8601:8601) (9570:9570:9570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4207:4207:4207))
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (PORT ena (8605:8605:8605) (9574:9574:9574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (PORT d[0] (8605:8605:8605) (9574:9574:9574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3747:3747:3747))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (8983:8983:8983) (9970:9970:9970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (5035:5035:5035))
        (PORT d[1] (6582:6582:6582) (5702:5702:5702))
        (PORT d[2] (8038:8038:8038) (7179:7179:7179))
        (PORT d[3] (5594:5594:5594) (4854:4854:4854))
        (PORT d[4] (4945:4945:4945) (4317:4317:4317))
        (PORT d[5] (3811:3811:3811) (3265:3265:3265))
        (PORT d[6] (2964:2964:2964) (2563:2563:2563))
        (PORT d[7] (5446:5446:5446) (4943:4943:4943))
        (PORT d[8] (5783:5783:5783) (5185:5185:5185))
        (PORT d[9] (3643:3643:3643) (3200:3200:3200))
        (PORT d[10] (3304:3304:3304) (2844:2844:2844))
        (PORT d[11] (2810:2810:2810) (2477:2477:2477))
        (PORT d[12] (4876:4876:4876) (4155:4155:4155))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (8979:8979:8979) (9966:9966:9966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (3573:3573:3573))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (8979:8979:8979) (9966:9966:9966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (5235:5235:5235))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (8983:8983:8983) (9970:9970:9970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT d[0] (8983:8983:8983) (9970:9970:9970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3026:3026:3026))
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (PORT ena (8350:8350:8350) (9267:9267:9267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2617:2617:2617))
        (PORT d[1] (7469:7469:7469) (6622:6622:6622))
        (PORT d[2] (8008:8008:8008) (7148:7148:7148))
        (PORT d[3] (4600:4600:4600) (4006:4006:4006))
        (PORT d[4] (6815:6815:6815) (5985:5985:5985))
        (PORT d[5] (3317:3317:3317) (2950:2950:2950))
        (PORT d[6] (6301:6301:6301) (5499:5499:5499))
        (PORT d[7] (4395:4395:4395) (3992:3992:3992))
        (PORT d[8] (4643:4643:4643) (4116:4116:4116))
        (PORT d[9] (4511:4511:4511) (4005:4005:4005))
        (PORT d[10] (5812:5812:5812) (5271:5271:5271))
        (PORT d[11] (6984:6984:6984) (6281:6281:6281))
        (PORT d[12] (6995:6995:6995) (6079:6079:6079))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (8346:8346:8346) (9263:9263:9263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7596:7596:7596) (6857:6857:6857))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (8346:8346:8346) (9263:9263:9263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5037:5037:5037) (4472:4472:4472))
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (PORT ena (8350:8350:8350) (9267:9267:9267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (PORT d[0] (8350:8350:8350) (9267:9267:9267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1762:1762:1762))
        (PORT datab (1289:1289:1289) (1174:1174:1174))
        (PORT datac (1843:1843:1843) (1599:1599:1599))
        (PORT datad (3088:3088:3088) (2778:2778:2778))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1755:1755:1755))
        (PORT datab (2448:2448:2448) (2030:2030:2030))
        (PORT datac (2528:2528:2528) (2187:2187:2187))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4483:4483:4483) (4048:4048:4048))
        (PORT datab (1343:1343:1343) (1210:1210:1210))
        (PORT datac (228:228:228) (244:244:244))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[8\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (4438:4438:4438) (4007:4007:4007))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (1305:1305:1305) (1095:1095:1095))
        (PORT datac (1533:1533:1533) (1273:1273:1273))
        (PORT datad (236:236:236) (248:248:248))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2128:2128:2128))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (1617:1617:1617) (1476:1476:1476))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2170:2170:2170) (1956:1956:1956))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (993:993:993))
        (PORT datab (1496:1496:1496) (1319:1319:1319))
        (PORT datad (828:828:828) (694:694:694))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (992:992:992))
        (PORT datab (1216:1216:1216) (1200:1200:1200))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2682:2682:2682) (2368:2368:2368))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1647:1647:1647) (1423:1423:1423))
        (PORT datab (842:842:842) (714:714:714))
        (PORT datad (1419:1419:1419) (1129:1129:1129))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1529:1529:1529))
        (PORT datab (1128:1128:1128) (940:940:940))
        (PORT datad (777:777:777) (669:669:669))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2205:2205:2205) (1925:1925:1925))
        (PORT datab (1158:1158:1158) (954:954:954))
        (PORT datad (823:823:823) (687:687:687))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1293:1293:1293) (1142:1142:1142))
        (PORT clrn (2137:2137:2137) (2070:2070:2070))
        (PORT sload (1825:1825:1825) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1265:1265:1265))
        (PORT datab (1222:1222:1222) (1076:1076:1076))
        (PORT datac (899:899:899) (796:796:796))
        (PORT datad (893:893:893) (851:851:851))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (634:634:634))
        (PORT datab (2079:2079:2079) (1873:1873:1873))
        (PORT datad (1076:1076:1076) (892:892:892))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (850:850:850))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (884:884:884))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1509:1509:1509) (1271:1271:1271))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1602:1602:1602) (1378:1378:1378))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (352:352:352))
        (PORT datab (1607:1607:1607) (1419:1419:1419))
        (PORT datac (1126:1126:1126) (923:923:923))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (794:794:794))
        (PORT datab (1535:1535:1535) (1279:1279:1279))
        (PORT datac (1540:1540:1540) (1325:1325:1325))
        (PORT datad (879:879:879) (835:835:835))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2074:2074:2074))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (708:708:708))
        (PORT datab (1557:1557:1557) (1381:1381:1381))
        (PORT datad (710:710:710) (579:579:579))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1198:1198:1198) (1070:1070:1070))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1864:1864:1864) (1613:1613:1613))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (709:709:709))
        (PORT datab (1790:1790:1790) (1543:1543:1543))
        (PORT datad (768:768:768) (618:618:618))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1834:1834:1834) (1576:1576:1576))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (1832:1832:1832))
        (PORT datab (1139:1139:1139) (984:984:984))
        (PORT datac (1521:1521:1521) (1284:1284:1284))
        (PORT datad (1559:1559:1559) (1386:1386:1386))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2044:2044:2044) (1786:1786:1786))
        (PORT datab (1175:1175:1175) (1015:1015:1015))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1024:1024:1024))
        (PORT datab (1669:1669:1669) (1441:1441:1441))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1121:1121:1121))
        (PORT datab (1121:1121:1121) (955:955:955))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1055:1055:1055))
        (PORT datab (801:801:801) (730:730:730))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1141:1141:1141))
        (PORT datab (849:849:849) (754:754:754))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (759:759:759))
        (PORT datab (1129:1129:1129) (1072:1072:1072))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (794:794:794))
        (PORT datab (1144:1144:1144) (1086:1086:1086))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (1969:1969:1969))
        (PORT datab (2110:2110:2110) (1847:1847:1847))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1051:1051:1051))
        (PORT datab (1726:1726:1726) (1643:1643:1643))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1600:1600:1600))
        (PORT datab (1213:1213:1213) (1070:1070:1070))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (821:821:821))
        (PORT datab (1691:1691:1691) (1559:1559:1559))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2113:2113:2113))
        (PORT datab (1458:1458:1458) (1306:1306:1306))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (1875:1875:1875))
        (PORT datab (1811:1811:1811) (1612:1612:1612))
        (PORT datad (1089:1089:1089) (932:932:932))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1219:1219:1219) (1080:1080:1080))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (585:585:585))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (550:550:550) (536:536:536))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1447:1447:1447) (1256:1256:1256))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (997:997:997))
        (PORT datab (1370:1370:1370) (1228:1228:1228))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (814:814:814))
        (PORT datab (1641:1641:1641) (1428:1428:1428))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (995:995:995))
        (PORT datab (1191:1191:1191) (1151:1151:1151))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (792:792:792))
        (PORT datab (1193:1193:1193) (1062:1062:1062))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (985:985:985))
        (PORT datab (1101:1101:1101) (1072:1072:1072))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1055:1055:1055))
        (PORT datab (1205:1205:1205) (1036:1036:1036))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1073:1073:1073))
        (PORT datab (930:930:930) (820:820:820))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (1969:1969:1969))
        (PORT datab (1270:1270:1270) (1114:1114:1114))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1255:1255:1255))
        (PORT datab (2316:2316:2316) (2125:2125:2125))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1609:1609:1609))
        (PORT datab (1287:1287:1287) (1131:1131:1131))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2334:2334:2334))
        (PORT datab (889:889:889) (801:801:801))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1312:1312:1312))
        (PORT datab (852:852:852) (773:773:773))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1678:1678:1678))
        (PORT datab (1169:1169:1169) (1059:1059:1059))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1223:1223:1223))
        (PORT datab (1814:1814:1814) (1463:1463:1463))
        (PORT datad (2177:2177:2177) (1826:1826:1826))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1165:1165:1165) (1033:1033:1033))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (740:740:740))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1531:1531:1531) (1318:1318:1318))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1137:1137:1137))
        (PORT datab (1212:1212:1212) (1075:1075:1075))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1088:1088:1088))
        (PORT datab (1203:1203:1203) (1151:1151:1151))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1290:1290:1290))
        (PORT datab (1114:1114:1114) (1093:1093:1093))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1240:1240:1240))
        (PORT datab (1726:1726:1726) (1644:1644:1644))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1381:1381:1381))
        (PORT datab (1973:1973:1973) (1749:1749:1749))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1191:1191:1191))
        (PORT datab (923:923:923) (857:857:857))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1085:1085:1085))
        (PORT datab (1271:1271:1271) (1114:1114:1114))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1155:1155:1155))
        (PORT datab (1546:1546:1546) (1350:1350:1350))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1651:1651:1651))
        (PORT datab (1805:1805:1805) (1513:1513:1513))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (1871:1871:1871))
        (PORT datab (1059:1059:1059) (1033:1033:1033))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1400:1400:1400))
        (PORT datab (1221:1221:1221) (1102:1102:1102))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1662:1662:1662))
        (PORT datab (863:863:863) (709:709:709))
        (PORT datad (702:702:702) (584:584:584))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1279:1279:1279) (1155:1155:1155))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1932:1932:1932) (1674:1674:1674))
        (PORT datab (823:823:823) (731:731:731))
        (PORT datad (772:772:772) (630:630:630))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (838:838:838))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (530:530:530))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (752:752:752))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1100:1100:1100))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1537:1537:1537) (1351:1351:1351))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1203:1203:1203) (1057:1057:1057))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1604:1604:1604) (1385:1385:1385))
        (PORT clrn (2137:2137:2137) (2070:2070:2070))
        (PORT sload (1825:1825:1825) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1160:1160:1160))
        (PORT datab (1378:1378:1378) (1249:1249:1249))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (1951:1951:1951))
        (PORT datac (870:870:870) (738:738:738))
        (PORT datad (1335:1335:1335) (1195:1195:1195))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (441:441:441))
        (PORT datab (1546:1546:1546) (1383:1383:1383))
        (PORT datac (260:260:260) (286:286:286))
        (PORT datad (1501:1501:1501) (1318:1318:1318))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (910:910:910))
        (PORT datab (323:323:323) (334:334:334))
        (PORT datac (1501:1501:1501) (1310:1310:1310))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (PORT ena (1586:1586:1586) (1457:1457:1457))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (539:539:539))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1198:1198:1198) (1072:1072:1072))
        (PORT clrn (2137:2137:2137) (2070:2070:2070))
        (PORT sload (1825:1825:1825) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (856:856:856))
        (PORT datab (1320:1320:1320) (1219:1219:1219))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (904:904:904))
        (PORT datab (1960:1960:1960) (1731:1731:1731))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1123:1123:1123))
        (PORT datab (1564:1564:1564) (1322:1322:1322))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1299:1299:1299))
        (PORT datab (1510:1510:1510) (1292:1292:1292))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1136:1136:1136))
        (PORT datab (1816:1816:1816) (1530:1530:1530))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1076:1076:1076))
        (PORT datab (1617:1617:1617) (1371:1371:1371))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1338:1338:1338))
        (PORT datab (1360:1360:1360) (1213:1213:1213))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1666:1666:1666))
        (PORT datab (1234:1234:1234) (1102:1102:1102))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1375:1375:1375))
        (PORT datab (1533:1533:1533) (1336:1336:1336))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1339:1339:1339))
        (PORT datab (1268:1268:1268) (1104:1104:1104))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1311:1311:1311))
        (PORT datab (1118:1118:1118) (1091:1091:1091))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1121:1121:1121))
        (PORT datab (1546:1546:1546) (1329:1329:1329))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (305:305:305))
        (PORT datab (1101:1101:1101) (992:992:992))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1093:1093:1093))
        (PORT datab (894:894:894) (838:838:838))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1138:1138:1138))
        (PORT datab (1975:1975:1975) (1765:1765:1765))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1076:1076:1076))
        (PORT datab (1574:1574:1574) (1327:1327:1327))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (1927:1927:1927))
        (PORT datab (901:901:901) (830:830:830))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1312:1312:1312))
        (PORT datab (955:955:955) (872:872:872))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1405:1405:1405))
        (PORT datab (1548:1548:1548) (1333:1333:1333))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2381:2381:2381) (2041:2041:2041))
        (PORT datab (1315:1315:1315) (1142:1142:1142))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1112:1112:1112))
        (PORT datab (1935:1935:1935) (1722:1722:1722))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1310:1310:1310))
        (PORT datab (1265:1265:1265) (1100:1100:1100))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1173:1173:1173))
        (PORT datab (2101:2101:2101) (1776:1776:1776))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1141:1141:1141))
        (PORT datab (2076:2076:2076) (1816:1816:1816))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1538:1538:1538))
        (PORT datab (880:880:880) (744:744:744))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (815:815:815))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (469:469:469) (418:418:418))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[31\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1940:1940:1940) (1671:1671:1671))
        (PORT datac (971:971:971) (921:921:921))
        (PORT datad (853:853:853) (724:724:724))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[31\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1078:1078:1078))
        (PORT datab (343:343:343) (369:369:369))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (1328:1328:1328) (1204:1204:1204))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1421:1421:1421))
        (PORT datab (944:944:944) (865:865:865))
        (PORT datad (1273:1273:1273) (1189:1189:1189))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1593:1593:1593) (1467:1467:1467))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (PORT sclr (1494:1494:1494) (1434:1434:1434))
        (PORT sload (1634:1634:1634) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (815:815:815))
        (PORT datab (1437:1437:1437) (1223:1223:1223))
        (PORT datac (1654:1654:1654) (1477:1477:1477))
        (PORT datad (808:808:808) (691:691:691))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (487:487:487))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (818:818:818) (702:702:702))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[30\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1934:1934:1934) (1664:1664:1664))
        (PORT datac (980:980:980) (932:932:932))
        (PORT datad (773:773:773) (666:666:666))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1474:1474:1474))
        (PORT datab (344:344:344) (370:370:370))
        (PORT datac (1180:1180:1180) (1048:1048:1048))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[29\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1203:1203:1203))
        (PORT datab (556:556:556) (455:455:455))
        (PORT datac (1311:1311:1311) (1151:1151:1151))
        (PORT datad (1313:1313:1313) (1204:1204:1204))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (817:817:817))
        (PORT datab (520:520:520) (465:465:465))
        (PORT datac (1394:1394:1394) (1170:1170:1170))
        (PORT datad (1195:1195:1195) (1061:1061:1061))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (1978:1978:1978))
        (PORT datab (1557:1557:1557) (1377:1377:1377))
        (PORT datac (830:830:830) (714:714:714))
        (PORT datad (1136:1136:1136) (965:965:965))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[29\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1170:1170:1170))
        (PORT datab (1749:1749:1749) (1567:1567:1567))
        (PORT datac (1657:1657:1657) (1485:1485:1485))
        (PORT datad (2040:2040:2040) (1734:1734:1734))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[29\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (765:765:765))
        (PORT datab (1185:1185:1185) (1011:1011:1011))
        (PORT datac (810:810:810) (651:651:651))
        (PORT datad (778:778:778) (650:650:650))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2073:2073:2073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (865:865:865))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2078:2078:2078))
        (PORT d[1] (2263:2263:2263) (1933:1933:1933))
        (PORT d[2] (2852:2852:2852) (2427:2427:2427))
        (PORT d[3] (4737:4737:4737) (4251:4251:4251))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (11034:11034:11034) (12257:12257:12257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (4959:4959:4959))
        (PORT d[1] (2908:2908:2908) (2489:2489:2489))
        (PORT d[2] (4874:4874:4874) (4258:4258:4258))
        (PORT d[3] (2376:2376:2376) (2043:2043:2043))
        (PORT d[4] (2577:2577:2577) (2200:2200:2200))
        (PORT d[5] (7504:7504:7504) (6643:6643:6643))
        (PORT d[6] (2561:2561:2561) (2178:2178:2178))
        (PORT d[7] (7970:7970:7970) (7310:7310:7310))
        (PORT d[8] (2696:2696:2696) (2306:2306:2306))
        (PORT d[9] (2668:2668:2668) (2327:2327:2327))
        (PORT d[10] (4508:4508:4508) (3942:3942:3942))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (11030:11030:11030) (12253:12253:12253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1748:1748:1748))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (11030:11030:11030) (12253:12253:12253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (3686:3686:3686))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (11034:11034:11034) (12257:12257:12257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT d[0] (11034:11034:11034) (12257:12257:12257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2781:2781:2781) (2426:2426:2426))
        (PORT datab (4451:4451:4451) (4068:4068:4068))
        (PORT datac (4399:4399:4399) (3932:3932:3932))
        (PORT datad (4168:4168:4168) (3680:3680:3680))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2619:2619:2619))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (13362:13362:13362) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4390:4390:4390))
        (PORT d[1] (7721:7721:7721) (6745:6745:6745))
        (PORT d[2] (7176:7176:7176) (6301:6301:6301))
        (PORT d[3] (8499:8499:8499) (7555:7555:7555))
        (PORT d[4] (7747:7747:7747) (6769:6769:6769))
        (PORT d[5] (5439:5439:5439) (4714:4714:4714))
        (PORT d[6] (7210:7210:7210) (6242:6242:6242))
        (PORT d[7] (5887:5887:5887) (5356:5356:5356))
        (PORT d[8] (5860:5860:5860) (5264:5264:5264))
        (PORT d[9] (7212:7212:7212) (6246:6246:6246))
        (PORT d[10] (7143:7143:7143) (6298:6298:6298))
        (PORT d[11] (4050:4050:4050) (3639:3639:3639))
        (PORT d[12] (4322:4322:4322) (3874:3874:3874))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (13358:13358:13358) (14898:14898:14898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4364:4364:4364))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (13358:13358:13358) (14898:14898:14898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6749:6749:6749) (5744:5744:5744))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (13362:13362:13362) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT d[0] (13362:13362:13362) (14902:14902:14902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3236:3236:3236))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (4518:4518:4518) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5661:5661:5661) (5089:5089:5089))
        (PORT d[1] (6424:6424:6424) (5622:5622:5622))
        (PORT d[2] (5832:5832:5832) (5053:5053:5053))
        (PORT d[3] (6562:6562:6562) (5770:5770:5770))
        (PORT d[4] (6368:6368:6368) (5573:5573:5573))
        (PORT d[5] (5928:5928:5928) (5259:5259:5259))
        (PORT d[6] (6239:6239:6239) (5401:5401:5401))
        (PORT d[7] (4829:4829:4829) (4477:4477:4477))
        (PORT d[8] (4773:4773:4773) (4330:4330:4330))
        (PORT d[9] (6342:6342:6342) (5496:5496:5496))
        (PORT d[10] (5893:5893:5893) (5112:5112:5112))
        (PORT d[11] (5846:5846:5846) (5441:5441:5441))
        (PORT d[12] (4659:4659:4659) (4152:4152:4152))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (4514:4514:4514) (4885:4885:4885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (5234:5234:5234))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (4514:4514:4514) (4885:4885:4885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5789:5789:5789) (4989:4989:4989))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (4518:4518:4518) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT d[0] (4518:4518:4518) (4889:4889:4889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1489:1489:1489))
        (PORT datab (2281:2281:2281) (1978:1978:1978))
        (PORT datac (4397:4397:4397) (3931:3931:3931))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (2962:2962:2962))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (4555:4555:4555) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (5525:5525:5525))
        (PORT d[1] (6069:6069:6069) (5314:5314:5314))
        (PORT d[2] (6127:6127:6127) (5298:5298:5298))
        (PORT d[3] (5903:5903:5903) (5244:5244:5244))
        (PORT d[4] (6313:6313:6313) (5542:5542:5542))
        (PORT d[5] (5918:5918:5918) (5245:5245:5245))
        (PORT d[6] (5982:5982:5982) (5198:5198:5198))
        (PORT d[7] (4843:4843:4843) (4494:4494:4494))
        (PORT d[8] (4791:4791:4791) (4342:4342:4342))
        (PORT d[9] (5372:5372:5372) (4662:4662:4662))
        (PORT d[10] (5484:5484:5484) (4759:4759:4759))
        (PORT d[11] (6168:6168:6168) (5692:5692:5692))
        (PORT d[12] (4642:4642:4642) (4142:4142:4142))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (4551:4551:4551) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5962:5962:5962) (5120:5120:5120))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (4551:4551:4551) (4923:4923:4923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (5010:5010:5010))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (4555:4555:4555) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (4555:4555:4555) (4927:4927:4927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3345:3345:3345))
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT ena (7358:7358:7358) (8168:8168:8168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6186:6186:6186) (5568:5568:5568))
        (PORT d[1] (4863:4863:4863) (4239:4239:4239))
        (PORT d[2] (6654:6654:6654) (5802:5802:5802))
        (PORT d[3] (4293:4293:4293) (3787:3787:3787))
        (PORT d[4] (7096:7096:7096) (6196:6196:6196))
        (PORT d[5] (5473:5473:5473) (4795:4795:4795))
        (PORT d[6] (4437:4437:4437) (3838:3838:3838))
        (PORT d[7] (6042:6042:6042) (5573:5573:5573))
        (PORT d[8] (4343:4343:4343) (3931:3931:3931))
        (PORT d[9] (5927:5927:5927) (5194:5194:5194))
        (PORT d[10] (6211:6211:6211) (5402:5402:5402))
        (PORT d[11] (7053:7053:7053) (6526:6526:6526))
        (PORT d[12] (4301:4301:4301) (3789:3789:3789))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT ena (7354:7354:7354) (8164:8164:8164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5034:5034:5034))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT ena (7354:7354:7354) (8164:8164:8164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (5504:5504:5504))
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT ena (7358:7358:7358) (8168:8168:8168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT d[0] (7358:7358:7358) (8168:8168:8168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4452:4452:4452) (3981:3981:3981))
        (PORT datab (4237:4237:4237) (3728:3728:3728))
        (PORT datac (2249:2249:2249) (1948:1948:1948))
        (PORT datad (1137:1137:1137) (974:974:974))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (4228:4228:4228) (3717:3717:3717))
        (PORT datac (4399:4399:4399) (4037:4037:4037))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3279:3279:3279))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT ena (14782:14782:14782) (16484:16484:16484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5579:5579:5579) (5008:5008:5008))
        (PORT d[1] (8213:8213:8213) (7247:7247:7247))
        (PORT d[2] (6583:6583:6583) (5733:5733:5733))
        (PORT d[3] (7247:7247:7247) (6412:6412:6412))
        (PORT d[4] (7232:7232:7232) (6264:6264:6264))
        (PORT d[5] (5657:5657:5657) (4870:4870:4870))
        (PORT d[6] (7554:7554:7554) (6448:6448:6448))
        (PORT d[7] (4054:4054:4054) (3714:3714:3714))
        (PORT d[8] (5150:5150:5150) (4644:4644:4644))
        (PORT d[9] (6665:6665:6665) (5750:5750:5750))
        (PORT d[10] (7459:7459:7459) (6578:6578:6578))
        (PORT d[11] (5400:5400:5400) (4985:4985:4985))
        (PORT d[12] (4742:4742:4742) (4263:4263:4263))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (14778:14778:14778) (16480:16480:16480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3238:3238:3238))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (14778:14778:14778) (16480:16480:16480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7075:7075:7075) (6009:6009:6009))
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT ena (14782:14782:14782) (16484:16484:16484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2517:2517:2517))
        (PORT d[0] (14782:14782:14782) (16484:16484:16484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3104:3104:3104))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (15223:15223:15223) (17260:17260:17260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5659:5659:5659) (5091:5091:5091))
        (PORT d[1] (9374:9374:9374) (8352:8352:8352))
        (PORT d[2] (6690:6690:6690) (5893:5893:5893))
        (PORT d[3] (7643:7643:7643) (6766:6766:6766))
        (PORT d[4] (8717:8717:8717) (7413:7413:7413))
        (PORT d[5] (6164:6164:6164) (5375:5375:5375))
        (PORT d[6] (8489:8489:8489) (7441:7441:7441))
        (PORT d[7] (4503:4503:4503) (4177:4177:4177))
        (PORT d[8] (5115:5115:5115) (4640:4640:4640))
        (PORT d[9] (7766:7766:7766) (6584:6584:6584))
        (PORT d[10] (7488:7488:7488) (6651:6651:6651))
        (PORT d[11] (5559:5559:5559) (5015:5015:5015))
        (PORT d[12] (5215:5215:5215) (4731:4731:4731))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (15219:15219:15219) (17256:17256:17256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7095:7095:7095) (6336:6336:6336))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (15219:15219:15219) (17256:17256:17256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7317:7317:7317) (6088:6088:6088))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (15223:15223:15223) (17260:17260:17260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT d[0] (15223:15223:15223) (17260:17260:17260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3299:3299:3299))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (4217:4217:4217) (4548:4548:4548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6532:6532:6532) (5850:5850:5850))
        (PORT d[1] (5639:5639:5639) (4933:4933:4933))
        (PORT d[2] (5120:5120:5120) (4437:4437:4437))
        (PORT d[3] (5474:5474:5474) (4858:4858:4858))
        (PORT d[4] (5606:5606:5606) (4886:4886:4886))
        (PORT d[5] (6020:6020:6020) (5346:5346:5346))
        (PORT d[6] (6198:6198:6198) (5372:5372:5372))
        (PORT d[7] (5233:5233:5233) (4844:4844:4844))
        (PORT d[8] (4409:4409:4409) (4001:4001:4001))
        (PORT d[9] (4701:4701:4701) (4081:4081:4081))
        (PORT d[10] (5082:5082:5082) (4394:4394:4394))
        (PORT d[11] (6293:6293:6293) (5842:5842:5842))
        (PORT d[12] (4312:4312:4312) (3840:3840:3840))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (4213:4213:4213) (4544:4544:4544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5795:5795:5795) (5104:5104:5104))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (4213:4213:4213) (4544:4544:4544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (4696:4696:4696))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (4217:4217:4217) (4548:4548:4548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (4217:4217:4217) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4451:4451:4451) (3980:3980:3980))
        (PORT datab (4235:4235:4235) (3726:3726:3726))
        (PORT datac (4048:4048:4048) (3387:3387:3387))
        (PORT datad (1900:1900:1900) (1630:1630:1630))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2676:2676:2676))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (4101:4101:4101) (4439:4439:4439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (4845:4845:4845))
        (PORT d[1] (6034:6034:6034) (5274:5274:5274))
        (PORT d[2] (5580:5580:5580) (4846:4846:4846))
        (PORT d[3] (5090:5090:5090) (4507:4507:4507))
        (PORT d[4] (6037:6037:6037) (5257:5257:5257))
        (PORT d[5] (6386:6386:6386) (5664:5664:5664))
        (PORT d[6] (5925:5925:5925) (5147:5147:5147))
        (PORT d[7] (5964:5964:5964) (5498:5498:5498))
        (PORT d[8] (4384:4384:4384) (3978:3978:3978))
        (PORT d[9] (5104:5104:5104) (4460:4460:4460))
        (PORT d[10] (5449:5449:5449) (4715:4715:4715))
        (PORT d[11] (6623:6623:6623) (6145:6145:6145))
        (PORT d[12] (4698:4698:4698) (4190:4190:4190))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (4097:4097:4097) (4435:4435:4435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (4762:4762:4762))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (4097:4097:4097) (4435:4435:4435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4299:4299:4299))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (4101:4101:4101) (4439:4439:4439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT d[0] (4101:4101:4101) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4448:4448:4448) (3977:3977:3977))
        (PORT datab (2805:2805:2805) (2487:2487:2487))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (1887:1887:1887) (1595:1595:1595))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3239:3239:3239))
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (PORT ena (4190:4190:4190) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5371:5371:5371) (4856:4856:4856))
        (PORT d[1] (6078:6078:6078) (5314:5314:5314))
        (PORT d[2] (6178:6178:6178) (5348:5348:5348))
        (PORT d[3] (5569:5569:5569) (4921:4921:4921))
        (PORT d[4] (5977:5977:5977) (5241:5241:5241))
        (PORT d[5] (6013:6013:6013) (5338:5338:5338))
        (PORT d[6] (5917:5917:5917) (5138:5138:5138))
        (PORT d[7] (5218:5218:5218) (4827:4827:4827))
        (PORT d[8] (4838:4838:4838) (4379:4379:4379))
        (PORT d[9] (6769:6769:6769) (5862:5862:5862))
        (PORT d[10] (5459:5459:5459) (4730:4730:4730))
        (PORT d[11] (6244:6244:6244) (5801:5801:5801))
        (PORT d[12] (5007:5007:5007) (4453:4453:4453))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (4186:4186:4186) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8442:8442:8442) (7722:7722:7722))
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (PORT ena (4186:4186:4186) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5429:5429:5429) (4678:4678:4678))
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (PORT ena (4190:4190:4190) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2524:2524:2524))
        (PORT d[0] (4190:4190:4190) (4515:4515:4515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3002:3002:3002))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (7685:7685:7685) (8537:8537:8537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5768:5768:5768) (5200:5200:5200))
        (PORT d[1] (5269:5269:5269) (4590:4590:4590))
        (PORT d[2] (5940:5940:5940) (5172:5172:5172))
        (PORT d[3] (4651:4651:4651) (4118:4118:4118))
        (PORT d[4] (6678:6678:6678) (5819:5819:5819))
        (PORT d[5] (5508:5508:5508) (4843:4843:4843))
        (PORT d[6] (4791:4791:4791) (4146:4146:4146))
        (PORT d[7] (6090:6090:6090) (5609:5609:5609))
        (PORT d[8] (4336:4336:4336) (3921:3921:3921))
        (PORT d[9] (5534:5534:5534) (4842:4842:4842))
        (PORT d[10] (5849:5849:5849) (5081:5081:5081))
        (PORT d[11] (6994:6994:6994) (6471:6471:6471))
        (PORT d[12] (5107:5107:5107) (4550:4550:4550))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (7681:7681:7681) (8533:8533:8533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4254:4254:4254))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (7681:7681:7681) (8533:8533:8533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5909:5909:5909) (5162:5162:5162))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (7685:7685:7685) (8537:8537:8537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT d[0] (7685:7685:7685) (8537:8537:8537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (3736:3736:3736))
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT ena (14945:14945:14945) (16959:16959:16959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (4670:4670:4670))
        (PORT d[1] (9449:9449:9449) (8401:8401:8401))
        (PORT d[2] (7488:7488:7488) (6617:6617:6617))
        (PORT d[3] (8443:8443:8443) (7490:7490:7490))
        (PORT d[4] (9568:9568:9568) (8186:8186:8186))
        (PORT d[5] (6934:6934:6934) (6053:6053:6053))
        (PORT d[6] (9286:9286:9286) (8150:8150:8150))
        (PORT d[7] (5915:5915:5915) (5393:5393:5393))
        (PORT d[8] (6284:6284:6284) (5675:5675:5675))
        (PORT d[9] (8573:8573:8573) (7300:7300:7300))
        (PORT d[10] (8884:8884:8884) (7846:7846:7846))
        (PORT d[11] (6396:6396:6396) (5760:5760:5760))
        (PORT d[12] (6018:6018:6018) (5444:5444:5444))
        (PORT clk (2452:2452:2452) (2479:2479:2479))
        (PORT ena (14941:14941:14941) (16955:16955:16955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6002:6002:6002) (5343:5343:5343))
        (PORT clk (2452:2452:2452) (2479:2479:2479))
        (PORT ena (14941:14941:14941) (16955:16955:16955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8123:8123:8123) (6804:6804:6804))
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT ena (14945:14945:14945) (16959:16959:16959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT d[0] (14945:14945:14945) (16959:16959:16959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (2942:2942:2942))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (4044:4044:4044) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (5216:5216:5216))
        (PORT d[1] (5985:5985:5985) (5230:5230:5230))
        (PORT d[2] (5514:5514:5514) (4790:4790:4790))
        (PORT d[3] (5114:5114:5114) (4524:4524:4524))
        (PORT d[4] (5951:5951:5951) (5185:5185:5185))
        (PORT d[5] (5936:5936:5936) (5251:5251:5251))
        (PORT d[6] (5157:5157:5157) (4466:4466:4466))
        (PORT d[7] (5618:5618:5618) (5188:5188:5188))
        (PORT d[8] (4420:4420:4420) (4004:4004:4004))
        (PORT d[9] (5113:5113:5113) (4471:4471:4471))
        (PORT d[10] (5399:5399:5399) (4672:4672:4672))
        (PORT d[11] (4024:4024:4024) (3638:3638:3638))
        (PORT d[12] (4698:4698:4698) (4189:4189:4189))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (4040:4040:4040) (4402:4402:4402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3200:3200:3200))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (4040:4040:4040) (4402:4402:4402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (4338:4338:4338))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (4044:4044:4044) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (4044:4044:4044) (4406:4406:4406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4445:4445:4445) (3974:3974:3974))
        (PORT datab (4229:4229:4229) (3719:3719:3719))
        (PORT datac (2305:2305:2305) (2049:2049:2049))
        (PORT datad (1520:1520:1520) (1311:1311:1311))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (1978:1978:1978))
        (PORT datab (1596:1596:1596) (1317:1317:1317))
        (PORT datac (4399:4399:4399) (3933:3933:3933))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4508:4508:4508) (4083:4083:4083))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4397:4397:4397) (4035:4035:4035))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[29\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (4463:4463:4463) (4042:4042:4042))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (840:840:840))
        (PORT datab (3005:3005:3005) (2599:2599:2599))
        (PORT datad (863:863:863) (775:775:775))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (531:531:531))
        (PORT datab (1170:1170:1170) (1020:1020:1020))
        (PORT datac (1114:1114:1114) (981:981:981))
        (PORT datad (998:998:998) (943:943:943))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (525:525:525))
        (PORT datab (343:343:343) (370:370:370))
        (PORT datac (1195:1195:1195) (1060:1060:1060))
        (PORT datad (1328:1328:1328) (1204:1204:1204))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1759:1759:1759) (1493:1493:1493))
        (PORT clrn (2144:2144:2144) (2076:2076:2076))
        (PORT sload (2030:2030:2030) (1973:1973:1973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (962:962:962) (914:914:914))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~285\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2190:2190:2190))
        (PORT datab (4981:4981:4981) (4418:4418:4418))
        (PORT datac (3128:3128:3128) (2866:2866:2866))
        (PORT datad (1739:1739:1739) (1451:1451:1451))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (3686:3686:3686))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (8987:8987:8987) (9991:9991:9991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (4695:4695:4695))
        (PORT d[1] (6232:6232:6232) (5410:5410:5410))
        (PORT d[2] (8018:8018:8018) (7163:7163:7163))
        (PORT d[3] (5822:5822:5822) (5043:5043:5043))
        (PORT d[4] (4886:4886:4886) (4259:4259:4259))
        (PORT d[5] (8919:8919:8919) (7587:7587:7587))
        (PORT d[6] (3378:3378:3378) (2938:2938:2938))
        (PORT d[7] (5081:5081:5081) (4624:4624:4624))
        (PORT d[8] (5068:5068:5068) (4547:4547:4547))
        (PORT d[9] (3993:3993:3993) (3496:3496:3496))
        (PORT d[10] (2858:2858:2858) (2431:2431:2431))
        (PORT d[11] (6712:6712:6712) (6263:6263:6263))
        (PORT d[12] (8274:8274:8274) (7290:7290:7290))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
        (PORT ena (8983:8983:8983) (9987:9987:9987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5540:5540:5540) (4908:4908:4908))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
        (PORT ena (8983:8983:8983) (9987:9987:9987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (3936:3936:3936))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (8987:8987:8987) (9991:9991:9991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT d[0] (8987:8987:8987) (9991:9991:9991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3013:3013:3013))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (8598:8598:8598) (9555:9555:9555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4378:4378:4378))
        (PORT d[1] (5473:5473:5473) (4765:4765:4765))
        (PORT d[2] (7660:7660:7660) (6859:6859:6859))
        (PORT d[3] (5442:5442:5442) (4707:4707:4707))
        (PORT d[4] (4480:4480:4480) (3888:3888:3888))
        (PORT d[5] (8140:8140:8140) (6906:6906:6906))
        (PORT d[6] (3746:3746:3746) (3278:3278:3278))
        (PORT d[7] (4739:4739:4739) (4306:4306:4306))
        (PORT d[8] (4333:4333:4333) (3917:3917:3917))
        (PORT d[9] (5093:5093:5093) (4514:4514:4514))
        (PORT d[10] (6529:6529:6529) (5847:5847:5847))
        (PORT d[11] (6354:6354:6354) (5954:5954:5954))
        (PORT d[12] (7905:7905:7905) (6963:6963:6963))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (8594:8594:8594) (9551:9551:9551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8053:8053:8053) (7251:7251:7251))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (8594:8594:8594) (9551:9551:9551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3594:3594:3594))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (8598:8598:8598) (9555:9555:9555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT d[0] (8598:8598:8598) (9555:9555:9555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~286\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (1933:1933:1933))
        (PORT datab (1672:1672:1672) (1495:1495:1495))
        (PORT datac (1811:1811:1811) (1595:1595:1595))
        (PORT datad (1988:1988:1988) (1756:1756:1756))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (3400:3400:3400))
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT ena (8628:8628:8628) (9580:9580:9580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (4694:4694:4694))
        (PORT d[1] (5871:5871:5871) (5086:5086:5086))
        (PORT d[2] (8048:8048:8048) (7188:7188:7188))
        (PORT d[3] (5856:5856:5856) (5070:5070:5070))
        (PORT d[4] (4538:4538:4538) (3945:3945:3945))
        (PORT d[5] (8509:8509:8509) (7232:7232:7232))
        (PORT d[6] (3368:3368:3368) (2931:2931:2931))
        (PORT d[7] (5073:5073:5073) (4616:4616:4616))
        (PORT d[8] (5386:5386:5386) (4825:4825:4825))
        (PORT d[9] (5139:5139:5139) (4552:4552:4552))
        (PORT d[10] (2840:2840:2840) (2425:2425:2425))
        (PORT d[11] (6756:6756:6756) (6309:6309:6309))
        (PORT d[12] (8273:8273:8273) (7289:7289:7289))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (8624:8624:8624) (9576:9576:9576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (4604:4604:4604))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (8624:8624:8624) (9576:9576:9576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (3969:3969:3969))
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT ena (8628:8628:8628) (9580:9580:9580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT d[0] (8628:8628:8628) (9580:9580:9580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1287:1287:1287))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT ena (6038:6038:6038) (6661:6661:6661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1194:1194:1194))
        (PORT d[1] (1221:1221:1221) (1069:1069:1069))
        (PORT d[2] (4638:4638:4638) (4017:4017:4017))
        (PORT d[3] (1558:1558:1558) (1335:1335:1335))
        (PORT d[4] (1279:1279:1279) (1118:1118:1118))
        (PORT d[5] (1261:1261:1261) (1124:1124:1124))
        (PORT d[6] (1219:1219:1219) (1076:1076:1076))
        (PORT d[7] (916:916:916) (813:813:813))
        (PORT d[8] (1851:1851:1851) (1584:1584:1584))
        (PORT d[9] (3246:3246:3246) (2818:2818:2818))
        (PORT d[10] (4847:4847:4847) (4218:4218:4218))
        (PORT d[11] (2833:2833:2833) (2441:2441:2441))
        (PORT d[12] (3512:3512:3512) (3070:3070:3070))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (PORT ena (6034:6034:6034) (6657:6657:6657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1590:1590:1590))
        (PORT clk (2488:2488:2488) (2513:2513:2513))
        (PORT ena (6034:6034:6034) (6657:6657:6657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1262:1262:1262))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT ena (6038:6038:6038) (6661:6661:6661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT d[0] (6038:6038:6038) (6661:6661:6661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~287\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2064:2064:2064))
        (PORT datac (1018:1018:1018) (821:821:821))
        (PORT datad (1496:1496:1496) (1319:1319:1319))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1673:1673:1673) (1497:1497:1497))
        (PORT datac (4282:4282:4282) (3874:3874:3874))
        (PORT datad (739:739:739) (599:599:599))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (2864:2864:2864))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (7674:7674:7674) (8485:8485:8485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2570:2570:2570))
        (PORT d[1] (7501:7501:7501) (6650:6650:6650))
        (PORT d[2] (7607:7607:7607) (6795:6795:6795))
        (PORT d[3] (3438:3438:3438) (3002:3002:3002))
        (PORT d[4] (6776:6776:6776) (5949:5949:5949))
        (PORT d[5] (2893:2893:2893) (2568:2568:2568))
        (PORT d[6] (6641:6641:6641) (5802:5802:5802))
        (PORT d[7] (4811:4811:4811) (4359:4359:4359))
        (PORT d[8] (5007:5007:5007) (4432:4432:4432))
        (PORT d[9] (4435:4435:4435) (3937:3937:3937))
        (PORT d[10] (6178:6178:6178) (5589:5589:5589))
        (PORT d[11] (7409:7409:7409) (6648:6648:6648))
        (PORT d[12] (7015:7015:7015) (6103:6103:6103))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT ena (7670:7670:7670) (8481:8481:8481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4219:4219:4219))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT ena (7670:7670:7670) (8481:8481:8481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (2928:2928:2928))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (7674:7674:7674) (8485:8485:8485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT d[0] (7674:7674:7674) (8485:8485:8485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (1687:1687:1687))
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT ena (10018:10018:10018) (11124:11124:11124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (2778:2778:2778))
        (PORT d[1] (3314:3314:3314) (2821:2821:2821))
        (PORT d[2] (5629:5629:5629) (4932:4932:4932))
        (PORT d[3] (2318:2318:2318) (1973:1973:1973))
        (PORT d[4] (2242:2242:2242) (1926:1926:1926))
        (PORT d[5] (2964:2964:2964) (2574:2574:2574))
        (PORT d[6] (1793:1793:1793) (1494:1494:1494))
        (PORT d[7] (1405:1405:1405) (1169:1169:1169))
        (PORT d[8] (2209:2209:2209) (1868:1868:1868))
        (PORT d[9] (5267:5267:5267) (4642:4642:4642))
        (PORT d[10] (4881:4881:4881) (4240:4240:4240))
        (PORT d[11] (1585:1585:1585) (1375:1375:1375))
        (PORT d[12] (2322:2322:2322) (1979:1979:1979))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (10014:10014:10014) (11120:11120:11120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2097:2097:2097))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (10014:10014:10014) (11120:11120:11120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5479:5479:5479) (4692:4692:4692))
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT ena (10018:10018:10018) (11124:11124:11124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT d[0] (10018:10018:10018) (11124:11124:11124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (2570:2570:2570))
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT ena (7414:7414:7414) (8199:8199:8199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2261:2261:2261))
        (PORT d[1] (7510:7510:7510) (6660:6660:6660))
        (PORT d[2] (8042:8042:8042) (7180:7180:7180))
        (PORT d[3] (3426:3426:3426) (2984:2984:2984))
        (PORT d[4] (6801:6801:6801) (5986:5986:5986))
        (PORT d[5] (3645:3645:3645) (3244:3244:3244))
        (PORT d[6] (6673:6673:6673) (5830:5830:5830))
        (PORT d[7] (5217:5217:5217) (4717:4717:4717))
        (PORT d[8] (5016:5016:5016) (4449:4449:4449))
        (PORT d[9] (4855:4855:4855) (4293:4293:4293))
        (PORT d[10] (5806:5806:5806) (5245:5245:5245))
        (PORT d[11] (7088:7088:7088) (6359:6359:6359))
        (PORT d[12] (7375:7375:7375) (6434:6434:6434))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT ena (7410:7410:7410) (8195:8195:8195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7717:7717:7717) (6985:6985:6985))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT ena (7410:7410:7410) (8195:8195:8195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (2927:2927:2927))
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT ena (7414:7414:7414) (8199:8199:8199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT d[0] (7414:7414:7414) (8199:8199:8199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2394:2394:2394))
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT ena (11033:11033:11033) (12256:12256:12256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (4977:4977:4977))
        (PORT d[1] (2872:2872:2872) (2455:2455:2455))
        (PORT d[2] (5213:5213:5213) (4548:4548:4548))
        (PORT d[3] (2325:2325:2325) (1994:1994:1994))
        (PORT d[4] (4908:4908:4908) (4274:4274:4274))
        (PORT d[5] (7504:7504:7504) (6644:6644:6644))
        (PORT d[6] (2544:2544:2544) (2162:2162:2162))
        (PORT d[7] (8400:8400:8400) (7692:7692:7692))
        (PORT d[8] (2248:2248:2248) (1906:1906:1906))
        (PORT d[9] (2646:2646:2646) (2309:2309:2309))
        (PORT d[10] (4475:4475:4475) (3915:3915:3915))
        (PORT d[11] (4895:4895:4895) (4399:4399:4399))
        (PORT d[12] (3533:3533:3533) (3077:3077:3077))
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (PORT ena (11029:11029:11029) (12252:12252:12252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (5504:5504:5504))
        (PORT clk (2505:2505:2505) (2532:2532:2532))
        (PORT ena (11029:11029:11029) (12252:12252:12252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4659:4659:4659) (3978:3978:3978))
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT ena (11033:11033:11033) (12256:12256:12256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT d[0] (11033:11033:11033) (12256:12256:12256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~280\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3117:3117:3117) (2795:2795:2795))
        (PORT datab (1673:1673:1673) (1497:1497:1497))
        (PORT datac (1818:1818:1818) (1602:1602:1602))
        (PORT datad (1893:1893:1893) (1591:1591:1591))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~281\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3192:3192:3192) (2844:2844:2844))
        (PORT datab (1866:1866:1866) (1639:1639:1639))
        (PORT datac (781:781:781) (662:662:662))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (2525:2525:2525))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (7383:7383:7383) (8154:8154:8154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2549:2549:2549))
        (PORT d[1] (7511:7511:7511) (6661:6661:6661))
        (PORT d[2] (8057:8057:8057) (7197:7197:7197))
        (PORT d[3] (3399:3399:3399) (2957:2957:2957))
        (PORT d[4] (6835:6835:6835) (6013:6013:6013))
        (PORT d[5] (2914:2914:2914) (2581:2581:2581))
        (PORT d[6] (7007:7007:7007) (6125:6125:6125))
        (PORT d[7] (5182:5182:5182) (4692:4692:4692))
        (PORT d[8] (5339:5339:5339) (4737:4737:4737))
        (PORT d[9] (4499:4499:4499) (3997:3997:3997))
        (PORT d[10] (3189:3189:3189) (2734:2734:2734))
        (PORT d[11] (6697:6697:6697) (6022:6022:6022))
        (PORT d[12] (7455:7455:7455) (6504:6504:6504))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (7379:7379:7379) (8150:8150:8150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6450:6450:6450) (6037:6037:6037))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (7379:7379:7379) (8150:8150:8150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (2919:2919:2919))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (7383:7383:7383) (8154:8154:8154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (7383:7383:7383) (8154:8154:8154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (2867:2867:2867))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (8790:8790:8790) (9686:9686:9686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4275:4275:4275))
        (PORT d[1] (7117:7117:7117) (6330:6330:6330))
        (PORT d[2] (8578:8578:8578) (7562:7562:7562))
        (PORT d[3] (5071:5071:5071) (4341:4341:4341))
        (PORT d[4] (9266:9266:9266) (8279:8279:8279))
        (PORT d[5] (4427:4427:4427) (3831:3831:3831))
        (PORT d[6] (6398:6398:6398) (5664:5664:5664))
        (PORT d[7] (4574:4574:4574) (4248:4248:4248))
        (PORT d[8] (5846:5846:5846) (5246:5246:5246))
        (PORT d[9] (5345:5345:5345) (4799:4799:4799))
        (PORT d[10] (6213:6213:6213) (5625:5625:5625))
        (PORT d[11] (8220:8220:8220) (7404:7404:7404))
        (PORT d[12] (7196:7196:7196) (6233:6233:6233))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (8786:8786:8786) (9682:9682:9682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (4641:4641:4641))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (8786:8786:8786) (9682:9682:9682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (2719:2719:2719))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (8790:8790:8790) (9686:9686:9686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT d[0] (8790:8790:8790) (9686:9686:9686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2217:2217:2217))
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT ena (7385:7385:7385) (8174:8174:8174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2263:2263:2263))
        (PORT d[1] (7947:7947:7947) (7041:7041:7041))
        (PORT d[2] (7999:7999:7999) (7151:7151:7151))
        (PORT d[3] (3449:3449:3449) (2992:2992:2992))
        (PORT d[4] (6762:6762:6762) (5951:5951:5951))
        (PORT d[5] (2866:2866:2866) (2543:2543:2543))
        (PORT d[6] (7063:7063:7063) (6176:6176:6176))
        (PORT d[7] (5225:5225:5225) (4726:4726:4726))
        (PORT d[8] (5388:5388:5388) (4777:4777:4777))
        (PORT d[9] (4458:4458:4458) (3963:3963:3963))
        (PORT d[10] (3619:3619:3619) (3103:3103:3103))
        (PORT d[11] (6668:6668:6668) (5971:5971:5971))
        (PORT d[12] (7764:7764:7764) (6771:6771:6771))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
        (PORT ena (7381:7381:7381) (8170:8170:8170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (5183:5183:5183))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
        (PORT ena (7381:7381:7381) (8170:8170:8170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (2876:2876:2876))
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT ena (7385:7385:7385) (8174:8174:8174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT d[0] (7385:7385:7385) (8174:8174:8174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4018:4018:4018))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (9309:9309:9309) (10358:10358:10358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5621:5621:5621) (5035:5035:5035))
        (PORT d[1] (6613:6613:6613) (5729:5729:5729))
        (PORT d[2] (8011:8011:8011) (7159:7159:7159))
        (PORT d[3] (5601:5601:5601) (4862:4862:4862))
        (PORT d[4] (5291:5291:5291) (4627:4627:4627))
        (PORT d[5] (3780:3780:3780) (3246:3246:3246))
        (PORT d[6] (2974:2974:2974) (2570:2570:2570))
        (PORT d[7] (5497:5497:5497) (4993:4993:4993))
        (PORT d[8] (5439:5439:5439) (4870:4870:4870))
        (PORT d[9] (4030:4030:4030) (3540:3540:3540))
        (PORT d[10] (3335:3335:3335) (2872:2872:2872))
        (PORT d[11] (2736:2736:2736) (2409:2409:2409))
        (PORT d[12] (4865:4865:4865) (4149:4149:4149))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (9305:9305:9305) (10354:10354:10354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5867:5867:5867) (5210:5210:5210))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (9305:9305:9305) (10354:10354:10354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4264:4264:4264))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (9309:9309:9309) (10358:10358:10358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT d[0] (9309:9309:9309) (10358:10358:10358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~282\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (1843:1843:1843))
        (PORT datab (1673:1673:1673) (1497:1497:1497))
        (PORT datac (1820:1820:1820) (1604:1604:1604))
        (PORT datad (1935:1935:1935) (1710:1710:1710))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~283\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3230:3230:3230) (2687:2687:2687))
        (PORT datab (4500:4500:4500) (3899:3899:3899))
        (PORT datac (1809:1809:1809) (1593:1593:1593))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~284\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (4332:4332:4332) (3906:3906:3906))
        (PORT datac (4462:4462:4462) (4023:4023:4023))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[28\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1191:1191:1191))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4463:4463:4463) (4024:4024:4024))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (713:713:713))
        (PORT datab (1194:1194:1194) (975:975:975))
        (PORT datad (1700:1700:1700) (1503:1503:1503))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (531:531:531))
        (PORT datab (1568:1568:1568) (1293:1293:1293))
        (PORT datac (1113:1113:1113) (980:980:980))
        (PORT datad (997:997:997) (942:942:942))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[28\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1308:1308:1308))
        (PORT datab (1749:1749:1749) (1567:1567:1567))
        (PORT datac (1654:1654:1654) (1482:1482:1482))
        (PORT datad (1203:1203:1203) (1057:1057:1057))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (753:753:753))
        (PORT datab (1184:1184:1184) (1010:1010:1010))
        (PORT datac (789:789:789) (687:687:687))
        (PORT datad (575:575:575) (548:548:548))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (735:735:735))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (738:738:738) (610:610:610))
        (PORT datad (811:811:811) (708:708:708))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[28\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2305:2305:2305) (1976:1976:1976))
        (PORT datab (1559:1559:1559) (1379:1379:1379))
        (PORT datac (1172:1172:1172) (1004:1004:1004))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1221:1221:1221))
        (PORT datab (546:546:546) (526:526:526))
        (PORT datac (276:276:276) (338:338:338))
        (PORT datad (1595:1595:1595) (1365:1365:1365))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1204:1204:1204))
        (PORT datab (1159:1159:1159) (947:947:947))
        (PORT datac (1308:1308:1308) (1147:1147:1147))
        (PORT datad (1317:1317:1317) (1208:1208:1208))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1618:1618:1618) (1468:1468:1468))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1201:1201:1201))
        (PORT datab (336:336:336) (396:396:396))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1564:1564:1564) (1429:1429:1429))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1200:1200:1200))
        (PORT datab (343:343:343) (399:399:399))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2527:2527:2527) (2214:2214:2214))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1201:1201:1201))
        (PORT datab (897:897:897) (834:834:834))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2260:2260:2260) (1989:1989:1989))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (973:973:973))
        (PORT datab (352:352:352) (411:411:411))
        (PORT datad (926:926:926) (848:848:848))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1873:1873:1873) (1661:1661:1661))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (981:981:981))
        (PORT datab (351:351:351) (410:410:410))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1286:1286:1286) (1238:1238:1238))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (978:978:978))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1579:1579:1579) (1436:1436:1436))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (352:352:352) (410:410:410))
        (PORT datad (996:996:996) (927:927:927))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1729:1729:1729) (1603:1603:1603))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (984:984:984))
        (PORT datab (345:345:345) (401:401:401))
        (PORT datad (307:307:307) (366:366:366))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1929:1929:1929) (1749:1749:1749))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (421:421:421))
        (PORT datab (349:349:349) (407:407:407))
        (PORT datad (989:989:989) (919:919:919))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1815:1815:1815) (1612:1612:1612))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (554:554:554))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (986:986:986) (916:916:916))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1851:1851:1851) (1668:1668:1668))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (970:970:970))
        (PORT datab (351:351:351) (410:410:410))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1567:1567:1567) (1441:1441:1441))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (975:975:975))
        (PORT datab (351:351:351) (410:410:410))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1591:1591:1591) (1449:1449:1449))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (428:428:428))
        (PORT datab (352:352:352) (410:410:410))
        (PORT datad (994:994:994) (925:925:925))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1226:1226:1226) (1149:1149:1149))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (982:982:982))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (972:972:972) (947:947:947))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (417:417:417))
        (PORT datab (582:582:582) (568:568:568))
        (PORT datad (999:999:999) (931:931:931))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1557:1557:1557) (1445:1445:1445))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (980:980:980))
        (PORT datab (349:349:349) (407:407:407))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2082:2082:2082) (1928:1928:1928))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (421:421:421))
        (PORT datab (851:851:851) (785:785:785))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1309:1309:1309) (1244:1244:1244))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (972:972:972))
        (PORT datab (1231:1231:1231) (1086:1086:1086))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1628:1628:1628) (1482:1482:1482))
        (PORT clrn (2140:2140:2140) (2072:2072:2072))
        (PORT sload (1964:1964:1964) (1909:1909:1909))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (407:407:407))
        (PORT datab (976:976:976) (906:906:906))
        (PORT datad (1159:1159:1159) (1007:1007:1007))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1231:1231:1231) (1147:1147:1147))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sload (2962:2962:2962) (2678:2678:2678))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (547:547:547))
        (PORT datab (979:979:979) (908:908:908))
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (917:917:917) (910:910:910))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sload (2962:2962:2962) (2678:2678:2678))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (905:905:905))
        (PORT datab (978:978:978) (908:908:908))
        (PORT datad (517:517:517) (507:507:507))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1228:1228:1228) (1128:1128:1128))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (PORT sload (2962:2962:2962) (2678:2678:2678))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (503:503:503))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (937:937:937) (851:851:851))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1561:1561:1561) (1414:1414:1414))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (405:405:405))
        (PORT datab (352:352:352) (410:410:410))
        (PORT datad (376:376:376) (456:456:456))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1307:1307:1307) (1242:1242:1242))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (500:500:500))
        (PORT datab (351:351:351) (410:410:410))
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1274:1274:1274) (1176:1176:1176))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (299:299:299))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (374:374:374) (454:454:454))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1581:1581:1581) (1452:1452:1452))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (988:988:988))
        (PORT datab (1713:1713:1713) (1549:1549:1549))
        (PORT datad (1575:1575:1575) (1387:1387:1387))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1925:1925:1925))
        (PORT datab (1642:1642:1642) (1434:1434:1434))
        (PORT datad (1112:1112:1112) (931:931:931))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (414:414:414))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datac (299:299:299) (363:363:363))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (299:299:299))
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (375:375:375) (454:454:454))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1872:1872:1872) (1668:1668:1668))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (502:502:502))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datad (520:520:520) (506:506:506))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1600:1600:1600) (1450:1450:1450))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[29\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (502:502:502))
        (PORT datab (1262:1262:1262) (1082:1082:1082))
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2269:2269:2269) (1998:1998:1998))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (PORT sload (2308:2308:2308) (2168:2168:2168))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1092:1092:1092))
        (PORT datab (1265:1265:1265) (1117:1117:1117))
        (PORT datad (296:296:296) (360:360:360))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1823:1823:1823) (1640:1640:1640))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result_nxt\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1199:1199:1199))
        (PORT datab (365:365:365) (420:420:420))
        (PORT datad (291:291:291) (353:353:353))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1633:1633:1633) (1495:1495:1495))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (PORT sload (1984:1984:1984) (1918:1918:1918))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[27\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1587:1587:1587) (1360:1360:1360))
        (PORT datab (1700:1700:1700) (1518:1518:1518))
        (PORT datac (1200:1200:1200) (1073:1073:1073))
        (PORT datad (1687:1687:1687) (1528:1528:1528))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datab (857:857:857) (715:715:715))
        (PORT datac (1129:1129:1129) (968:968:968))
        (PORT datad (482:482:482) (412:412:412))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (765:765:765))
        (PORT datab (1035:1035:1035) (961:961:961))
        (PORT datac (1176:1176:1176) (999:999:999))
        (PORT datad (1013:1013:1013) (932:932:932))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[27\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1559:1559:1559) (1379:1379:1379))
        (PORT datac (2248:2248:2248) (1936:1936:1936))
        (PORT datad (1147:1147:1147) (957:957:957))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1339:1339:1339))
        (PORT datab (1121:1121:1121) (1070:1070:1070))
        (PORT datac (747:747:747) (612:612:612))
        (PORT datad (1873:1873:1873) (1592:1592:1592))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1866:1866:1866) (1667:1667:1667))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (714:714:714))
        (PORT datab (2800:2800:2800) (2565:2565:2565))
        (PORT datad (1699:1699:1699) (1502:1502:1502))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (530:530:530))
        (PORT datab (1040:1040:1040) (986:986:986))
        (PORT datac (1111:1111:1111) (978:978:978))
        (PORT datad (843:843:843) (714:714:714))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (602:602:602) (553:553:553))
        (PORT datac (1294:1294:1294) (1177:1177:1177))
        (PORT datad (1595:1595:1595) (1364:1364:1364))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[26\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (436:436:436))
        (PORT datab (1371:1371:1371) (1194:1194:1194))
        (PORT datac (1263:1263:1263) (1155:1155:1155))
        (PORT datad (1308:1308:1308) (1198:1198:1198))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[26\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2043:2043:2043))
        (PORT datab (1749:1749:1749) (1567:1567:1567))
        (PORT datac (1656:1656:1656) (1484:1484:1484))
        (PORT datad (1176:1176:1176) (1059:1059:1059))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (794:794:794))
        (PORT datab (543:543:543) (453:453:453))
        (PORT datac (1129:1129:1129) (968:968:968))
        (PORT datad (294:294:294) (356:356:356))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (718:718:718))
        (PORT datab (1095:1095:1095) (893:893:893))
        (PORT datac (702:702:702) (569:569:569))
        (PORT datad (704:704:704) (570:570:570))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[26\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1933:1933:1933) (1662:1662:1662))
        (PORT datac (982:982:982) (935:935:935))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (704:704:704))
        (PORT datab (887:887:887) (794:794:794))
        (PORT datad (3550:3550:3550) (3055:3055:3055))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (531:531:531))
        (PORT datab (1405:1405:1405) (1226:1226:1226))
        (PORT datac (1111:1111:1111) (978:978:978))
        (PORT datad (995:995:995) (939:939:939))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[26\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1474:1474:1474))
        (PORT datab (344:344:344) (371:371:371))
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (907:907:907) (843:843:843))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1158:1158:1158))
        (PORT datab (1549:1549:1549) (1267:1267:1267))
        (PORT datad (1807:1807:1807) (1502:1502:1502))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (381:381:381))
        (PORT datad (1463:1463:1463) (1356:1356:1356))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6676:6676:6676) (5909:5909:5909))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (12792:12792:12792) (14558:14558:14558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4680:4680:4680) (4091:4091:4091))
        (PORT d[1] (11035:11035:11035) (9863:9863:9863))
        (PORT d[2] (9849:9849:9849) (8744:8744:8744))
        (PORT d[3] (10470:10470:10470) (9332:9332:9332))
        (PORT d[4] (11584:11584:11584) (10005:10005:10005))
        (PORT d[5] (8839:8839:8839) (7757:7757:7757))
        (PORT d[6] (11560:11560:11560) (10186:10186:10186))
        (PORT d[7] (4164:4164:4164) (3817:3817:3817))
        (PORT d[8] (8237:8237:8237) (7434:7434:7434))
        (PORT d[9] (10490:10490:10490) (9025:9025:9025))
        (PORT d[10] (10513:10513:10513) (9356:9356:9356))
        (PORT d[11] (5373:5373:5373) (4888:4888:4888))
        (PORT d[12] (7939:7939:7939) (7179:7179:7179))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (12788:12788:12788) (14554:14554:14554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5002:5002:5002) (4626:4626:4626))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (12788:12788:12788) (14554:14554:14554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7702:7702:7702) (6429:6429:6429))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (12792:12792:12792) (14558:14558:14558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT d[0] (12792:12792:12792) (14558:14558:14558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (1910:1910:1910))
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT ena (7048:7048:7048) (7795:7795:7795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (1912:1912:1912))
        (PORT d[1] (7030:7030:7030) (6185:6185:6185))
        (PORT d[2] (8384:8384:8384) (7490:7490:7490))
        (PORT d[3] (6272:6272:6272) (5450:5450:5450))
        (PORT d[4] (6762:6762:6762) (5927:5927:5927))
        (PORT d[5] (2472:2472:2472) (2189:2189:2189))
        (PORT d[6] (7452:7452:7452) (6525:6525:6525))
        (PORT d[7] (5615:5615:5615) (5077:5077:5077))
        (PORT d[8] (5758:5758:5758) (5113:5113:5113))
        (PORT d[9] (4848:4848:4848) (4313:4313:4313))
        (PORT d[10] (3287:3287:3287) (2833:2833:2833))
        (PORT d[11] (6874:6874:6874) (6096:6096:6096))
        (PORT d[12] (8159:8159:8159) (7124:7124:7124))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (7044:7044:7044) (7791:7791:7791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5841:5841:5841) (5503:5503:5503))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (7044:7044:7044) (7791:7791:7791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5500:5500:5500) (4810:4810:4810))
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT ena (7048:7048:7048) (7795:7795:7795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT d[0] (7048:7048:7048) (7795:7795:7795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~237\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2608:2608:2608) (2438:2438:2438))
        (PORT datab (2791:2791:2791) (2503:2503:2503))
        (PORT datac (3191:3191:3191) (2916:2916:2916))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (4594:4594:4594))
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT ena (10635:10635:10635) (11737:11737:11737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (5567:5567:5567))
        (PORT d[1] (7563:7563:7563) (6775:6775:6775))
        (PORT d[2] (9379:9379:9379) (8344:8344:8344))
        (PORT d[3] (7652:7652:7652) (6606:6606:6606))
        (PORT d[4] (9189:9189:9189) (8167:8167:8167))
        (PORT d[5] (8095:8095:8095) (6836:6836:6836))
        (PORT d[6] (8414:8414:8414) (7498:7498:7498))
        (PORT d[7] (4581:4581:4581) (4258:4258:4258))
        (PORT d[8] (5074:5074:5074) (4566:4566:4566))
        (PORT d[9] (4573:4573:4573) (4126:4126:4126))
        (PORT d[10] (7806:7806:7806) (7096:7096:7096))
        (PORT d[11] (7149:7149:7149) (6493:6493:6493))
        (PORT d[12] (10433:10433:10433) (8899:8899:8899))
        (PORT clk (2470:2470:2470) (2497:2497:2497))
        (PORT ena (10631:10631:10631) (11733:11733:11733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5256:5256:5256) (4667:4667:4667))
        (PORT clk (2470:2470:2470) (2497:2497:2497))
        (PORT ena (10631:10631:10631) (11733:11733:11733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7852:7852:7852) (6901:6901:6901))
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT ena (10635:10635:10635) (11737:11737:11737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT d[0] (10635:10635:10635) (11737:11737:11737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (4501:4501:4501))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT ena (10897:10897:10897) (12055:12055:12055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (6393:6393:6393))
        (PORT d[1] (10506:10506:10506) (9306:9306:9306))
        (PORT d[2] (7658:7658:7658) (6637:6637:6637))
        (PORT d[3] (9525:9525:9525) (8274:8274:8274))
        (PORT d[4] (6658:6658:6658) (6023:6023:6023))
        (PORT d[5] (8454:8454:8454) (7530:7530:7530))
        (PORT d[6] (10587:10587:10587) (9393:9393:9393))
        (PORT d[7] (6936:6936:6936) (5922:5922:5922))
        (PORT d[8] (4731:4731:4731) (4199:4199:4199))
        (PORT d[9] (7102:7102:7102) (6317:6317:6317))
        (PORT d[10] (10630:10630:10630) (9460:9460:9460))
        (PORT d[11] (7877:7877:7877) (7027:7027:7027))
        (PORT d[12] (8781:8781:8781) (7825:7825:7825))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT ena (10893:10893:10893) (12051:12051:12051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6323:6323:6323) (5601:5601:5601))
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (PORT ena (10893:10893:10893) (12051:12051:12051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2327:2327:2327))
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT ena (10897:10897:10897) (12055:12055:12055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (PORT d[0] (10897:10897:10897) (12055:12055:12055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~236\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3238:3238:3238) (2963:2963:2963))
        (PORT datab (3836:3836:3836) (3370:3370:3370))
        (PORT datac (5619:5619:5619) (4795:4795:4795))
        (PORT datad (835:835:835) (729:729:729))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~238\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5680:5680:5680) (4837:4837:4837))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (4262:4262:4262) (3886:3886:3886))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datad (1465:1465:1465) (1358:1358:1358))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1383:1383:1383))
        (PORT d[1] (1588:1588:1588) (1388:1388:1388))
        (PORT d[2] (1420:1420:1420) (1177:1177:1177))
        (PORT d[3] (1527:1527:1527) (1271:1271:1271))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (6032:6032:6032) (6638:6638:6638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (508:508:508))
        (PORT d[1] (1610:1610:1610) (1401:1401:1401))
        (PORT d[2] (4631:4631:4631) (4026:4026:4026))
        (PORT d[3] (1558:1558:1558) (1327:1327:1327))
        (PORT d[4] (1304:1304:1304) (1138:1138:1138))
        (PORT d[5] (900:900:900) (796:796:796))
        (PORT d[6] (857:857:857) (763:763:763))
        (PORT d[7] (910:910:910) (807:807:807))
        (PORT d[8] (1581:1581:1581) (1351:1351:1351))
        (PORT d[9] (3296:3296:3296) (2859:2859:2859))
        (PORT d[10] (4567:4567:4567) (3974:3974:3974))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (6028:6028:6028) (6634:6634:6634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (1605:1605:1605))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (6028:6028:6028) (6634:6634:6634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1031:1031:1031))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (6032:6032:6032) (6638:6638:6638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (6032:6032:6032) (6638:6638:6638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~235\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1297:1297:1297))
        (PORT datab (4367:4367:4367) (3991:3991:3991))
        (PORT datac (1803:1803:1803) (1558:1558:1558))
        (PORT datad (857:857:857) (717:717:717))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4060:4060:4060))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT ena (9120:9120:9120) (10062:10062:10062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (4219:4219:4219))
        (PORT d[1] (7110:7110:7110) (6294:6294:6294))
        (PORT d[2] (8074:8074:8074) (7099:7099:7099))
        (PORT d[3] (5390:5390:5390) (4613:4613:4613))
        (PORT d[4] (8423:8423:8423) (7529:7529:7529))
        (PORT d[5] (4798:4798:4798) (4140:4140:4140))
        (PORT d[6] (6717:6717:6717) (5943:5943:5943))
        (PORT d[7] (3869:3869:3869) (3645:3645:3645))
        (PORT d[8] (4637:4637:4637) (4150:4150:4150))
        (PORT d[9] (4849:4849:4849) (4344:4344:4344))
        (PORT d[10] (6633:6633:6633) (5968:5968:5968))
        (PORT d[11] (7112:7112:7112) (6416:6416:6416))
        (PORT d[12] (7238:7238:7238) (6257:6257:6257))
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (PORT ena (9116:9116:9116) (10058:10058:10058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3059:3059:3059))
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (PORT ena (9116:9116:9116) (10058:10058:10058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4006:4006:4006))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT ena (9120:9120:9120) (10062:10062:10062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT d[0] (9120:9120:9120) (10062:10062:10062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5712:5712:5712) (4906:4906:4906))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (9188:9188:9188) (10105:10105:10105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5170:5170:5170) (4536:4536:4536))
        (PORT d[1] (7178:7178:7178) (6403:6403:6403))
        (PORT d[2] (8271:8271:8271) (7356:7356:7356))
        (PORT d[3] (6176:6176:6176) (5292:5292:5292))
        (PORT d[4] (7985:7985:7985) (7097:7097:7097))
        (PORT d[5] (6487:6487:6487) (5425:5425:5425))
        (PORT d[6] (7202:7202:7202) (6409:6409:6409))
        (PORT d[7] (4633:4633:4633) (4364:4364:4364))
        (PORT d[8] (5830:5830:5830) (5232:5232:5232))
        (PORT d[9] (5322:5322:5322) (4808:4808:4808))
        (PORT d[10] (6618:6618:6618) (6035:6035:6035))
        (PORT d[11] (7562:7562:7562) (6896:6896:6896))
        (PORT d[12] (8871:8871:8871) (7508:7508:7508))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (9184:9184:9184) (10101:10101:10101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3215:3215:3215))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (9184:9184:9184) (10101:10101:10101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6249:6249:6249) (5481:5481:5481))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (9188:9188:9188) (10105:10105:10105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (9188:9188:9188) (10105:10105:10105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (5547:5547:5547))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (12791:12791:12791) (14557:14557:14557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7493:7493:7493) (6620:6620:6620))
        (PORT d[1] (11420:11420:11420) (10228:10228:10228))
        (PORT d[2] (9850:9850:9850) (8745:8745:8745))
        (PORT d[3] (10444:10444:10444) (9302:9302:9302))
        (PORT d[4] (11961:11961:11961) (10338:10338:10338))
        (PORT d[5] (8882:8882:8882) (7792:7792:7792))
        (PORT d[6] (11567:11567:11567) (10195:10195:10195))
        (PORT d[7] (4142:4142:4142) (3799:3799:3799))
        (PORT d[8] (8287:8287:8287) (7477:7477:7477))
        (PORT d[9] (5289:5289:5289) (4755:4755:4755))
        (PORT d[10] (10503:10503:10503) (9348:9348:9348))
        (PORT d[11] (6143:6143:6143) (5555:5555:5555))
        (PORT d[12] (8272:8272:8272) (7478:7478:7478))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (12787:12787:12787) (14553:14553:14553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6688:6688:6688) (5990:5990:5990))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (12787:12787:12787) (14553:14553:14553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8482:8482:8482) (7091:7091:7091))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (12791:12791:12791) (14557:14557:14557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (12791:12791:12791) (14557:14557:14557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6193:6193:6193) (5442:5442:5442))
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (PORT ena (9608:9608:9608) (10816:10816:10816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4238:4238:4238))
        (PORT d[1] (7463:7463:7463) (6439:6439:6439))
        (PORT d[2] (8381:8381:8381) (7520:7520:7520))
        (PORT d[3] (8049:8049:8049) (7228:7228:7228))
        (PORT d[4] (6101:6101:6101) (5173:5173:5173))
        (PORT d[5] (5426:5426:5426) (4643:4643:4643))
        (PORT d[6] (7128:7128:7128) (6360:6360:6360))
        (PORT d[7] (3114:3114:3114) (2811:2811:2811))
        (PORT d[8] (4395:4395:4395) (3984:3984:3984))
        (PORT d[9] (4493:4493:4493) (4005:4005:4005))
        (PORT d[10] (4917:4917:4917) (4371:4371:4371))
        (PORT d[11] (6190:6190:6190) (5744:5744:5744))
        (PORT d[12] (5183:5183:5183) (4436:4436:4436))
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (PORT ena (9604:9604:9604) (10812:10812:10812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7584:7584:7584) (6786:6786:6786))
        (PORT clk (2476:2476:2476) (2501:2501:2501))
        (PORT ena (9604:9604:9604) (10812:10812:10812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5813:5813:5813) (4901:4901:4901))
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (PORT ena (9608:9608:9608) (10816:10816:10816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (PORT d[0] (9608:9608:9608) (10816:10816:10816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~230\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2944:2944:2944) (2550:2550:2550))
        (PORT datab (3605:3605:3605) (3314:3314:3314))
        (PORT datac (1662:1662:1662) (1465:1465:1465))
        (PORT datad (2801:2801:2801) (2412:2412:2412))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~231\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3272:3272:3272) (2823:2823:2823))
        (PORT datab (6543:6543:6543) (5574:5574:5574))
        (PORT datac (3552:3552:3552) (3272:3272:3272))
        (PORT datad (441:441:441) (378:378:378))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6997:6997:6997) (6197:6197:6197))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (12444:12444:12444) (14170:14170:14170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3091:3091:3091))
        (PORT d[1] (10673:10673:10673) (9281:9281:9281))
        (PORT d[2] (10238:10238:10238) (9095:9095:9095))
        (PORT d[3] (10830:10830:10830) (9644:9644:9644))
        (PORT d[4] (11966:11966:11966) (10363:10363:10363))
        (PORT d[5] (9192:9192:9192) (8060:8060:8060))
        (PORT d[6] (11972:11972:11972) (10542:10542:10542))
        (PORT d[7] (4561:4561:4561) (4172:4172:4172))
        (PORT d[8] (8686:8686:8686) (7830:7830:7830))
        (PORT d[9] (5300:5300:5300) (4758:4758:4758))
        (PORT d[10] (10880:10880:10880) (9682:9682:9682))
        (PORT d[11] (6165:6165:6165) (5593:5593:5593))
        (PORT d[12] (8311:8311:8311) (7505:7505:7505))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT ena (12440:12440:12440) (14166:14166:14166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7266:7266:7266) (6463:6463:6463))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT ena (12440:12440:12440) (14166:14166:14166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8067:8067:8067) (6746:6746:6746))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (12444:12444:12444) (14170:14170:14170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (12444:12444:12444) (14170:14170:14170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6554:6554:6554) (5754:5754:5754))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (9339:9339:9339) (10472:10472:10472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4237:4237:4237))
        (PORT d[1] (7511:7511:7511) (6502:6502:6502))
        (PORT d[2] (9083:9083:9083) (8101:8101:8101))
        (PORT d[3] (8445:8445:8445) (7568:7568:7568))
        (PORT d[4] (5815:5815:5815) (4958:4958:4958))
        (PORT d[5] (5110:5110:5110) (4385:4385:4385))
        (PORT d[6] (7118:7118:7118) (6349:6349:6349))
        (PORT d[7] (2806:2806:2806) (2572:2572:2572))
        (PORT d[8] (4409:4409:4409) (4000:4000:4000))
        (PORT d[9] (4865:4865:4865) (4336:4336:4336))
        (PORT d[10] (5224:5224:5224) (4635:4635:4635))
        (PORT d[11] (6199:6199:6199) (5735:5735:5735))
        (PORT d[12] (5183:5183:5183) (4436:4436:4436))
        (PORT clk (2475:2475:2475) (2500:2500:2500))
        (PORT ena (9335:9335:9335) (10468:10468:10468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4480:4480:4480))
        (PORT clk (2475:2475:2475) (2500:2500:2500))
        (PORT ena (9335:9335:9335) (10468:10468:10468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (4636:4636:4636))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (9339:9339:9339) (10472:10472:10472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT d[0] (9339:9339:9339) (10472:10472:10472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6199:6199:6199) (5418:5418:5418))
        (PORT clk (2481:2481:2481) (2512:2512:2512))
        (PORT ena (11177:11177:11177) (12494:12494:12494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4141:4141:4141))
        (PORT d[1] (9433:9433:9433) (8212:8212:8212))
        (PORT d[2] (10021:10021:10021) (8885:8885:8885))
        (PORT d[3] (10836:10836:10836) (9661:9661:9661))
        (PORT d[4] (7379:7379:7379) (6379:6379:6379))
        (PORT d[5] (3122:3122:3122) (2615:2615:2615))
        (PORT d[6] (10404:10404:10404) (9091:9091:9091))
        (PORT d[7] (5197:5197:5197) (4719:4719:4719))
        (PORT d[8] (5823:5823:5823) (5197:5197:5197))
        (PORT d[9] (3209:3209:3209) (2690:2690:2690))
        (PORT d[10] (5275:5275:5275) (4689:4689:4689))
        (PORT d[11] (5332:5332:5332) (4805:4805:4805))
        (PORT d[12] (7197:7197:7197) (6453:6453:6453))
        (PORT clk (2478:2478:2478) (2508:2508:2508))
        (PORT ena (11173:11173:11173) (12490:12490:12490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (5304:5304:5304))
        (PORT clk (2478:2478:2478) (2508:2508:2508))
        (PORT ena (11173:11173:11173) (12490:12490:12490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (2725:2725:2725))
        (PORT clk (2481:2481:2481) (2512:2512:2512))
        (PORT ena (11177:11177:11177) (12494:12494:12494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2512:2512:2512))
        (PORT d[0] (11177:11177:11177) (12494:12494:12494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (5795:5795:5795))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (9338:9338:9338) (10471:10471:10471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (4229:4229:4229))
        (PORT d[1] (7489:7489:7489) (6482:6482:6482))
        (PORT d[2] (8140:8140:8140) (7342:7342:7342))
        (PORT d[3] (8420:8420:8420) (7526:7526:7526))
        (PORT d[4] (5818:5818:5818) (4961:4961:4961))
        (PORT d[5] (5109:5109:5109) (4384:4384:4384))
        (PORT d[6] (6778:6778:6778) (6062:6062:6062))
        (PORT d[7] (3214:3214:3214) (2925:2925:2925))
        (PORT d[8] (4458:4458:4458) (4042:4042:4042))
        (PORT d[9] (4890:4890:4890) (4362:4362:4362))
        (PORT d[10] (5239:5239:5239) (4651:4651:4651))
        (PORT d[11] (5892:5892:5892) (5477:5477:5477))
        (PORT d[12] (4890:4890:4890) (4180:4180:4180))
        (PORT clk (2474:2474:2474) (2499:2499:2499))
        (PORT ena (9334:9334:9334) (10467:10467:10467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5165:5165:5165))
        (PORT clk (2474:2474:2474) (2499:2499:2499))
        (PORT ena (9334:9334:9334) (10467:10467:10467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5431:5431:5431) (4602:4602:4602))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (9338:9338:9338) (10471:10471:10471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT d[0] (9338:9338:9338) (10471:10471:10471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~232\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1383:1383:1383))
        (PORT datab (2842:2842:2842) (2450:2450:2450))
        (PORT datac (3555:3555:3555) (3275:3275:3275))
        (PORT datad (2592:2592:2592) (2246:2246:2246))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~233\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2956:2956:2956) (2460:2460:2460))
        (PORT datab (2732:2732:2732) (2346:2346:2346))
        (PORT datac (3555:3555:3555) (3275:3275:3275))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~234\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (4535:4535:4535) (4020:4020:4020))
        (PORT datac (4670:4670:4670) (4233:4233:4233))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[20\]\~239\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4519:4519:4519) (4068:4068:4068))
        (PORT datab (2453:2453:2453) (2051:2051:2051))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (2706:2706:2706) (2267:2267:2267))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1328:1328:1328))
        (PORT datab (1929:1929:1929) (1630:1630:1630))
        (PORT datac (1074:1074:1074) (1029:1029:1029))
        (PORT datad (886:886:886) (747:747:747))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT asdata (1674:1674:1674) (1506:1506:1506))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1728:1728:1728))
        (PORT datab (2444:2444:2444) (2169:2169:2169))
        (PORT datad (1479:1479:1479) (1234:1234:1234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[20\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (715:715:715))
        (PORT datab (929:929:929) (805:805:805))
        (PORT datac (1723:1723:1723) (1421:1421:1421))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (PORT ena (1919:1919:1919) (1722:1722:1722))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[14\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (793:793:793))
        (PORT datab (920:920:920) (874:874:874))
        (PORT datac (1828:1828:1828) (1518:1518:1518))
        (PORT datad (787:787:787) (726:726:726))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2074:2074:2074))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1672:1672:1672))
        (PORT datab (798:798:798) (661:661:661))
        (PORT datad (1127:1127:1127) (904:904:904))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1252:1252:1252) (1125:1125:1125))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (1773:1773:1773))
        (PORT datab (981:981:981) (878:878:878))
        (PORT datac (870:870:870) (805:805:805))
        (PORT datad (332:332:332) (404:404:404))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (2941:2941:2941))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (13848:13848:13848) (15728:15728:15728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6036:6036:6036) (5357:5357:5357))
        (PORT d[1] (10301:10301:10301) (9206:9206:9206))
        (PORT d[2] (9387:9387:9387) (8294:8294:8294))
        (PORT d[3] (9589:9589:9589) (8523:8523:8523))
        (PORT d[4] (10743:10743:10743) (9251:9251:9251))
        (PORT d[5] (7708:7708:7708) (6746:6746:6746))
        (PORT d[6] (10373:10373:10373) (9124:9124:9124))
        (PORT d[7] (7049:7049:7049) (6388:6388:6388))
        (PORT d[8] (7120:7120:7120) (6427:6427:6427))
        (PORT d[9] (9670:9670:9670) (8292:8292:8292))
        (PORT d[10] (9736:9736:9736) (8652:8652:8652))
        (PORT d[11] (4616:4616:4616) (4204:4204:4204))
        (PORT d[12] (7104:7104:7104) (6423:6423:6423))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (13844:13844:13844) (15724:15724:15724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (4550:4550:4550))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (13844:13844:13844) (15724:15724:15724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9275:9275:9275) (7836:7836:7836))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (13848:13848:13848) (15728:15728:15728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT d[0] (13848:13848:13848) (15728:15728:15728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3263:3263:3263))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (13158:13158:13158) (14961:14961:14961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (3843:3843:3843))
        (PORT d[1] (10646:10646:10646) (9517:9517:9517))
        (PORT d[2] (9438:9438:9438) (8368:8368:8368))
        (PORT d[3] (10055:10055:10055) (8944:8944:8944))
        (PORT d[4] (11165:11165:11165) (9640:9640:9640))
        (PORT d[5] (8452:8452:8452) (7411:7411:7411))
        (PORT d[6] (10752:10752:10752) (9457:9457:9457))
        (PORT d[7] (3754:3754:3754) (3442:3442:3442))
        (PORT d[8] (7885:7885:7885) (7115:7115:7115))
        (PORT d[9] (10105:10105:10105) (8683:8683:8683))
        (PORT d[10] (10120:10120:10120) (8998:8998:8998))
        (PORT d[11] (4981:4981:4981) (4537:4537:4537))
        (PORT d[12] (7537:7537:7537) (6813:6813:6813))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (13154:13154:13154) (14957:14957:14957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3618:3618:3618))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (13154:13154:13154) (14957:14957:14957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9625:9625:9625) (8147:8147:8147))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (13158:13158:13158) (14961:14961:14961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (13158:13158:13158) (14961:14961:14961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2083:2083:2083))
        (PORT datab (2808:2808:2808) (2251:2251:2251))
        (PORT datac (3609:3609:3609) (3149:3149:3149))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3281:3281:3281))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT ena (13501:13501:13501) (15340:15340:15340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6706:6706:6706) (5924:5924:5924))
        (PORT d[1] (10625:10625:10625) (9504:9504:9504))
        (PORT d[2] (9746:9746:9746) (8623:8623:8623))
        (PORT d[3] (9971:9971:9971) (8868:8868:8868))
        (PORT d[4] (11158:11158:11158) (9632:9632:9632))
        (PORT d[5] (8083:8083:8083) (7080:7080:7080))
        (PORT d[6] (10735:10735:10735) (9445:9445:9445))
        (PORT d[7] (3290:3290:3290) (3029:3029:3029))
        (PORT d[8] (7518:7518:7518) (6788:6788:6788))
        (PORT d[9] (10058:10058:10058) (8639:8639:8639))
        (PORT d[10] (10113:10113:10113) (8990:8990:8990))
        (PORT d[11] (5003:5003:5003) (4550:4550:4550))
        (PORT d[12] (7489:7489:7489) (6769:6769:6769))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT ena (13497:13497:13497) (15336:15336:15336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4148:4148:4148))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT ena (13497:13497:13497) (15336:15336:15336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9634:9634:9634) (8154:8154:8154))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT ena (13501:13501:13501) (15340:15340:15340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (13501:13501:13501) (15340:15340:15340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2520:2520:2520))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5971:5971:5971) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4335:4335:4335))
        (PORT d[1] (3309:3309:3309) (2849:2849:2849))
        (PORT d[2] (3715:3715:3715) (3216:3216:3216))
        (PORT d[3] (3115:3115:3115) (2723:2723:2723))
        (PORT d[4] (4465:4465:4465) (3875:3875:3875))
        (PORT d[5] (6739:6739:6739) (5960:5960:5960))
        (PORT d[6] (5143:5143:5143) (4487:4487:4487))
        (PORT d[7] (7541:7541:7541) (6919:6919:6919))
        (PORT d[8] (4342:4342:4342) (3877:3877:3877))
        (PORT d[9] (7086:7086:7086) (6246:6246:6246))
        (PORT d[10] (3713:3713:3713) (3225:3225:3225))
        (PORT d[11] (4098:4098:4098) (3691:3691:3691))
        (PORT d[12] (2712:2712:2712) (2323:2323:2323))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (PORT ena (5967:5967:5967) (6624:6624:6624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3123:3123:3123))
        (PORT clk (2515:2515:2515) (2541:2541:2541))
        (PORT ena (5967:5967:5967) (6624:6624:6624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3338:3338:3338))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5971:5971:5971) (6628:6628:6628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT d[0] (5971:5971:5971) (6628:6628:6628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a377\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3660:3660:3660) (3192:3192:3192))
        (PORT datac (3147:3147:3147) (2561:2561:2561))
        (PORT datad (1381:1381:1381) (1128:1128:1128))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3868:3868:3868) (3508:3508:3508))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (3574:3574:3574) (3080:3080:3080))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2579:2579:2579))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (13508:13508:13508) (15347:15347:15347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6345:6345:6345) (5624:5624:5624))
        (PORT d[1] (10649:10649:10649) (9523:9523:9523))
        (PORT d[2] (9043:9043:9043) (8013:8013:8013))
        (PORT d[3] (9668:9668:9668) (8602:8602:8602))
        (PORT d[4] (11156:11156:11156) (9610:9610:9610))
        (PORT d[5] (8111:8111:8111) (7097:7097:7097))
        (PORT d[6] (10775:10775:10775) (9475:9475:9475))
        (PORT d[7] (3753:3753:3753) (3418:3418:3418))
        (PORT d[8] (7506:7506:7506) (6779:6779:6779))
        (PORT d[9] (10051:10051:10051) (8632:8632:8632))
        (PORT d[10] (9743:9743:9743) (8665:8665:8665))
        (PORT d[11] (5007:5007:5007) (4549:4549:4549))
        (PORT d[12] (7482:7482:7482) (6761:6761:6761))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (13504:13504:13504) (15343:15343:15343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7718:7718:7718) (6895:6895:6895))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (13504:13504:13504) (15343:15343:15343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9585:9585:9585) (8114:8114:8114))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (13508:13508:13508) (15347:15347:15347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT d[0] (13508:13508:13508) (15347:15347:15347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (2904:2904:2904))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT ena (11557:11557:11557) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (3797:3797:3797))
        (PORT d[1] (9674:9674:9674) (8503:8503:8503))
        (PORT d[2] (9239:9239:9239) (8188:8188:8188))
        (PORT d[3] (10461:10461:10461) (9323:9323:9323))
        (PORT d[4] (6888:6888:6888) (5972:5972:5972))
        (PORT d[5] (4327:4327:4327) (3678:3678:3678))
        (PORT d[6] (10034:10034:10034) (8758:8758:8758))
        (PORT d[7] (4806:4806:4806) (4376:4376:4376))
        (PORT d[8] (5071:5071:5071) (4531:4531:4531))
        (PORT d[9] (9154:9154:9154) (7988:7988:7988))
        (PORT d[10] (9604:9604:9604) (8476:8476:8476))
        (PORT d[11] (4945:4945:4945) (4470:4470:4470))
        (PORT d[12] (6729:6729:6729) (6034:6034:6034))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (11553:11553:11553) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (4615:4615:4615))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (11553:11553:11553) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9113:9113:9113) (7835:7835:7835))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT ena (11557:11557:11557) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT d[0] (11557:11557:11557) (12906:12906:12906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (2989:2989:2989))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT ena (13856:13856:13856) (15735:15735:15735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5966:5966:5966) (5293:5293:5293))
        (PORT d[1] (10259:10259:10259) (9171:9171:9171))
        (PORT d[2] (8648:8648:8648) (7658:7658:7658))
        (PORT d[3] (9282:9282:9282) (8252:8252:8252))
        (PORT d[4] (10741:10741:10741) (9230:9230:9230))
        (PORT d[5] (7738:7738:7738) (6765:6765:6765))
        (PORT d[6] (10806:10806:10806) (9486:9486:9486))
        (PORT d[7] (7006:7006:7006) (6355:6355:6355))
        (PORT d[8] (7119:7119:7119) (6426:6426:6426))
        (PORT d[9] (9663:9663:9663) (8284:8284:8284))
        (PORT d[10] (9366:9366:9366) (8326:8326:8326))
        (PORT d[11] (4968:4968:4968) (4498:4498:4498))
        (PORT d[12] (7097:7097:7097) (6416:6416:6416))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (13852:13852:13852) (15731:15731:15731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5006:5006:5006))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (13852:13852:13852) (15731:15731:15731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9187:9187:9187) (7755:7755:7755))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT ena (13856:13856:13856) (15735:15735:15735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT d[0] (13856:13856:13856) (15735:15735:15735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1299:1299:1299))
        (PORT datab (3656:3656:3656) (3188:3188:3188))
        (PORT datac (2323:2323:2323) (2039:2039:2039))
        (PORT datad (3573:3573:3573) (3079:3079:3079))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3571:3571:3571))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT ena (13157:13157:13157) (14960:14960:14960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (3856:3856:3856))
        (PORT d[1] (11061:11061:11061) (9906:9906:9906))
        (PORT d[2] (9439:9439:9439) (8369:8369:8369))
        (PORT d[3] (10064:10064:10064) (8963:8963:8963))
        (PORT d[4] (11588:11588:11588) (10018:10018:10018))
        (PORT d[5] (8495:8495:8495) (7445:7445:7445))
        (PORT d[6] (11568:11568:11568) (10168:10168:10168))
        (PORT d[7] (3731:3731:3731) (3425:3425:3425))
        (PORT d[8] (7917:7917:7917) (7143:7143:7143))
        (PORT d[9] (10449:10449:10449) (8993:8993:8993))
        (PORT d[10] (10119:10119:10119) (9004:9004:9004))
        (PORT d[11] (5755:5755:5755) (5210:5210:5210))
        (PORT d[12] (7882:7882:7882) (7124:7124:7124))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (PORT ena (13153:13153:13153) (14956:14956:14956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4023:4023:4023))
        (PORT clk (2519:2519:2519) (2545:2545:2545))
        (PORT ena (13153:13153:13153) (14956:14956:14956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9954:9954:9954) (8444:8444:8444))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT ena (13157:13157:13157) (14960:14960:14960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT d[0] (13157:13157:13157) (14960:14960:14960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3247:3247:3247) (2631:2631:2631))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (3605:3605:3605) (3145:3145:3145))
        (PORT datad (2472:2472:2472) (2090:2090:2090))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (2892:2892:2892))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (11908:11908:11908) (13297:13297:13297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3468:3468:3468))
        (PORT d[1] (9642:9642:9642) (8476:8476:8476))
        (PORT d[2] (9240:9240:9240) (8187:8187:8187))
        (PORT d[3] (10454:10454:10454) (9316:9316:9316))
        (PORT d[4] (6593:6593:6593) (5683:5683:5683))
        (PORT d[5] (3920:3920:3920) (3334:3334:3334))
        (PORT d[6] (7660:7660:7660) (6684:6684:6684))
        (PORT d[7] (4752:4752:4752) (4322:4322:4322))
        (PORT d[8] (5122:5122:5122) (4573:4573:4573))
        (PORT d[9] (9111:9111:9111) (7952:7952:7952))
        (PORT d[10] (9597:9597:9597) (8468:8468:8468))
        (PORT d[11] (4904:4904:4904) (4433:4433:4433))
        (PORT d[12] (6393:6393:6393) (5736:5736:5736))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (11904:11904:11904) (13293:13293:13293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2315:2315:2315))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (11904:11904:11904) (13293:13293:13293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8658:8658:8658) (7438:7438:7438))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (11908:11908:11908) (13297:13297:13297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (11908:11908:11908) (13297:13297:13297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3227:3227:3227) (2956:2956:2956))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (13503:13503:13503) (15333:15333:15333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (5329:5329:5329))
        (PORT d[1] (10250:10250:10250) (9150:9150:9150))
        (PORT d[2] (9004:9004:9004) (7978:7978:7978))
        (PORT d[3] (9603:9603:9603) (8539:8539:8539))
        (PORT d[4] (10781:10781:10781) (9286:9286:9286))
        (PORT d[5] (8061:8061:8061) (7057:7057:7057))
        (PORT d[6] (10416:10416:10416) (9159:9159:9159))
        (PORT d[7] (2884:2884:2884) (2662:2662:2662))
        (PORT d[8] (7451:7451:7451) (6724:6724:6724))
        (PORT d[9] (9744:9744:9744) (8353:8353:8353))
        (PORT d[10] (9785:9785:9785) (8692:8692:8692))
        (PORT d[11] (4617:4617:4617) (4205:4205:4205))
        (PORT d[12] (7178:7178:7178) (6484:6484:6484))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (PORT ena (13499:13499:13499) (15329:15329:15329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7055:7055:7055) (6305:6305:6305))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (PORT ena (13499:13499:13499) (15329:15329:15329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9253:9253:9253) (7819:7819:7819))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (13503:13503:13503) (15333:15333:15333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT d[0] (13503:13503:13503) (15333:15333:15333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (2954:2954:2954))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (13509:13509:13509) (15348:15348:15348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (5631:5631:5631))
        (PORT d[1] (10254:10254:10254) (9161:9161:9161))
        (PORT d[2] (9043:9043:9043) (8012:8012:8012))
        (PORT d[3] (9674:9674:9674) (8601:8601:8601))
        (PORT d[4] (10749:10749:10749) (9258:9258:9258))
        (PORT d[5] (8067:8067:8067) (7063:7063:7063))
        (PORT d[6] (10381:10381:10381) (9131:9131:9131))
        (PORT d[7] (3317:3317:3317) (3041:3041:3041))
        (PORT d[8] (7467:7467:7467) (6742:6742:6742))
        (PORT d[9] (9717:9717:9717) (8335:8335:8335))
        (PORT d[10] (9743:9743:9743) (8659:8659:8659))
        (PORT d[11] (4604:4604:4604) (4196:4196:4196))
        (PORT d[12] (7149:7149:7149) (6464:6464:6464))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (13505:13505:13505) (15344:15344:15344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (5329:5329:5329))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (13505:13505:13505) (15344:15344:15344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9254:9254:9254) (7820:7820:7820))
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT ena (13509:13509:13509) (15348:15348:15348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2544:2544:2544))
        (PORT d[0] (13509:13509:13509) (15348:15348:15348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3314:3314:3314) (2737:2737:2737))
        (PORT datab (3659:3659:3659) (3191:3191:3191))
        (PORT datac (1905:1905:1905) (1686:1686:1686))
        (PORT datad (3571:3571:3571) (3076:3076:3076))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2546:2546:2546))
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT ena (11920:11920:11920) (13308:13308:13308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (3752:3752:3752))
        (PORT d[1] (9698:9698:9698) (8520:8520:8520))
        (PORT d[2] (9194:9194:9194) (8146:8146:8146))
        (PORT d[3] (10071:10071:10071) (8973:8973:8973))
        (PORT d[4] (6560:6560:6560) (5669:5669:5669))
        (PORT d[5] (4009:4009:4009) (3410:3410:3410))
        (PORT d[6] (9618:9618:9618) (8389:8389:8389))
        (PORT d[7] (4405:4405:4405) (4005:4005:4005))
        (PORT d[8] (5118:5118:5118) (4569:4569:4569))
        (PORT d[9] (9069:9069:9069) (7914:7914:7914))
        (PORT d[10] (9576:9576:9576) (8444:8444:8444))
        (PORT d[11] (4879:4879:4879) (4403:4403:4403))
        (PORT d[12] (6427:6427:6427) (5760:5760:5760))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11916:11916:11916) (13304:13304:13304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3658:3658:3658) (3164:3164:3164))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11916:11916:11916) (13304:13304:13304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8691:8691:8691) (7465:7465:7465))
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT ena (11920:11920:11920) (13308:13308:13308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT d[0] (11920:11920:11920) (13308:13308:13308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1337:1337:1337))
        (PORT datab (3656:3656:3656) (3187:3187:3187))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1437:1437:1437) (1203:1203:1203))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3865:3865:3865) (3505:3505:3505))
        (PORT datab (265:265:265) (271:271:271))
        (PORT datac (3978:3978:3978) (3550:3550:3550))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1453:1453:1453))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (2984:2984:2984))
        (PORT d[1] (2831:2831:2831) (2538:2538:2538))
        (PORT d[2] (2916:2916:2916) (2676:2676:2676))
        (PORT d[3] (2449:2449:2449) (2239:2239:2239))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (6306:6306:6306) (7006:7006:7006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7366:7366:7366) (6616:6616:6616))
        (PORT d[1] (3688:3688:3688) (3185:3185:3185))
        (PORT d[2] (3671:3671:3671) (3184:3184:3184))
        (PORT d[3] (3124:3124:3124) (2744:2744:2744))
        (PORT d[4] (3331:3331:3331) (2893:2893:2893))
        (PORT d[5] (6684:6684:6684) (5906:5906:5906))
        (PORT d[6] (4766:4766:4766) (4151:4151:4151))
        (PORT d[7] (7239:7239:7239) (6646:6646:6646))
        (PORT d[8] (3907:3907:3907) (3498:3498:3498))
        (PORT d[9] (7110:7110:7110) (6269:6269:6269))
        (PORT d[10] (3648:3648:3648) (3163:3163:3163))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT ena (6302:6302:6302) (7002:7002:7002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2118:2118:2118))
        (PORT clk (2506:2506:2506) (2532:2532:2532))
        (PORT ena (6302:6302:6302) (7002:7002:7002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3005:3005:3005))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (6306:6306:6306) (7006:7006:7006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT d[0] (6306:6306:6306) (7006:7006:7006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3872:3872:3872) (3513:3513:3513))
        (PORT datab (3658:3658:3658) (3190:3190:3190))
        (PORT datac (1799:1799:1799) (1492:1492:1492))
        (PORT datad (3572:3572:3572) (3077:3077:3077))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[25\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (269:269:269) (277:277:277))
        (PORT datac (3976:3976:3976) (3548:3548:3548))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (711:711:711))
        (PORT datab (2452:2452:2452) (2060:2060:2060))
        (PORT datad (1695:1695:1695) (1497:1497:1497))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (532:532:532))
        (PORT datab (866:866:866) (731:731:731))
        (PORT datac (1116:1116:1116) (983:983:983))
        (PORT datad (1000:1000:1000) (945:945:945))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (792:792:792))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datac (1129:1129:1129) (968:968:968))
        (PORT datad (762:762:762) (629:629:629))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (435:435:435))
        (PORT datab (1220:1220:1220) (1061:1061:1061))
        (PORT datac (1546:1546:1546) (1316:1316:1316))
        (PORT datad (235:235:235) (245:245:245))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[25\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1402:1402:1402))
        (PORT datab (1749:1749:1749) (1567:1567:1567))
        (PORT datac (1653:1653:1653) (1481:1481:1481))
        (PORT datad (1487:1487:1487) (1291:1291:1291))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[25\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (275:275:275) (284:284:284))
        (PORT datac (1129:1129:1129) (968:968:968))
        (PORT datad (720:720:720) (579:579:579))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2141:2141:2141) (2073:2073:2073))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1136:1136:1136))
        (PORT datab (1372:1372:1372) (1203:1203:1203))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (893:893:893) (821:821:821))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2525:2525:2525) (2258:2258:2258))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (PORT sload (1823:1823:1823) (1856:1856:1856))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1538:1538:1538) (1408:1408:1408))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4968:4968:4968) (4451:4451:4451))
        (PORT datab (4278:4278:4278) (3813:3813:3813))
        (PORT datac (4655:4655:4655) (4037:4037:4037))
        (PORT datad (2748:2748:2748) (2317:2317:2317))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (3382:3382:3382))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (12099:12099:12099) (13786:13786:13786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3483:3483:3483))
        (PORT d[1] (10296:10296:10296) (8950:8950:8950))
        (PORT d[2] (10497:10497:10497) (9446:9446:9446))
        (PORT d[3] (8740:8740:8740) (7758:7758:7758))
        (PORT d[4] (7534:7534:7534) (6609:6609:6609))
        (PORT d[5] (8001:8001:8001) (6775:6775:6775))
        (PORT d[6] (8798:8798:8798) (7934:7934:7934))
        (PORT d[7] (4522:4522:4522) (4129:4129:4129))
        (PORT d[8] (5675:5675:5675) (5193:5193:5193))
        (PORT d[9] (4918:4918:4918) (4421:4421:4421))
        (PORT d[10] (8010:8010:8010) (7184:7184:7184))
        (PORT d[11] (6555:6555:6555) (5942:5942:5942))
        (PORT d[12] (7579:7579:7579) (6583:6583:6583))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (12095:12095:12095) (13782:13782:13782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8823:8823:8823) (7986:7986:7986))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (12095:12095:12095) (13782:13782:13782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10764:10764:10764) (9165:9165:9165))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (12099:12099:12099) (13786:13786:13786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT d[0] (12099:12099:12099) (13786:13786:13786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6741:6741:6741) (5799:5799:5799))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (12649:12649:12649) (14110:14110:14110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (3946:3946:3946))
        (PORT d[1] (8495:8495:8495) (7444:7444:7444))
        (PORT d[2] (7993:7993:7993) (7045:7045:7045))
        (PORT d[3] (9277:9277:9277) (8253:8253:8253))
        (PORT d[4] (8561:8561:8561) (7510:7510:7510))
        (PORT d[5] (6213:6213:6213) (5405:5405:5405))
        (PORT d[6] (8762:8762:8762) (7622:7622:7622))
        (PORT d[7] (6660:6660:6660) (6044:6044:6044))
        (PORT d[8] (7112:7112:7112) (6385:6385:6385))
        (PORT d[9] (7988:7988:7988) (6943:6943:6943))
        (PORT d[10] (8299:8299:8299) (7307:7307:7307))
        (PORT d[11] (3743:3743:3743) (3378:3378:3378))
        (PORT d[12] (5182:5182:5182) (4644:4644:4644))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (12645:12645:12645) (14106:14106:14106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (5509:5509:5509))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (12645:12645:12645) (14106:14106:14106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7510:7510:7510) (6416:6416:6416))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (12649:12649:12649) (14110:14110:14110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT d[0] (12649:12649:12649) (14110:14110:14110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (1812:1812:1812))
        (PORT datab (3255:3255:3255) (3000:3000:3000))
        (PORT datac (3036:3036:3036) (2618:2618:2618))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2615:2615:2615))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (6299:6299:6299) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (4297:4297:4297))
        (PORT d[1] (3719:3719:3719) (3206:3206:3206))
        (PORT d[2] (3769:3769:3769) (3265:3265:3265))
        (PORT d[3] (3072:3072:3072) (2690:2690:2690))
        (PORT d[4] (4090:4090:4090) (3539:3539:3539))
        (PORT d[5] (6733:6733:6733) (5947:5947:5947))
        (PORT d[6] (3302:3302:3302) (2830:2830:2830))
        (PORT d[7] (7526:7526:7526) (6901:6901:6901))
        (PORT d[8] (3900:3900:3900) (3490:3490:3490))
        (PORT d[9] (7130:7130:7130) (6284:6284:6284))
        (PORT d[10] (3670:3670:3670) (3189:3189:3189))
        (PORT d[11] (4126:4126:4126) (3712:3712:3712))
        (PORT d[12] (4678:4678:4678) (4134:4134:4134))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT ena (6295:6295:6295) (6995:6995:6995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2400:2400:2400))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT ena (6295:6295:6295) (6995:6995:6995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3039:3039:3039))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (6299:6299:6299) (6999:6999:6999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT d[0] (6299:6299:6299) (6999:6999:6999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2319:2319:2319))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (11168:11168:11168) (12486:12486:12486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4149:4149:4149))
        (PORT d[1] (9432:9432:9432) (8211:8211:8211))
        (PORT d[2] (10004:10004:10004) (8874:8874:8874))
        (PORT d[3] (10818:10818:10818) (9641:9641:9641))
        (PORT d[4] (7380:7380:7380) (6380:6380:6380))
        (PORT d[5] (3503:3503:3503) (2939:2939:2939))
        (PORT d[6] (10374:10374:10374) (9068:9068:9068))
        (PORT d[7] (5182:5182:5182) (4700:4700:4700))
        (PORT d[8] (5837:5837:5837) (5212:5212:5212))
        (PORT d[9] (4837:4837:4837) (4300:4300:4300))
        (PORT d[10] (7089:7089:7089) (6298:6298:6298))
        (PORT d[11] (5773:5773:5773) (5214:5214:5214))
        (PORT d[12] (3084:3084:3084) (2590:2590:2590))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT ena (11164:11164:11164) (12482:12482:12482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5979:5979:5979) (5385:5385:5385))
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (PORT ena (11164:11164:11164) (12482:12482:12482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9420:9420:9420) (8103:8103:8103))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (11168:11168:11168) (12486:12486:12486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT d[0] (11168:11168:11168) (12486:12486:12486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3381:3381:3381) (2851:2851:2851))
        (PORT datab (2877:2877:2877) (2466:2466:2466))
        (PORT datac (3205:3205:3205) (2960:2960:2960))
        (PORT datad (1135:1135:1135) (974:974:974))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (2878:2878:2878) (2468:2468:2468))
        (PORT datac (5002:5002:5002) (4465:4465:4465))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6916:6916:6916) (6025:6025:6025))
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT ena (14927:14927:14927) (16933:16933:16933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6028:6028:6028) (5415:5415:5415))
        (PORT d[1] (9156:9156:9156) (8158:8158:8158))
        (PORT d[2] (7492:7492:7492) (6619:6619:6619))
        (PORT d[3] (8126:8126:8126) (7206:7206:7206))
        (PORT d[4] (9528:9528:9528) (8130:8130:8130))
        (PORT d[5] (6603:6603:6603) (5752:5752:5752))
        (PORT d[6] (9673:9673:9673) (8474:8474:8474))
        (PORT d[7] (5566:5566:5566) (5071:5071:5071))
        (PORT d[8] (5948:5948:5948) (5378:5378:5378))
        (PORT d[9] (8492:8492:8492) (7231:7231:7231))
        (PORT d[10] (8233:8233:8233) (7303:7303:7303))
        (PORT d[11] (6400:6400:6400) (5758:5758:5758))
        (PORT d[12] (5937:5937:5937) (5376:5376:5376))
        (PORT clk (2452:2452:2452) (2479:2479:2479))
        (PORT ena (14923:14923:14923) (16929:16929:16929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4319:4319:4319))
        (PORT clk (2452:2452:2452) (2479:2479:2479))
        (PORT ena (14923:14923:14923) (16929:16929:16929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8074:8074:8074) (6765:6765:6765))
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT ena (14927:14927:14927) (16933:16933:16933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2483:2483:2483))
        (PORT d[0] (14927:14927:14927) (16933:16933:16933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (5560:5560:5560))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13361:13361:13361) (14901:14901:14901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (4394:4394:4394))
        (PORT d[1] (7753:7753:7753) (6773:6773:6773))
        (PORT d[2] (7561:7561:7561) (6645:6645:6645))
        (PORT d[3] (8506:8506:8506) (7563:7563:7563))
        (PORT d[4] (7715:7715:7715) (6741:6741:6741))
        (PORT d[5] (5440:5440:5440) (4715:4715:4715))
        (PORT d[6] (8006:8006:8006) (6948:6948:6948))
        (PORT d[7] (5931:5931:5931) (5391:5391:5391))
        (PORT d[8] (6309:6309:6309) (5661:5661:5661))
        (PORT d[9] (7188:7188:7188) (6232:6232:6232))
        (PORT d[10] (7150:7150:7150) (6306:6306:6306))
        (PORT d[11] (5340:5340:5340) (4880:4880:4880))
        (PORT d[12] (4364:4364:4364) (3910:3910:3910))
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (PORT ena (13357:13357:13357) (14897:14897:14897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7591:7591:7591) (6887:6887:6887))
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (PORT ena (13357:13357:13357) (14897:14897:14897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (5721:5721:5721))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13361:13361:13361) (14901:14901:14901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT d[0] (13361:13361:13361) (14901:14901:14901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6053:6053:6053) (5187:5187:5187))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13717:13717:13717) (15297:15297:15297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5691:5691:5691) (5106:5106:5106))
        (PORT d[1] (7350:7350:7350) (6405:6405:6405))
        (PORT d[2] (7150:7150:7150) (6272:6272:6272))
        (PORT d[3] (8119:8119:8119) (7216:7216:7216))
        (PORT d[4] (7339:7339:7339) (6397:6397:6397))
        (PORT d[5] (5068:5068:5068) (4389:4389:4389))
        (PORT d[6] (7628:7628:7628) (6611:6611:6611))
        (PORT d[7] (5546:5546:5546) (5047:5047:5047))
        (PORT d[8] (5475:5475:5475) (4918:4918:4918))
        (PORT d[9] (6798:6798:6798) (5882:5882:5882))
        (PORT d[10] (6724:6724:6724) (5924:5924:5924))
        (PORT d[11] (4974:4974:4974) (4552:4552:4552))
        (PORT d[12] (4286:4286:4286) (3828:3828:3828))
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (PORT ena (13713:13713:13713) (15293:15293:15293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4047:4047:4047))
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (PORT ena (13713:13713:13713) (15293:15293:15293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6344:6344:6344) (5386:5386:5386))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13717:13717:13717) (15297:15297:15297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT d[0] (13717:13717:13717) (15297:15297:15297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6450:6450:6450) (5541:5541:5541))
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT ena (13352:13352:13352) (14893:14893:14893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5210:5210:5210) (4652:4652:4652))
        (PORT d[1] (8154:8154:8154) (7123:7123:7123))
        (PORT d[2] (7545:7545:7545) (6637:6637:6637))
        (PORT d[3] (8507:8507:8507) (7564:7564:7564))
        (PORT d[4] (8097:8097:8097) (7084:7084:7084))
        (PORT d[5] (5399:5399:5399) (4679:4679:4679))
        (PORT d[6] (8044:8044:8044) (6983:6983:6983))
        (PORT d[7] (6259:6259:6259) (5684:5684:5684))
        (PORT d[8] (6317:6317:6317) (5670:5670:5670))
        (PORT d[9] (7520:7520:7520) (6528:6528:6528))
        (PORT d[10] (7151:7151:7151) (6306:6306:6306))
        (PORT d[11] (3738:3738:3738) (3365:3365:3365))
        (PORT d[12] (4791:4791:4791) (4296:4296:4296))
        (PORT clk (2450:2450:2450) (2478:2478:2478))
        (PORT ena (13348:13348:13348) (14889:14889:14889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (4958:4958:4958))
        (PORT clk (2450:2450:2450) (2478:2478:2478))
        (PORT ena (13348:13348:13348) (14889:14889:14889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7194:7194:7194) (6127:6127:6127))
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT ena (13352:13352:13352) (14893:14893:14893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT d[0] (13352:13352:13352) (14893:14893:14893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4959:4959:4959) (4441:4441:4441))
        (PORT datab (1250:1250:1250) (1048:1048:1048))
        (PORT datac (4650:4650:4650) (4030:4030:4030))
        (PORT datad (1131:1131:1131) (974:974:974))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4957:4957:4957) (4438:4438:4438))
        (PORT datab (1619:1619:1619) (1411:1411:1411))
        (PORT datac (1151:1151:1151) (1001:1001:1001))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6482:6482:6482) (5569:5569:5569))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (4562:4562:4562) (4943:4943:4943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (4655:4655:4655))
        (PORT d[1] (8125:8125:8125) (7102:7102:7102))
        (PORT d[2] (7587:7587:7587) (6675:6675:6675))
        (PORT d[3] (8873:8873:8873) (7886:7886:7886))
        (PORT d[4] (8143:8143:8143) (7128:7128:7128))
        (PORT d[5] (5442:5442:5442) (4713:4713:4713))
        (PORT d[6] (8045:8045:8045) (6983:6983:6983))
        (PORT d[7] (6273:6273:6273) (5701:5701:5701))
        (PORT d[8] (6287:6287:6287) (5644:5644:5644))
        (PORT d[9] (7558:7558:7558) (6562:6562:6562))
        (PORT d[10] (7113:7113:7113) (6271:6271:6271))
        (PORT d[11] (3690:3690:3690) (3324:3324:3324))
        (PORT d[12] (4789:4789:4789) (4297:4297:4297))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (4558:4558:4558) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3046:3046:3046) (2768:2768:2768))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (4558:4558:4558) (4939:4939:4939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7152:7152:7152) (6095:6095:6095))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (4562:4562:4562) (4943:4943:4943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT d[0] (4562:4562:4562) (4943:4943:4943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5654:5654:5654) (4839:4839:4839))
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT ena (13718:13718:13718) (15298:15298:15298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5690:5690:5690) (5105:5105:5105))
        (PORT d[1] (7352:7352:7352) (6404:6404:6404))
        (PORT d[2] (6766:6766:6766) (5926:5926:5926))
        (PORT d[3] (8112:8112:8112) (7208:7208:7208))
        (PORT d[4] (7341:7341:7341) (6399:6399:6399))
        (PORT d[5] (5841:5841:5841) (5077:5077:5077))
        (PORT d[6] (7615:7615:7615) (6594:6594:6594))
        (PORT d[7] (2932:2932:2932) (2709:2709:2709))
        (PORT d[8] (5512:5512:5512) (4952:4952:4952))
        (PORT d[9] (6823:6823:6823) (5900:5900:5900))
        (PORT d[10] (6749:6749:6749) (5941:5941:5941))
        (PORT d[11] (7002:7002:7002) (6404:6404:6404))
        (PORT d[12] (4267:4267:4267) (3812:3812:3812))
        (PORT clk (2450:2450:2450) (2478:2478:2478))
        (PORT ena (13714:13714:13714) (15294:15294:15294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (5730:5730:5730))
        (PORT clk (2450:2450:2450) (2478:2478:2478))
        (PORT ena (13714:13714:13714) (15294:15294:15294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6385:6385:6385) (5420:5420:5420))
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT ena (13718:13718:13718) (15298:15298:15298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2482:2482:2482))
        (PORT d[0] (13718:13718:13718) (15298:15298:15298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7280:7280:7280) (6380:6380:6380))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (15280:15280:15280) (17334:17334:17334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (5379:5379:5379))
        (PORT d[1] (8701:8701:8701) (7750:7750:7750))
        (PORT d[2] (7119:7119:7119) (6289:6289:6289))
        (PORT d[3] (8039:8039:8039) (7125:7125:7125))
        (PORT d[4] (9160:9160:9160) (7815:7815:7815))
        (PORT d[5] (6552:6552:6552) (5702:5702:5702))
        (PORT d[6] (8895:8895:8895) (7798:7798:7798))
        (PORT d[7] (4918:4918:4918) (4544:4544:4544))
        (PORT d[8] (5894:5894:5894) (5325:5325:5325))
        (PORT d[9] (8188:8188:8188) (6957:6957:6957))
        (PORT d[10] (8163:8163:8163) (7236:7236:7236))
        (PORT d[11] (5987:5987:5987) (5399:5399:5399))
        (PORT d[12] (5631:5631:5631) (5099:5099:5099))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (15276:15276:15276) (17330:17330:17330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7115:7115:7115) (6359:6359:6359))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (15276:15276:15276) (17330:17330:17330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7751:7751:7751) (6480:6480:6480))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (15280:15280:15280) (17334:17334:17334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT d[0] (15280:15280:15280) (17334:17334:17334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (5202:5202:5202))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (13709:13709:13709) (15289:15289:15289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4410:4410:4410))
        (PORT d[1] (7702:7702:7702) (6722:6722:6722))
        (PORT d[2] (7136:7136:7136) (6264:6264:6264))
        (PORT d[3] (8120:8120:8120) (7217:7217:7217))
        (PORT d[4] (7690:7690:7690) (6713:6713:6713))
        (PORT d[5] (5890:5890:5890) (5117:5117:5117))
        (PORT d[6] (7667:7667:7667) (6646:6646:6646))
        (PORT d[7] (2861:2861:2861) (2650:2650:2650))
        (PORT d[8] (5893:5893:5893) (5288:5288:5288))
        (PORT d[9] (7130:7130:7130) (6177:6177:6177))
        (PORT d[10] (6733:6733:6733) (5934:5934:5934))
        (PORT d[11] (6965:6965:6965) (6378:6378:6378))
        (PORT d[12] (4298:4298:4298) (3847:3847:3847))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (13705:13705:13705) (15285:15285:15285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5527:5527:5527) (4884:4884:4884))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (13705:13705:13705) (15285:15285:15285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6741:6741:6741) (5737:5737:5737))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (13709:13709:13709) (15289:15289:15289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT d[0] (13709:13709:13709) (15289:15289:15289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2101:2101:2101))
        (PORT datab (4708:4708:4708) (4068:4068:4068))
        (PORT datac (4906:4906:4906) (4406:4406:4406))
        (PORT datad (778:778:778) (666:666:666))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1332:1332:1332))
        (PORT datab (1275:1275:1275) (1072:1072:1072))
        (PORT datac (4904:4904:4904) (4403:4403:4403))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (4284:4284:4284) (3820:3820:3820))
        (PORT datac (4893:4893:4893) (4471:4471:4471))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[24\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (3743:3743:3743) (3239:3239:3239))
        (PORT datac (4898:4898:4898) (4477:4477:4477))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (787:787:787))
        (PORT datab (5120:5120:5120) (4325:4325:4325))
        (PORT datad (921:921:921) (817:817:817))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (532:532:532))
        (PORT datab (1138:1138:1138) (946:946:946))
        (PORT datac (1117:1117:1117) (984:984:984))
        (PORT datad (1001:1001:1001) (946:946:946))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[24\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1310:1310:1310))
        (PORT datab (1749:1749:1749) (1567:1567:1567))
        (PORT datac (1658:1658:1658) (1486:1486:1486))
        (PORT datad (890:890:890) (825:825:825))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (795:795:795))
        (PORT datab (485:485:485) (426:426:426))
        (PORT datac (1128:1128:1128) (967:967:967))
        (PORT datad (289:289:289) (350:350:350))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (818:818:818))
        (PORT datab (809:809:809) (660:660:660))
        (PORT datac (510:510:510) (444:444:444))
        (PORT datad (230:230:230) (238:238:238))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[24\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (791:791:791))
        (PORT datac (977:977:977) (930:930:930))
        (PORT datad (1873:1873:1873) (1625:1625:1625))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[24\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1475:1475:1475))
        (PORT datab (342:342:342) (368:368:368))
        (PORT datac (872:872:872) (821:821:821))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[23\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (742:742:742))
        (PORT datab (1361:1361:1361) (1182:1182:1182))
        (PORT datac (1264:1264:1264) (1157:1157:1157))
        (PORT datad (1318:1318:1318) (1209:1209:1209))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[23\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1492:1492:1492))
        (PORT datab (1686:1686:1686) (1478:1478:1478))
        (PORT datac (2100:2100:2100) (1789:1789:1789))
        (PORT datad (891:891:891) (826:826:826))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (795:795:795))
        (PORT datab (291:291:291) (299:299:299))
        (PORT datac (1128:1128:1128) (967:967:967))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1037:1037:1037))
        (PORT datab (863:863:863) (731:731:731))
        (PORT datac (1002:1002:1002) (940:940:940))
        (PORT datad (785:785:785) (678:678:678))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[23\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1349:1349:1349))
        (PORT datab (1512:1512:1512) (1266:1266:1266))
        (PORT datad (879:879:879) (815:815:815))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1457:1457:1457))
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3428:3428:3428))
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT ena (12091:12091:12091) (13778:13778:13778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (3836:3836:3836))
        (PORT d[1] (10281:10281:10281) (8926:8926:8926))
        (PORT d[2] (10486:10486:10486) (9438:9438:9438))
        (PORT d[3] (8370:8370:8370) (7431:7431:7431))
        (PORT d[4] (7512:7512:7512) (6583:6583:6583))
        (PORT d[5] (7620:7620:7620) (6440:6440:6440))
        (PORT d[6] (8455:8455:8455) (7631:7631:7631))
        (PORT d[7] (4475:4475:4475) (4083:4083:4083))
        (PORT d[8] (5626:5626:5626) (5151:5151:5151))
        (PORT d[9] (4553:4553:4553) (4098:4098:4098))
        (PORT d[10] (7210:7210:7210) (6468:6468:6468))
        (PORT d[11] (6594:6594:6594) (5978:5978:5978))
        (PORT d[12] (7143:7143:7143) (6201:6201:6201))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (12087:12087:12087) (13774:13774:13774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4496:4496:4496))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (12087:12087:12087) (13774:13774:13774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8305:8305:8305) (6990:6990:6990))
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT ena (12091:12091:12091) (13778:13778:13778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT d[0] (12091:12091:12091) (13778:13778:13778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3134:3134:3134))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (10697:10697:10697) (12218:12218:12218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (4336:4336:4336))
        (PORT d[1] (8400:8400:8400) (7261:7261:7261))
        (PORT d[2] (8916:8916:8916) (8046:8046:8046))
        (PORT d[3] (8025:8025:8025) (7146:7146:7146))
        (PORT d[4] (7787:7787:7787) (6766:6766:6766))
        (PORT d[5] (5723:5723:5723) (4769:4769:4769))
        (PORT d[6] (7234:7234:7234) (6519:6519:6519))
        (PORT d[7] (2916:2916:2916) (2702:2702:2702))
        (PORT d[8] (5272:5272:5272) (4804:4804:4804))
        (PORT d[9] (5877:5877:5877) (5252:5252:5252))
        (PORT d[10] (5708:5708:5708) (5126:5126:5126))
        (PORT d[11] (6177:6177:6177) (5684:5684:5684))
        (PORT d[12] (6044:6044:6044) (5223:5223:5223))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (10693:10693:10693) (12214:12214:12214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7105:7105:7105) (6360:6360:6360))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (10693:10693:10693) (12214:12214:12214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (5696:5696:5696))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (10697:10697:10697) (12218:12218:12218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (10697:10697:10697) (12218:12218:12218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3296:3296:3296))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (11743:11743:11743) (13381:13381:13381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (3863:3863:3863))
        (PORT d[1] (10349:10349:10349) (8983:8983:8983))
        (PORT d[2] (10096:10096:10096) (9097:9097:9097))
        (PORT d[3] (8390:8390:8390) (7442:7442:7442))
        (PORT d[4] (7168:7168:7168) (6277:6277:6277))
        (PORT d[5] (7614:7614:7614) (6433:6433:6433))
        (PORT d[6] (8447:8447:8447) (7622:7622:7622))
        (PORT d[7] (4113:4113:4113) (3765:3765:3765))
        (PORT d[8] (5250:5250:5250) (4809:4809:4809))
        (PORT d[9] (4556:4556:4556) (4097:4097:4097))
        (PORT d[10] (7596:7596:7596) (6818:6818:6818))
        (PORT d[11] (5039:5039:5039) (4635:4635:4635))
        (PORT d[12] (7177:7177:7177) (6234:6234:6234))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (11739:11739:11739) (13377:13377:13377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (4921:4921:4921))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (11739:11739:11739) (13377:13377:13377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7947:7947:7947) (6676:6676:6676))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (11743:11743:11743) (13381:13381:13381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT d[0] (11743:11743:11743) (13381:13381:13381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2681:2681:2681))
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT ena (10785:10785:10785) (12068:12068:12068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (3494:3494:3494))
        (PORT d[1] (9127:9127:9127) (7925:7925:7925))
        (PORT d[2] (9719:9719:9719) (8755:8755:8755))
        (PORT d[3] (9989:9989:9989) (8947:8947:8947))
        (PORT d[4] (7638:7638:7638) (6589:6589:6589))
        (PORT d[5] (2958:2958:2958) (2447:2447:2447))
        (PORT d[6] (7881:7881:7881) (7011:7011:7011))
        (PORT d[7] (3266:3266:3266) (2967:2967:2967))
        (PORT d[8] (6677:6677:6677) (5975:5975:5975))
        (PORT d[9] (4075:4075:4075) (3634:3634:3634))
        (PORT d[10] (6402:6402:6402) (5691:5691:5691))
        (PORT d[11] (6167:6167:6167) (5571:5571:5571))
        (PORT d[12] (6752:6752:6752) (5823:5823:5823))
        (PORT clk (2459:2459:2459) (2487:2487:2487))
        (PORT ena (10781:10781:10781) (12064:12064:12064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6472:6472:6472) (5792:5792:5792))
        (PORT clk (2459:2459:2459) (2487:2487:2487))
        (PORT ena (10781:10781:10781) (12064:12064:12064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (2575:2575:2575))
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT ena (10785:10785:10785) (12068:12068:12068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT d[0] (10785:10785:10785) (12068:12068:12068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2996:2996:2996) (2420:2420:2420))
        (PORT datab (2871:2871:2871) (2460:2460:2460))
        (PORT datac (3209:3209:3209) (2965:2965:2965))
        (PORT datad (1142:1142:1142) (966:966:966))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2904:2904:2904) (2361:2361:2361))
        (PORT datab (3986:3986:3986) (3398:3398:3398))
        (PORT datac (3205:3205:3205) (2961:2961:2961))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2545:2545:2545))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (8968:8968:8968) (9963:9963:9963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (3930:3930:3930))
        (PORT d[1] (6606:6606:6606) (5721:5721:5721))
        (PORT d[2] (7989:7989:7989) (7134:7134:7134))
        (PORT d[3] (5531:5531:5531) (4782:4782:4782))
        (PORT d[4] (4911:4911:4911) (4287:4287:4287))
        (PORT d[5] (3010:3010:3010) (2595:2595:2595))
        (PORT d[6] (3354:3354:3354) (2911:2911:2911))
        (PORT d[7] (5488:5488:5488) (4975:4975:4975))
        (PORT d[8] (5407:5407:5407) (4850:4850:4850))
        (PORT d[9] (5502:5502:5502) (4868:4868:4868))
        (PORT d[10] (3285:3285:3285) (2823:2823:2823))
        (PORT d[11] (2774:2774:2774) (2442:2442:2442))
        (PORT d[12] (4826:4826:4826) (4107:4107:4107))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8964:8964:8964) (9959:9959:9959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3359:3359:3359))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8964:8964:8964) (9959:9959:9959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8045:8045:8045) (6915:6915:6915))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (8968:8968:8968) (9963:9963:9963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT d[0] (8968:8968:8968) (9963:9963:9963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2620:2620:2620))
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT ena (8617:8617:8617) (9570:9570:9570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4411:4411:4411))
        (PORT d[1] (5476:5476:5476) (4770:4770:4770))
        (PORT d[2] (7994:7994:7994) (7139:7139:7139))
        (PORT d[3] (4832:4832:4832) (4174:4174:4174))
        (PORT d[4] (4526:4526:4526) (3932:3932:3932))
        (PORT d[5] (8244:8244:8244) (6999:6999:6999))
        (PORT d[6] (3768:3768:3768) (3294:3294:3294))
        (PORT d[7] (4736:4736:4736) (4306:4306:4306))
        (PORT d[8] (4397:4397:4397) (3966:3966:3966))
        (PORT d[9] (5142:5142:5142) (4554:4554:4554))
        (PORT d[10] (6529:6529:6529) (5848:5848:5848))
        (PORT d[11] (6749:6749:6749) (6302:6302:6302))
        (PORT d[12] (7899:7899:7899) (6960:6960:6960))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (8613:8613:8613) (9566:9566:9566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3391:3391:3391))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (8613:8613:8613) (9566:9566:9566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7722:7722:7722) (6629:6629:6629))
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT ena (8617:8617:8617) (9570:9570:9570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2521:2521:2521))
        (PORT d[0] (8617:8617:8617) (9570:9570:9570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (2892:2892:2892))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (PORT ena (8890:8890:8890) (9915:9915:9915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (4563:4563:4563))
        (PORT d[1] (6546:6546:6546) (5694:5694:5694))
        (PORT d[2] (8458:8458:8458) (7564:7564:7564))
        (PORT d[3] (5170:5170:5170) (4447:4447:4447))
        (PORT d[4] (7475:7475:7475) (6532:6532:6532))
        (PORT d[5] (7650:7650:7650) (6442:6442:6442))
        (PORT d[6] (4521:4521:4521) (3946:3946:3946))
        (PORT d[7] (4688:4688:4688) (4221:4221:4221))
        (PORT d[8] (4388:4388:4388) (3970:3970:3970))
        (PORT d[9] (4393:4393:4393) (3877:3877:3877))
        (PORT d[10] (5730:5730:5730) (5131:5131:5131))
        (PORT d[11] (6328:6328:6328) (5921:5921:5921))
        (PORT d[12] (7504:7504:7504) (6601:6601:6601))
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (PORT ena (8886:8886:8886) (9911:9911:9911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8044:8044:8044) (7258:7258:7258))
        (PORT clk (2493:2493:2493) (2518:2518:2518))
        (PORT ena (8886:8886:8886) (9911:9911:9911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6468:6468:6468) (5534:5534:5534))
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (PORT ena (8890:8890:8890) (9915:9915:9915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2522:2522:2522))
        (PORT d[0] (8890:8890:8890) (9915:9915:9915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2757:2757:2757))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (11047:11047:11047) (12606:12606:12606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (4702:4702:4702))
        (PORT d[1] (9168:9168:9168) (7902:7902:7902))
        (PORT d[2] (9333:9333:9333) (8417:8417:8417))
        (PORT d[3] (7176:7176:7176) (6368:6368:6368))
        (PORT d[4] (6362:6362:6362) (5539:5539:5539))
        (PORT d[5] (6824:6824:6824) (5725:5725:5725))
        (PORT d[6] (7640:7640:7640) (6887:6887:6887))
        (PORT d[7] (3257:3257:3257) (3001:3001:3001))
        (PORT d[8] (5660:5660:5660) (5153:5153:5153))
        (PORT d[9] (4842:4842:4842) (4356:4356:4356))
        (PORT d[10] (6087:6087:6087) (5462:5462:5462))
        (PORT d[11] (6570:6570:6570) (6037:6037:6037))
        (PORT d[12] (6416:6416:6416) (5557:5557:5557))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (11043:11043:11043) (12602:12602:12602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6848:6848:6848) (5656:5656:5656))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (11043:11043:11043) (12602:12602:12602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7211:7211:7211) (6025:6025:6025))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (11047:11047:11047) (12606:12606:12606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT d[0] (11047:11047:11047) (12606:12606:12606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3177:3177:3177) (2837:2837:2837))
        (PORT datab (2872:2872:2872) (2461:2461:2461))
        (PORT datac (3208:3208:3208) (2964:2964:2964))
        (PORT datad (3715:3715:3715) (3320:3320:3320))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2049:2049:2049))
        (PORT datab (3251:3251:3251) (2996:2996:2996))
        (PORT datac (2789:2789:2789) (2311:2311:2311))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4817:4817:4817) (4285:4285:4285))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (5003:5003:5003) (4466:4466:4466))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (2742:2742:2742))
        (PORT d[1] (2774:2774:2774) (2286:2286:2286))
        (PORT d[2] (1966:1966:1966) (1681:1681:1681))
        (PORT d[3] (1531:1531:1531) (1313:1313:1313))
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT ena (10019:10019:10019) (11121:11121:11121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (2784:2784:2784))
        (PORT d[1] (3956:3956:3956) (3415:3415:3415))
        (PORT d[2] (8383:8383:8383) (7483:7483:7483))
        (PORT d[3] (1942:1942:1942) (1637:1637:1637))
        (PORT d[4] (6518:6518:6518) (5709:5709:5709))
        (PORT d[5] (1814:1814:1814) (1524:1524:1524))
        (PORT d[6] (2164:2164:2164) (1832:1832:1832))
        (PORT d[7] (3571:3571:3571) (3255:3255:3255))
        (PORT d[8] (2551:2551:2551) (2172:2172:2172))
        (PORT d[9] (4909:4909:4909) (4327:4327:4327))
        (PORT d[10] (4524:4524:4524) (3933:3933:3933))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (10015:10015:10015) (11117:11117:11117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2320:2320:2320))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (10015:10015:10015) (11117:11117:11117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2066:2066:2066))
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT ena (10019:10019:10019) (11121:11121:11121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2512:2512:2512))
        (PORT d[0] (10019:10019:10019) (11121:11121:11121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1027:1027:1027))
        (PORT datab (5054:5054:5054) (4499:4499:4499))
        (PORT datac (3209:3209:3209) (2965:2965:2965))
        (PORT datad (2830:2830:2830) (2422:2422:2422))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3115:3115:3115))
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT ena (11050:11050:11050) (12617:12617:12617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4392:4392:4392))
        (PORT d[1] (9057:9057:9057) (7825:7825:7825))
        (PORT d[2] (9341:9341:9341) (8417:8417:8417))
        (PORT d[3] (8387:8387:8387) (7464:7464:7464))
        (PORT d[4] (7824:7824:7824) (6799:6799:6799))
        (PORT d[5] (6394:6394:6394) (5339:5339:5339))
        (PORT d[6] (7242:7242:7242) (6528:6528:6528))
        (PORT d[7] (3339:3339:3339) (3058:3058:3058))
        (PORT d[8] (4869:4869:4869) (4458:4458:4458))
        (PORT d[9] (5926:5926:5926) (5290:5290:5290))
        (PORT d[10] (6069:6069:6069) (5442:5442:5442))
        (PORT d[11] (6512:6512:6512) (5942:5942:5942))
        (PORT d[12] (6013:6013:6013) (5197:5197:5197))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (11046:11046:11046) (12613:12613:12613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5192:5192:5192) (4554:4554:4554))
        (PORT clk (2477:2477:2477) (2503:2503:2503))
        (PORT ena (11046:11046:11046) (12613:12613:12613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7198:7198:7198) (6009:6009:6009))
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT ena (11050:11050:11050) (12617:12617:12617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2507:2507:2507))
        (PORT d[0] (11050:11050:11050) (12617:12617:12617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (2999:2999:2999))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (9319:9319:9319) (10455:10455:10455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (4470:4470:4470))
        (PORT d[1] (7169:7169:7169) (6197:6197:6197))
        (PORT d[2] (8009:8009:8009) (7196:7196:7196))
        (PORT d[3] (8481:8481:8481) (7614:7614:7614))
        (PORT d[4] (6175:6175:6175) (5265:5265:5265))
        (PORT d[5] (4730:4730:4730) (4044:4044:4044))
        (PORT d[6] (7136:7136:7136) (6394:6394:6394))
        (PORT d[7] (3617:3617:3617) (3288:3288:3288))
        (PORT d[8] (4754:4754:4754) (4302:4302:4302))
        (PORT d[9] (5289:5289:5289) (4719:4719:4719))
        (PORT d[10] (5229:5229:5229) (4633:4633:4633))
        (PORT d[11] (6306:6306:6306) (5849:5849:5849))
        (PORT d[12] (5255:5255:5255) (4501:4501:4501))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (9315:9315:9315) (10451:10451:10451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8138:8138:8138) (7386:7386:7386))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (9315:9315:9315) (10451:10451:10451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (3939:3939:3939))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (9319:9319:9319) (10455:10455:10455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT d[0] (9319:9319:9319) (10455:10455:10455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4075:4075:4075) (3362:3362:3362))
        (PORT datab (2874:2874:2874) (2463:2463:2463))
        (PORT datac (3207:3207:3207) (2963:2963:2963))
        (PORT datad (2638:2638:2638) (2264:2264:2264))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2631:2631:2631))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
        (PORT ena (8630:8630:8630) (9595:9595:9595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (4383:4383:4383))
        (PORT d[1] (6187:6187:6187) (5388:5388:5388))
        (PORT d[2] (8038:8038:8038) (7189:7189:7189))
        (PORT d[3] (5097:5097:5097) (4395:4395:4395))
        (PORT d[4] (7063:7063:7063) (6185:6185:6185))
        (PORT d[5] (7778:7778:7778) (6582:6582:6582))
        (PORT d[6] (4151:4151:4151) (3646:3646:3646))
        (PORT d[7] (4322:4322:4322) (3944:3944:3944))
        (PORT d[8] (4421:4421:4421) (4002:4002:4002))
        (PORT d[9] (4463:4463:4463) (3954:3954:3954))
        (PORT d[10] (6117:6117:6117) (5481:5481:5481))
        (PORT d[11] (6312:6312:6312) (5871:5871:5871))
        (PORT d[12] (7527:7527:7527) (6628:6628:6628))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (PORT ena (8626:8626:8626) (9591:9591:9591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5264:5264:5264) (4897:4897:4897))
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (PORT ena (8626:8626:8626) (9591:9591:9591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6847:6847:6847) (5859:5859:5859))
        (PORT clk (2494:2494:2494) (2519:2519:2519))
        (PORT ena (8630:8630:8630) (9595:9595:9595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2519:2519:2519))
        (PORT d[0] (8630:8630:8630) (9595:9595:9595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3160:3160:3160))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (12098:12098:12098) (13785:13785:13785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (3828:3828:3828))
        (PORT d[1] (10693:10693:10693) (9290:9290:9290))
        (PORT d[2] (10458:10458:10458) (9415:9415:9415))
        (PORT d[3] (8442:8442:8442) (7492:7492:7492))
        (PORT d[4] (7880:7880:7880) (6892:6892:6892))
        (PORT d[5] (8019:8019:8019) (6787:6787:6787))
        (PORT d[6] (8456:8456:8456) (7632:7632:7632))
        (PORT d[7] (4564:4564:4564) (4162:4162:4162))
        (PORT d[8] (5674:5674:5674) (5192:5192:5192))
        (PORT d[9] (4522:4522:4522) (4072:4072:4072))
        (PORT d[10] (7659:7659:7659) (6877:6877:6877))
        (PORT d[11] (6605:6605:6605) (5985:5985:5985))
        (PORT d[12] (7531:7531:7531) (6539:6539:6539))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (12094:12094:12094) (13781:13781:13781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5756:5756:5756) (5262:5262:5262))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT ena (12094:12094:12094) (13781:13781:13781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8311:8311:8311) (6995:6995:6995))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (12098:12098:12098) (13785:13785:13785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (12098:12098:12098) (13785:13785:13785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3461:3461:3461) (2994:2994:2994))
        (PORT datab (2879:2879:2879) (2469:2469:2469))
        (PORT datac (3204:3204:3204) (2959:2959:2959))
        (PORT datad (2531:2531:2531) (2030:2030:2030))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (5002:5002:5002) (4465:4465:4465))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[23\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4817:4817:4817) (4285:4285:4285))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (225:225:225) (241:241:241))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1057:1057:1057))
        (PORT datab (1286:1286:1286) (1106:1106:1106))
        (PORT datad (1878:1878:1878) (1649:1649:1649))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1505:1505:1505))
        (PORT datab (1338:1338:1338) (1210:1210:1210))
        (PORT datad (569:569:569) (531:531:531))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (940:940:940) (931:931:931))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[23\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (837:837:837))
        (PORT datab (318:318:318) (372:372:372))
        (PORT datac (283:283:283) (348:348:348))
        (PORT datad (1786:1786:1786) (1600:1600:1600))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1202:1202:1202))
        (PORT datab (1372:1372:1372) (1195:1195:1195))
        (PORT datac (467:467:467) (394:394:394))
        (PORT datad (1307:1307:1307) (1198:1198:1198))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[1\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (1785:1785:1785))
        (PORT datab (1633:1633:1633) (1474:1474:1474))
        (PORT datac (874:874:874) (813:813:813))
        (PORT datad (1116:1116:1116) (976:976:976))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (604:604:604))
        (PORT datab (1923:1923:1923) (1604:1604:1604))
        (PORT datad (1509:1509:1509) (1260:1260:1260))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1301:1301:1301) (1193:1193:1193))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2069:2069:2069))
        (PORT datab (1633:1633:1633) (1473:1473:1473))
        (PORT datac (874:874:874) (812:812:812))
        (PORT datad (1495:1495:1495) (1283:1283:1283))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (1634:1634:1634) (1475:1475:1475))
        (PORT datac (876:876:876) (814:814:814))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (604:604:604))
        (PORT datab (1284:1284:1284) (1087:1087:1087))
        (PORT datad (1772:1772:1772) (1579:1579:1579))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (934:934:934) (915:915:915))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1133:1133:1133))
        (PORT datab (332:332:332) (391:391:391))
        (PORT datac (1277:1277:1277) (1154:1154:1154))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1605:1605:1605))
        (PORT datad (1099:1099:1099) (936:936:936))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT ena (1540:1540:1540) (1622:1622:1622))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (941:941:941) (924:924:924))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1543:1543:1543))
        (PORT datab (1008:1008:1008) (919:919:919))
        (PORT datac (1780:1780:1780) (1517:1517:1517))
        (PORT datad (879:879:879) (820:820:820))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (761:761:761))
        (PORT datab (1184:1184:1184) (1009:1009:1009))
        (PORT datac (233:233:233) (252:252:252))
        (PORT datad (552:552:552) (533:533:533))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (756:756:756))
        (PORT datab (1435:1435:1435) (1254:1254:1254))
        (PORT datac (1182:1182:1182) (1009:1009:1009))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[22\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (973:973:973))
        (PORT datac (486:486:486) (413:413:413))
        (PORT datad (1872:1872:1872) (1624:1624:1624))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1143:1143:1143))
        (PORT datab (344:344:344) (370:370:370))
        (PORT datac (276:276:276) (339:339:339))
        (PORT datad (1329:1329:1329) (1205:1205:1205))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[21\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1148:1148:1148))
        (PORT datac (1295:1295:1295) (1190:1190:1190))
        (PORT datad (1376:1376:1376) (1137:1137:1137))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2076:2076:2076))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (381:381:381))
        (PORT datac (960:960:960) (911:911:911))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~225\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5686:5686:5686) (5025:5025:5025))
        (PORT datab (2608:2608:2608) (2250:2250:2250))
        (PORT datac (3866:3866:3866) (3556:3556:3556))
        (PORT datad (1700:1700:1700) (1411:1411:1411))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (4368:4368:4368))
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT ena (9345:9345:9345) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (4479:4479:4479))
        (PORT d[1] (7495:7495:7495) (6481:6481:6481))
        (PORT d[2] (8111:8111:8111) (7323:7323:7323))
        (PORT d[3] (8848:8848:8848) (7935:7935:7935))
        (PORT d[4] (6148:6148:6148) (5240:5240:5240))
        (PORT d[5] (4707:4707:4707) (4016:4016:4016))
        (PORT d[6] (7514:7514:7514) (6729:6729:6729))
        (PORT d[7] (3626:3626:3626) (3297:3297:3297))
        (PORT d[8] (4775:4775:4775) (4327:4327:4327))
        (PORT d[9] (5297:5297:5297) (4728:4728:4728))
        (PORT d[10] (5219:5219:5219) (4635:4635:4635))
        (PORT d[11] (6721:6721:6721) (6219:6219:6219))
        (PORT d[12] (5193:5193:5193) (4450:4450:4450))
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (PORT ena (9341:9341:9341) (10474:10474:10474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4186:4186:4186))
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (PORT ena (9341:9341:9341) (10474:10474:10474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (4264:4264:4264))
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT ena (9345:9345:9345) (10478:10478:10478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT d[0] (9345:9345:9345) (10478:10478:10478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (2572:2572:2572))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (5970:5970:5970) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (4652:4652:4652))
        (PORT d[1] (3302:3302:3302) (2843:2843:2843))
        (PORT d[2] (4113:4113:4113) (3576:3576:3576))
        (PORT d[3] (3089:3089:3089) (2693:2693:2693))
        (PORT d[4] (4514:4514:4514) (3921:3921:3921))
        (PORT d[5] (7066:7066:7066) (6251:6251:6251))
        (PORT d[6] (5144:5144:5144) (4488:4488:4488))
        (PORT d[7] (7581:7581:7581) (6955:6955:6955))
        (PORT d[8] (4312:4312:4312) (3851:3851:3851))
        (PORT d[9] (2577:2577:2577) (2225:2225:2225))
        (PORT d[10] (4042:4042:4042) (3518:3518:3518))
        (PORT d[11] (4510:4510:4510) (4052:4052:4052))
        (PORT d[12] (3049:3049:3049) (2634:2634:2634))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (5966:5966:5966) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5843:5843:5843) (5137:5137:5137))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (5966:5966:5966) (6623:6623:6623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7933:7933:7933) (7082:7082:7082))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (5970:5970:5970) (6627:6627:6627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT d[0] (5970:5970:5970) (6627:6627:6627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (2686:2686:2686))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (12272:12272:12272) (13698:13698:13698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3444:3444:3444))
        (PORT d[1] (9307:9307:9307) (8163:8163:8163))
        (PORT d[2] (8772:8772:8772) (7754:7754:7754))
        (PORT d[3] (9672:9672:9672) (8609:8609:8609))
        (PORT d[4] (9311:9311:9311) (8184:8184:8184))
        (PORT d[5] (6559:6559:6559) (5720:5720:5720))
        (PORT d[6] (9201:9201:9201) (8016:8016:8016))
        (PORT d[7] (2424:2424:2424) (2219:2219:2219))
        (PORT d[8] (3864:3864:3864) (3444:3444:3444))
        (PORT d[9] (8679:8679:8679) (7567:7567:7567))
        (PORT d[10] (8773:8773:8773) (7741:7741:7741))
        (PORT d[11] (4557:4557:4557) (4101:4101:4101))
        (PORT d[12] (6039:6039:6039) (5412:5412:5412))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (12268:12268:12268) (13694:13694:13694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (4912:4912:4912))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (12268:12268:12268) (13694:13694:13694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (3724:3724:3724))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (12272:12272:12272) (13698:13698:13698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT d[0] (12272:12272:12272) (13698:13698:13698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~220\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3308:3308:3308) (2989:2989:2989))
        (PORT datab (3416:3416:3416) (3034:3034:3034))
        (PORT datac (1933:1933:1933) (1649:1649:1649))
        (PORT datad (2665:2665:2665) (2341:2341:2341))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4068:4068:4068))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (PORT ena (8918:8918:8918) (9956:9956:9956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4311:4311:4311))
        (PORT d[1] (6582:6582:6582) (5725:5725:5725))
        (PORT d[2] (8459:8459:8459) (7565:7565:7565))
        (PORT d[3] (5173:5173:5173) (4452:4452:4452))
        (PORT d[4] (6748:6748:6748) (5924:5924:5924))
        (PORT d[5] (6686:6686:6686) (5635:5635:5635))
        (PORT d[6] (4525:4525:4525) (3952:3952:3952))
        (PORT d[7] (3983:3983:3983) (3623:3623:3623))
        (PORT d[8] (4379:4379:4379) (3950:3950:3950))
        (PORT d[9] (4043:4043:4043) (3589:3589:3589))
        (PORT d[10] (5324:5324:5324) (4754:4754:4754))
        (PORT d[11] (6376:6376:6376) (5960:5960:5960))
        (PORT d[12] (7382:7382:7382) (6458:6458:6458))
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (PORT ena (8914:8914:8914) (9952:9952:9952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3356:3356:3356))
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (PORT ena (8914:8914:8914) (9952:9952:9952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (5321:5321:5321))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (PORT ena (8918:8918:8918) (9956:9956:9956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (PORT d[0] (8918:8918:8918) (9956:9956:9956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~221\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1565:1565:1565))
        (PORT datab (3827:3827:3827) (3367:3367:3367))
        (PORT datac (3869:3869:3869) (3559:3559:3559))
        (PORT datad (2824:2824:2824) (2550:2550:2550))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (3876:3876:3876))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
        (PORT ena (8630:8630:8630) (9596:9596:9596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4300:4300:4300))
        (PORT d[1] (6261:6261:6261) (5464:5464:5464))
        (PORT d[2] (8420:8420:8420) (7530:7530:7530))
        (PORT d[3] (4840:4840:4840) (4173:4173:4173))
        (PORT d[4] (6741:6741:6741) (5917:5917:5917))
        (PORT d[5] (7391:7391:7391) (6237:6237:6237))
        (PORT d[6] (4194:4194:4194) (3682:3682:3682))
        (PORT d[7] (4314:4314:4314) (3934:3934:3934))
        (PORT d[8] (4372:4372:4372) (3960:3960:3960))
        (PORT d[9] (4383:4383:4383) (3887:3887:3887))
        (PORT d[10] (6101:6101:6101) (5462:5462:5462))
        (PORT d[11] (6316:6316:6316) (5907:5907:5907))
        (PORT d[12] (7519:7519:7519) (6619:6619:6619))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (8626:8626:8626) (9592:9592:9592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5602:5602:5602) (5180:5180:5180))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (8626:8626:8626) (9592:9592:9592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6965:6965:6965) (5957:5957:5957))
        (PORT clk (2496:2496:2496) (2521:2521:2521))
        (PORT ena (8630:8630:8630) (9596:9596:9596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2521:2521:2521))
        (PORT d[0] (8630:8630:8630) (9596:9596:9596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (4945:4945:4945))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (10696:10696:10696) (12217:12217:12217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4870:4870:4870) (4356:4356:4356))
        (PORT d[1] (9200:9200:9200) (7944:7944:7944))
        (PORT d[2] (8530:8530:8530) (7732:7732:7732))
        (PORT d[3] (8024:8024:8024) (7145:7145:7145))
        (PORT d[4] (7364:7364:7364) (6388:6388:6388))
        (PORT d[5] (6119:6119:6119) (5107:5107:5107))
        (PORT d[6] (7473:7473:7473) (6668:6668:6668))
        (PORT d[7] (3251:3251:3251) (2990:2990:2990))
        (PORT d[8] (4846:4846:4846) (4431:4431:4431))
        (PORT d[9] (4856:4856:4856) (4374:4374:4374))
        (PORT d[10] (6078:6078:6078) (5443:5443:5443))
        (PORT d[11] (5786:5786:5786) (5344:5344:5344))
        (PORT d[12] (6003:6003:6003) (5186:5186:5186))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (10692:10692:10692) (12213:12213:12213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6713:6713:6713) (6021:6021:6021))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (10692:10692:10692) (12213:12213:12213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7112:7112:7112) (5925:5925:5925))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT ena (10696:10696:10696) (12217:12217:12217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT d[0] (10696:10696:10696) (12217:12217:12217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (4765:4765:4765))
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT ena (10436:10436:10436) (11679:11679:11679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (4509:4509:4509))
        (PORT d[1] (8717:8717:8717) (7566:7566:7566))
        (PORT d[2] (9673:9673:9673) (8703:8703:8703))
        (PORT d[3] (10073:10073:10073) (9016:9016:9016))
        (PORT d[4] (7293:7293:7293) (6285:6285:6285))
        (PORT d[5] (3436:3436:3436) (2886:2886:2886))
        (PORT d[6] (7501:7501:7501) (6664:6664:6664))
        (PORT d[7] (3173:3173:3173) (2876:2876:2876))
        (PORT d[8] (6622:6622:6622) (5921:5921:5921))
        (PORT d[9] (3995:3995:3995) (3534:3534:3534))
        (PORT d[10] (6030:6030:6030) (5358:5358:5358))
        (PORT d[11] (7890:7890:7890) (7249:7249:7249))
        (PORT d[12] (6806:6806:6806) (5875:5875:5875))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (10432:10432:10432) (11675:11675:11675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6076:6076:6076) (5451:5451:5451))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (10432:10432:10432) (11675:11675:11675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (2923:2923:2923))
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT ena (10436:10436:10436) (11679:11679:11679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2475:2475:2475))
        (PORT d[0] (10436:10436:10436) (11679:11679:11679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (2604:2604:2604))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (9672:9672:9672) (10740:10740:10740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6373:6373:6373) (5701:5701:5701))
        (PORT d[1] (4333:4333:4333) (3750:3750:3750))
        (PORT d[2] (8007:8007:8007) (7151:7151:7151))
        (PORT d[3] (6342:6342:6342) (5491:5491:5491))
        (PORT d[4] (5745:5745:5745) (5040:5040:5040))
        (PORT d[5] (4108:4108:4108) (3541:3541:3541))
        (PORT d[6] (2554:2554:2554) (2188:2188:2188))
        (PORT d[7] (3179:3179:3179) (2907:2907:2907))
        (PORT d[8] (6187:6187:6187) (5550:5550:5550))
        (PORT d[9] (4473:4473:4473) (3942:3942:3942))
        (PORT d[10] (4059:4059:4059) (3517:3517:3517))
        (PORT d[11] (2418:2418:2418) (2119:2119:2119))
        (PORT d[12] (5540:5540:5540) (4749:4749:4749))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (9668:9668:9668) (10736:10736:10736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (2782:2782:2782))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (9668:9668:9668) (10736:10736:10736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2108:2108:2108))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (9672:9672:9672) (10740:10740:10740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT d[0] (9672:9672:9672) (10740:10740:10740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~222\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1013:1013:1013))
        (PORT datab (3903:3903:3903) (3583:3583:3583))
        (PORT datac (1078:1078:1078) (852:852:852))
        (PORT datad (2549:2549:2549) (2215:2215:2215))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~223\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2382:2382:2382))
        (PORT datab (2758:2758:2758) (2402:2402:2402))
        (PORT datac (3860:3860:3860) (3550:3550:3550))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~224\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3990:3990:3990) (3555:3555:3555))
        (PORT datab (5587:5587:5587) (4957:4957:4957))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (4588:4588:4588))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (10350:10350:10350) (11849:11849:11849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5133:5133:5133) (4558:4558:4558))
        (PORT d[1] (8085:8085:8085) (6990:6990:6990))
        (PORT d[2] (8522:8522:8522) (7712:7712:7712))
        (PORT d[3] (7604:7604:7604) (6767:6767:6767))
        (PORT d[4] (6990:6990:6990) (6067:6067:6067))
        (PORT d[5] (6171:6171:6171) (5157:5157:5157))
        (PORT d[6] (7221:7221:7221) (6500:6500:6500))
        (PORT d[7] (3313:3313:3313) (3044:3044:3044))
        (PORT d[8] (4859:4859:4859) (4434:4434:4434))
        (PORT d[9] (4862:4862:4862) (4380:4380:4380))
        (PORT d[10] (5332:5332:5332) (4779:4779:4779))
        (PORT d[11] (5519:5519:5519) (5102:5102:5102))
        (PORT d[12] (4956:4956:4956) (4265:4265:4265))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (10346:10346:10346) (11845:11845:11845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5457:5457:5457))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (10346:10346:10346) (11845:11845:11845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6472:6472:6472) (5361:5361:5361))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (10350:10350:10350) (11849:11849:11849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (10350:10350:10350) (11849:11849:11849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (2898:2898:2898))
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT ena (9320:9320:9320) (10352:10352:10352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (5378:5378:5378))
        (PORT d[1] (4682:4682:4682) (4064:4064:4064))
        (PORT d[2] (7634:7634:7634) (6823:6823:6823))
        (PORT d[3] (5975:5975:5975) (5191:5191:5191))
        (PORT d[4] (5314:5314:5314) (4654:4654:4654))
        (PORT d[5] (4120:4120:4120) (3543:3543:3543))
        (PORT d[6] (2951:2951:2951) (2543:2543:2543))
        (PORT d[7] (5886:5886:5886) (5331:5331:5331))
        (PORT d[8] (5806:5806:5806) (5212:5212:5212))
        (PORT d[9] (4094:4094:4094) (3602:3602:3602))
        (PORT d[10] (3631:3631:3631) (3130:3130:3130))
        (PORT d[11] (2401:2401:2401) (2113:2113:2113))
        (PORT d[12] (5157:5157:5157) (4404:4404:4404))
        (PORT clk (2438:2438:2438) (2467:2467:2467))
        (PORT ena (9316:9316:9316) (10348:10348:10348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (3709:3709:3709))
        (PORT clk (2438:2438:2438) (2467:2467:2467))
        (PORT ena (9316:9316:9316) (10348:10348:10348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2102:2102:2102))
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT ena (9320:9320:9320) (10352:10352:10352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT d[0] (9320:9320:9320) (10352:10352:10352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~227\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3933:3933:3933) (3315:3315:3315))
        (PORT datac (3867:3867:3867) (3558:3558:3558))
        (PORT datad (1346:1346:1346) (1107:1107:1107))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (5260:5260:5260))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (11058:11058:11058) (12624:12624:12624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (4702:4702:4702))
        (PORT d[1] (9496:9496:9496) (8193:8193:8193))
        (PORT d[2] (9321:9321:9321) (8406:8406:8406))
        (PORT d[3] (8404:8404:8404) (7481:7481:7481))
        (PORT d[4] (7825:7825:7825) (6800:6800:6800))
        (PORT d[5] (6500:6500:6500) (5431:5431:5431))
        (PORT d[6] (7212:7212:7212) (6502:6502:6502))
        (PORT d[7] (3352:3352:3352) (3072:3072:3072))
        (PORT d[8] (4839:4839:4839) (4432:4432:4432))
        (PORT d[9] (5321:5321:5321) (4786:4786:4786))
        (PORT d[10] (6112:6112:6112) (5482:5482:5482))
        (PORT d[11] (5847:5847:5847) (5400:5400:5400))
        (PORT d[12] (6426:6426:6426) (5561:5561:5561))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (11054:11054:11054) (12620:12620:12620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5242:5242:5242) (4579:4579:4579))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (11054:11054:11054) (12620:12620:12620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7203:7203:7203) (6015:6015:6015))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (11058:11058:11058) (12624:12624:12624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT d[0] (11058:11058:11058) (12624:12624:12624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (3549:3549:3549))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (8277:8277:8277) (9205:9205:9205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (4389:4389:4389))
        (PORT d[1] (5876:5876:5876) (5119:5119:5119))
        (PORT d[2] (7983:7983:7983) (7135:7135:7135))
        (PORT d[3] (4462:4462:4462) (3846:3846:3846))
        (PORT d[4] (4099:4099:4099) (3550:3550:3550))
        (PORT d[5] (7792:7792:7792) (6601:6601:6601))
        (PORT d[6] (3778:3778:3778) (3306:3306:3306))
        (PORT d[7] (4695:4695:4695) (4272:4272:4272))
        (PORT d[8] (4378:4378:4378) (3959:3959:3959))
        (PORT d[9] (4770:4770:4770) (4227:4227:4227))
        (PORT d[10] (3228:3228:3228) (2768:2768:2768))
        (PORT d[11] (6353:6353:6353) (5953:5953:5953))
        (PORT d[12] (7904:7904:7904) (6963:6963:6963))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (8273:8273:8273) (9201:9201:9201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7683:7683:7683) (6941:6941:6941))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (8273:8273:8273) (9201:9201:9201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7267:7267:7267) (6229:6229:6229))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (8277:8277:8277) (9205:9205:9205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (8277:8277:8277) (9205:9205:9205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~226\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2672:2672:2672) (2291:2291:2291))
        (PORT datab (2608:2608:2608) (2251:2251:2251))
        (PORT datac (3864:3864:3864) (3554:3554:3554))
        (PORT datad (2483:2483:2483) (2080:2080:2080))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~228\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5685:5685:5685) (5025:5025:5025))
        (PORT datab (2608:2608:2608) (2250:2250:2250))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[21\]\~229\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (3949:3949:3949) (3519:3519:3519))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1333:1333:1333))
        (PORT datab (1123:1123:1123) (1073:1073:1073))
        (PORT datac (878:878:878) (742:742:742))
        (PORT datad (1870:1870:1870) (1588:1588:1588))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT asdata (1642:1642:1642) (1480:1480:1480))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1301:1301:1301) (1254:1254:1254))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (517:517:517))
        (PORT datab (340:340:340) (356:356:356))
        (PORT datac (274:274:274) (337:337:337))
        (PORT datad (1169:1169:1169) (1036:1036:1036))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2363:2363:2363) (2055:2055:2055))
        (PORT datab (403:403:403) (479:479:479))
        (PORT datad (806:806:806) (687:687:687))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1204:1204:1204))
        (PORT datab (1049:1049:1049) (995:995:995))
        (PORT datad (291:291:291) (316:316:316))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1251:1251:1251) (1169:1169:1169))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1355:1355:1355))
        (PORT datab (1010:1010:1010) (920:920:920))
        (PORT datac (2046:2046:2046) (1708:1708:1708))
        (PORT datad (880:880:880) (821:821:821))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (877:877:877))
        (PORT datab (275:275:275) (284:284:284))
        (PORT datac (1101:1101:1101) (919:919:919))
        (PORT datad (819:819:819) (717:717:717))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (761:761:761))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1085:1085:1085) (885:885:885))
        (PORT datad (1359:1359:1359) (1204:1204:1204))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_result\[21\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1941:1941:1941) (1671:1671:1671))
        (PORT datac (970:970:970) (920:920:920))
        (PORT datad (477:477:477) (403:403:403))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2072:2072:2072))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1474:1474:1474))
        (PORT datab (342:342:342) (369:369:369))
        (PORT datac (1411:1411:1411) (1230:1230:1230))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (957:957:957))
        (PORT datab (1284:1284:1284) (1149:1149:1149))
        (PORT datad (828:828:828) (693:693:693))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1050:1050:1050) (976:976:976))
        (PORT datac (1834:1834:1834) (1528:1528:1528))
        (PORT datad (1122:1122:1122) (949:949:949))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1360:1360:1360))
        (PORT datab (1546:1546:1546) (1382:1382:1382))
        (PORT datac (261:261:261) (287:287:287))
        (PORT datad (1062:1062:1062) (846:846:846))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1070:1070:1070))
        (PORT datab (1549:1549:1549) (1385:1385:1385))
        (PORT datac (257:257:257) (283:283:283))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (PORT ena (1586:1586:1586) (1457:1457:1457))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[18\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (534:534:534) (514:514:514))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1232:1232:1232) (1088:1088:1088))
        (PORT clrn (2137:2137:2137) (2070:2070:2070))
        (PORT sload (1825:1825:1825) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (591:591:591))
        (PORT datab (1747:1747:1747) (1538:1538:1538))
        (PORT datac (296:296:296) (360:360:360))
        (PORT datad (1790:1790:1790) (1619:1619:1619))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1128:1128:1128))
        (PORT datab (895:895:895) (766:766:766))
        (PORT datad (251:251:251) (259:259:259))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1351:1351:1351) (1279:1279:1279))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT sclr (2274:2274:2274) (2126:2126:2126))
        (PORT sload (1854:1854:1854) (1883:1883:1883))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (542:542:542))
        (PORT datab (884:884:884) (790:790:790))
        (PORT datac (1157:1157:1157) (1020:1020:1020))
        (PORT datad (890:890:890) (791:791:791))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (444:444:444))
        (PORT datab (398:398:398) (474:474:474))
        (PORT datac (1725:1725:1725) (1425:1425:1425))
        (PORT datad (444:444:444) (385:385:385))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (914:914:914))
        (PORT datab (333:333:333) (355:355:355))
        (PORT datad (1004:1004:1004) (949:949:949))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (726:726:726) (788:788:788))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[20\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (835:835:835))
        (PORT datab (877:877:877) (809:809:809))
        (PORT datac (549:549:549) (526:526:526))
        (PORT datad (1785:1785:1785) (1598:1598:1598))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1045:1045:1045))
        (PORT datab (1217:1217:1217) (1201:1201:1201))
        (PORT datad (591:591:591) (602:602:602))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2565:2565:2565) (2253:2253:2253))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (PORT sclr (867:867:867) (924:924:924))
        (PORT sload (1637:1637:1637) (1619:1619:1619))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (590:590:590))
        (PORT datab (1749:1749:1749) (1540:1540:1540))
        (PORT datac (1634:1634:1634) (1438:1438:1438))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (1951:1951:1951))
        (PORT datac (1199:1199:1199) (1095:1095:1095))
        (PORT datad (233:233:233) (244:244:244))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1247:1247:1247))
        (PORT datab (1251:1251:1251) (1129:1129:1129))
        (PORT datac (873:873:873) (741:741:741))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (815:815:815) (691:691:691))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1254:1254:1254) (1144:1144:1144))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1928:1928:1928) (1693:1693:1693))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (833:833:833))
        (PORT datab (931:931:931) (831:831:831))
        (PORT datac (840:840:840) (756:756:756))
        (PORT datad (1934:1934:1934) (1714:1714:1714))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5393:5393:5393) (4674:4674:4674))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9827:9827:9827) (10854:10854:10854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6118:6118:6118) (5349:5349:5349))
        (PORT d[1] (7154:7154:7154) (6340:6340:6340))
        (PORT d[2] (9734:9734:9734) (8595:8595:8595))
        (PORT d[3] (6248:6248:6248) (5395:5395:5395))
        (PORT d[4] (7538:7538:7538) (6612:6612:6612))
        (PORT d[5] (5575:5575:5575) (4863:4863:4863))
        (PORT d[6] (7613:7613:7613) (6756:6756:6756))
        (PORT d[7] (2557:2557:2557) (2164:2164:2164))
        (PORT d[8] (7028:7028:7028) (6309:6309:6309))
        (PORT d[9] (6525:6525:6525) (5833:5833:5833))
        (PORT d[10] (7433:7433:7433) (6710:6710:6710))
        (PORT d[11] (6677:6677:6677) (5992:5992:5992))
        (PORT d[12] (8035:8035:8035) (6975:6975:6975))
        (PORT clk (2458:2458:2458) (2487:2487:2487))
        (PORT ena (9823:9823:9823) (10850:10850:10850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4352:4352:4352) (3873:3873:3873))
        (PORT clk (2458:2458:2458) (2487:2487:2487))
        (PORT ena (9823:9823:9823) (10850:10850:10850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (2664:2664:2664))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9827:9827:9827) (10854:10854:10854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT d[0] (9827:9827:9827) (10854:10854:10854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4064:4064:4064))
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT ena (9208:9208:9208) (10133:10133:10133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5209:5209:5209) (4552:4552:4552))
        (PORT d[1] (7212:7212:7212) (6432:6432:6432))
        (PORT d[2] (8259:8259:8259) (7343:7343:7343))
        (PORT d[3] (6099:6099:6099) (5229:5229:5229))
        (PORT d[4] (7667:7667:7667) (6816:6816:6816))
        (PORT d[5] (6520:6520:6520) (5451:5451:5451))
        (PORT d[6] (6775:6775:6775) (6026:6026:6026))
        (PORT d[7] (4584:4584:4584) (4323:4323:4323))
        (PORT d[8] (5508:5508:5508) (4946:4946:4946))
        (PORT d[9] (4971:4971:4971) (4499:4499:4499))
        (PORT d[10] (6602:6602:6602) (6016:6016:6016))
        (PORT d[11] (7569:7569:7569) (6895:6895:6895))
        (PORT d[12] (8863:8863:8863) (7499:7499:7499))
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (PORT ena (9204:9204:9204) (10129:10129:10129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5455:5455:5455))
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (PORT ena (9204:9204:9204) (10129:10129:10129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6241:6241:6241) (5472:5472:5472))
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT ena (9208:9208:9208) (10133:10133:10133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT d[0] (9208:9208:9208) (10133:10133:10133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~247\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4593:4593:4593) (4299:4299:4299))
        (PORT datac (1421:1421:1421) (1155:1155:1155))
        (PORT datad (4112:4112:4112) (3547:3547:3547))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (3678:3678:3678))
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT ena (9686:9686:9686) (10858:10858:10858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (4800:4800:4800))
        (PORT d[1] (7559:7559:7559) (6542:6542:6542))
        (PORT d[2] (8537:8537:8537) (7687:7687:7687))
        (PORT d[3] (9278:9278:9278) (8308:8308:8308))
        (PORT d[4] (6481:6481:6481) (5555:5555:5555))
        (PORT d[5] (4260:4260:4260) (3626:3626:3626))
        (PORT d[6] (7502:7502:7502) (6717:6717:6717))
        (PORT d[7] (4077:4077:4077) (3689:3689:3689))
        (PORT d[8] (5140:5140:5140) (4645:4645:4645))
        (PORT d[9] (4069:4069:4069) (3620:3620:3620))
        (PORT d[10] (5243:5243:5243) (4662:4662:4662))
        (PORT d[11] (6686:6686:6686) (6191:6191:6191))
        (PORT d[12] (5561:5561:5561) (4776:4776:4776))
        (PORT clk (2459:2459:2459) (2487:2487:2487))
        (PORT ena (9682:9682:9682) (10854:10854:10854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8510:8510:8510) (7700:7700:7700))
        (PORT clk (2459:2459:2459) (2487:2487:2487))
        (PORT ena (9682:9682:9682) (10854:10854:10854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (3893:3893:3893))
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT ena (9686:9686:9686) (10858:10858:10858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2491:2491:2491))
        (PORT d[0] (9686:9686:9686) (10858:10858:10858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (5369:5369:5369))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (10616:10616:10616) (11710:11710:11710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6691:6691:6691) (5898:5898:5898))
        (PORT d[1] (7557:7557:7557) (6764:6764:6764))
        (PORT d[2] (9876:9876:9876) (8805:8805:8805))
        (PORT d[3] (7661:7661:7661) (6615:6615:6615))
        (PORT d[4] (9133:9133:9133) (8126:8126:8126))
        (PORT d[5] (8059:8059:8059) (6810:6810:6810))
        (PORT d[6] (8372:8372:8372) (7466:7466:7466))
        (PORT d[7] (4551:4551:4551) (4239:4239:4239))
        (PORT d[8] (5081:5081:5081) (4574:4574:4574))
        (PORT d[9] (4952:4952:4952) (4454:4454:4454))
        (PORT d[10] (7766:7766:7766) (7062:7062:7062))
        (PORT d[11] (7155:7155:7155) (6500:6500:6500))
        (PORT d[12] (10421:10421:10421) (8887:8887:8887))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (10612:10612:10612) (11706:11706:11706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5925:5925:5925) (5240:5240:5240))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (10612:10612:10612) (11706:11706:11706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7884:7884:7884) (6929:6929:6929))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (10616:10616:10616) (11710:11710:11710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (10616:10616:10616) (11710:11710:11710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~246\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2957:2957:2957) (2569:2569:2569))
        (PORT datab (4606:4606:4606) (4314:4314:4314))
        (PORT datad (2698:2698:2698) (2388:2388:2388))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~248\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2191:2191:2191))
        (PORT datab (5383:5383:5383) (4878:4878:4878))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~245\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2191:2191:2191))
        (PORT datab (5384:5384:5384) (4879:4879:4879))
        (PORT datac (2086:2086:2086) (1760:1760:1760))
        (PORT datad (4530:4530:4530) (4256:4256:4256))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5795:5795:5795) (5047:5047:5047))
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT ena (10267:10267:10267) (11321:11321:11321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6321:6321:6321) (5572:5572:5572))
        (PORT d[1] (7561:7561:7561) (6738:6738:6738))
        (PORT d[2] (9485:9485:9485) (8453:8453:8453))
        (PORT d[3] (7300:7300:7300) (6290:6290:6290))
        (PORT d[4] (7176:7176:7176) (6331:6331:6331))
        (PORT d[5] (7690:7690:7690) (6490:6490:6490))
        (PORT d[6] (7993:7993:7993) (7131:7131:7131))
        (PORT d[7] (3827:3827:3827) (3602:3602:3602))
        (PORT d[8] (4716:4716:4716) (4237:4237:4237))
        (PORT d[9] (4534:4534:4534) (4039:4039:4039))
        (PORT d[10] (7391:7391:7391) (6731:6731:6731))
        (PORT d[11] (7523:7523:7523) (6799:6799:6799))
        (PORT d[12] (10051:10051:10051) (8562:8562:8562))
        (PORT clk (2451:2451:2451) (2482:2482:2482))
        (PORT ena (10263:10263:10263) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (2836:2836:2836))
        (PORT clk (2451:2451:2451) (2482:2482:2482))
        (PORT ena (10263:10263:10263) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7460:7460:7460) (6559:6559:6559))
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT ena (10267:10267:10267) (11321:11321:11321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT d[0] (10267:10267:10267) (11321:11321:11321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3004:3004:3004))
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT ena (7045:7045:7045) (7775:7775:7775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2195:2195:2195))
        (PORT d[1] (6707:6707:6707) (5910:5910:5910))
        (PORT d[2] (8383:8383:8383) (7490:7490:7490))
        (PORT d[3] (3035:3035:3035) (2633:2633:2633))
        (PORT d[4] (6747:6747:6747) (5928:5928:5928))
        (PORT d[5] (2533:2533:2533) (2245:2245:2245))
        (PORT d[6] (7396:7396:7396) (6474:6474:6474))
        (PORT d[7] (5572:5572:5572) (5042:5042:5042))
        (PORT d[8] (5708:5708:5708) (5070:5070:5070))
        (PORT d[9] (4878:4878:4878) (4339:4339:4339))
        (PORT d[10] (3649:3649:3649) (3131:3131:3131))
        (PORT d[11] (6284:6284:6284) (5641:5641:5641))
        (PORT d[12] (7850:7850:7850) (6856:6856:6856))
        (PORT clk (2474:2474:2474) (2504:2504:2504))
        (PORT ena (7041:7041:7041) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3010:3010:3010))
        (PORT clk (2474:2474:2474) (2504:2504:2504))
        (PORT ena (7041:7041:7041) (7771:7771:7771))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5512:5512:5512) (4822:4822:4822))
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT ena (7045:7045:7045) (7775:7775:7775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT d[0] (7045:7045:7045) (7775:7775:7775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3334:3334:3334))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (8641:8641:8641) (9599:9599:9599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3228:3228:3228))
        (PORT d[1] (7479:7479:7479) (6625:6625:6625))
        (PORT d[2] (7604:7604:7604) (6797:6797:6797))
        (PORT d[3] (4545:4545:4545) (3955:3955:3955))
        (PORT d[4] (6858:6858:6858) (6038:6038:6038))
        (PORT d[5] (3673:3673:3673) (3249:3249:3249))
        (PORT d[6] (6277:6277:6277) (5472:5472:5472))
        (PORT d[7] (4331:4331:4331) (3933:3933:3933))
        (PORT d[8] (4670:4670:4670) (4105:4105:4105))
        (PORT d[9] (4106:4106:4106) (3653:3653:3653))
        (PORT d[10] (5833:5833:5833) (5281:5281:5281))
        (PORT d[11] (7121:7121:7121) (6399:6399:6399))
        (PORT d[12] (6912:6912:6912) (5990:5990:5990))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (8637:8637:8637) (9595:9595:9595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7675:7675:7675) (6953:6953:6953))
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (PORT ena (8637:8637:8637) (9595:9595:9595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6543:6543:6543) (5626:5626:5626))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (8641:8641:8641) (9599:9599:9599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT d[0] (8641:8641:8641) (9599:9599:9599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~240\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2188:2188:2188))
        (PORT datab (4604:4604:4604) (4312:4312:4312))
        (PORT datac (2035:2035:2035) (1708:1708:1708))
        (PORT datad (3169:3169:3169) (2686:2686:2686))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (3280:3280:3280))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (8967:8967:8967) (9962:9962:9962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (3966:3966:3966))
        (PORT d[1] (5082:5082:5082) (4414:4414:4414))
        (PORT d[2] (7611:7611:7611) (6814:6814:6814))
        (PORT d[3] (5217:5217:5217) (4519:4519:4519))
        (PORT d[4] (4933:4933:4933) (4304:4304:4304))
        (PORT d[5] (8877:8877:8877) (7554:7554:7554))
        (PORT d[6] (3359:3359:3359) (2920:2920:2920))
        (PORT d[7] (5124:5124:5124) (4660:4660:4660))
        (PORT d[8] (5407:5407:5407) (4849:4849:4849))
        (PORT d[9] (5501:5501:5501) (4868:4868:4868))
        (PORT d[10] (3268:3268:3268) (2803:2803:2803))
        (PORT d[11] (3197:3197:3197) (2809:2809:2809))
        (PORT d[12] (4139:4139:4139) (3527:3527:3527))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (8963:8963:8963) (9958:9958:9958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3704:3704:3704))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (8963:8963:8963) (9958:9958:9958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8080:8080:8080) (6945:6945:6945))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (8967:8967:8967) (9962:9962:9962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT d[0] (8967:8967:8967) (9962:9962:9962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~241\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2858:2858:2858) (2213:2213:2213))
        (PORT datab (4595:4595:4595) (4301:4301:4301))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (2064:2064:2064) (1840:1840:1840))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5412:5412:5412) (4705:4705:4705))
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT ena (9572:9572:9572) (10533:10533:10533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (4917:4917:4917))
        (PORT d[1] (7479:7479:7479) (6638:6638:6638))
        (PORT d[2] (8666:8666:8666) (7715:7715:7715))
        (PORT d[3] (6537:6537:6537) (5611:5611:5611))
        (PORT d[4] (8028:8028:8028) (7140:7140:7140))
        (PORT d[5] (6935:6935:6935) (5816:5816:5816))
        (PORT d[6] (7614:7614:7614) (6791:6791:6791))
        (PORT d[7] (4611:4611:4611) (4341:4341:4341))
        (PORT d[8] (4381:4381:4381) (3960:3960:3960))
        (PORT d[9] (5718:5718:5718) (5164:5164:5164))
        (PORT d[10] (7071:7071:7071) (6439:6439:6439))
        (PORT d[11] (7549:7549:7549) (6882:6882:6882))
        (PORT d[12] (9294:9294:9294) (7881:7881:7881))
        (PORT clk (2451:2451:2451) (2482:2482:2482))
        (PORT ena (9568:9568:9568) (10529:10529:10529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6536:6536:6536) (5658:5658:5658))
        (PORT clk (2451:2451:2451) (2482:2482:2482))
        (PORT ena (9568:9568:9568) (10529:10529:10529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (5861:5861:5861))
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT ena (9572:9572:9572) (10533:10533:10533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2486:2486:2486))
        (PORT d[0] (9572:9572:9572) (10533:10533:10533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5049:5049:5049) (4378:4378:4378))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT ena (8794:8794:8794) (9690:9690:9690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (3644:3644:3644))
        (PORT d[1] (7115:7115:7115) (6327:6327:6327))
        (PORT d[2] (7780:7780:7780) (6854:6854:6854))
        (PORT d[3] (5425:5425:5425) (4619:4619:4619))
        (PORT d[4] (8397:8397:8397) (7501:7501:7501))
        (PORT d[5] (4483:4483:4483) (3870:3870:3870))
        (PORT d[6] (6741:6741:6741) (5954:5954:5954))
        (PORT d[7] (3806:3806:3806) (3588:3588:3588))
        (PORT d[8] (5060:5060:5060) (4539:4539:4539))
        (PORT d[9] (4538:4538:4538) (4078:4078:4078))
        (PORT d[10] (6580:6580:6580) (5930:5930:5930))
        (PORT d[11] (7165:7165:7165) (6501:6501:6501))
        (PORT d[12] (6840:6840:6840) (5911:5911:5911))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT ena (8790:8790:8790) (9686:9686:9686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5425:5425:5425))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT ena (8790:8790:8790) (9686:9686:9686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (4324:4324:4324))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT ena (8794:8794:8794) (9690:9690:9690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (8794:8794:8794) (9690:9690:9690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3355:3355:3355))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
        (PORT ena (8351:8351:8351) (9268:9268:9268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (2971:2971:2971))
        (PORT d[1] (7468:7468:7468) (6621:6621:6621))
        (PORT d[2] (7996:7996:7996) (7134:7134:7134))
        (PORT d[3] (4565:4565:4565) (3978:3978:3978))
        (PORT d[4] (6801:6801:6801) (5984:5984:5984))
        (PORT d[5] (3278:3278:3278) (2911:2911:2911))
        (PORT d[6] (6269:6269:6269) (5472:5472:5472))
        (PORT d[7] (4352:4352:4352) (3957:3957:3957))
        (PORT d[8] (4642:4642:4642) (4115:4115:4115))
        (PORT d[9] (4463:4463:4463) (3964:3964:3964))
        (PORT d[10] (5811:5811:5811) (5271:5271:5271))
        (PORT d[11] (7100:7100:7100) (6374:6374:6374))
        (PORT d[12] (6624:6624:6624) (5762:5762:5762))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (8347:8347:8347) (9264:9264:9264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (4464:4464:4464))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (8347:8347:8347) (9264:9264:9264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (5651:5651:5651))
        (PORT clk (2504:2504:2504) (2529:2529:2529))
        (PORT ena (8351:8351:8351) (9268:9268:9268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2529:2529:2529))
        (PORT d[0] (8351:8351:8351) (9268:9268:9268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (4315:4315:4315))
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT ena (9152:9152:9152) (10095:10095:10095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5309:5309:5309) (4628:4628:4628))
        (PORT d[1] (7071:7071:7071) (6204:6204:6204))
        (PORT d[2] (8971:8971:8971) (7917:7917:7917))
        (PORT d[3] (5491:5491:5491) (4714:4714:4714))
        (PORT d[4] (9655:9655:9655) (8631:8631:8631))
        (PORT d[5] (4838:4838:4838) (4201:4201:4201))
        (PORT d[6] (6796:6796:6796) (6019:6019:6019))
        (PORT d[7] (4954:4954:4954) (4592:4592:4592))
        (PORT d[8] (6253:6253:6253) (5617:5617:5617))
        (PORT d[9] (5713:5713:5713) (5119:5119:5119))
        (PORT d[10] (6646:6646:6646) (6014:6014:6014))
        (PORT d[11] (7089:7089:7089) (6395:6395:6395))
        (PORT d[12] (7282:7282:7282) (6309:6309:6309))
        (PORT clk (2451:2451:2451) (2481:2481:2481))
        (PORT ena (9148:9148:9148) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7265:7265:7265) (6569:6569:6569))
        (PORT clk (2451:2451:2451) (2481:2481:2481))
        (PORT ena (9148:9148:9148) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3073:3073:3073))
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT ena (9152:9152:9152) (10095:10095:10095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT d[0] (9152:9152:9152) (10095:10095:10095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~242\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2190:2190:2190))
        (PORT datab (4598:4598:4598) (4304:4304:4304))
        (PORT datac (3110:3110:3110) (2610:2610:2610))
        (PORT datad (1786:1786:1786) (1470:1470:1470))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~243\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2867:2867:2867) (2405:2405:2405))
        (PORT datab (4605:4605:4605) (4313:4313:4313))
        (PORT datac (2933:2933:2933) (2454:2454:2454))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~244\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3810:3810:3810) (3205:3205:3205))
        (PORT datab (5380:5380:5380) (4875:4875:4875))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[19\]\~249\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3811:3811:3811) (3206:3206:3206))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (442:442:442))
        (PORT datab (402:402:402) (477:477:477))
        (PORT datac (490:490:490) (418:418:418))
        (PORT datad (2262:2262:2262) (1967:1967:1967))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (927:927:927))
        (PORT datab (1047:1047:1047) (994:994:994))
        (PORT datad (290:290:290) (315:315:315))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1267:1267:1267) (1182:1182:1182))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[19\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (838:838:838))
        (PORT datab (954:954:954) (872:872:872))
        (PORT datac (815:815:815) (736:736:736))
        (PORT datad (1787:1787:1787) (1601:1601:1601))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (1829:1829:1829))
        (PORT datac (2010:2010:2010) (1779:1779:1779))
        (PORT datad (1719:1719:1719) (1572:1572:1572))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1955:1955:1955) (1711:1711:1711))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~255\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1299:1299:1299))
        (PORT datab (4368:4368:4368) (3992:3992:3992))
        (PORT datac (1808:1808:1808) (1563:1563:1563))
        (PORT datad (811:811:811) (685:685:685))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3221:3221:3221))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (10186:10186:10186) (11250:11250:11250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6504:6504:6504) (5699:5699:5699))
        (PORT d[1] (7549:7549:7549) (6695:6695:6695))
        (PORT d[2] (10146:10146:10146) (8958:8958:8958))
        (PORT d[3] (6622:6622:6622) (5723:5723:5723))
        (PORT d[4] (7863:7863:7863) (6913:6913:6913))
        (PORT d[5] (5981:5981:5981) (5213:5213:5213))
        (PORT d[6] (8041:8041:8041) (7136:7136:7136))
        (PORT d[7] (2495:2495:2495) (2079:2079:2079))
        (PORT d[8] (7040:7040:7040) (6327:6327:6327))
        (PORT d[9] (4118:4118:4118) (3677:3677:3677))
        (PORT d[10] (7799:7799:7799) (7029:7029:7029))
        (PORT d[11] (6770:6770:6770) (6119:6119:6119))
        (PORT d[12] (8406:8406:8406) (7310:7310:7310))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (10182:10182:10182) (11246:11246:11246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7077:7077:7077) (6309:6309:6309))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (10182:10182:10182) (11246:11246:11246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2079:2079:2079))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (10186:10186:10186) (11250:11250:11250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT d[0] (10186:10186:10186) (11250:11250:11250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (2961:2961:2961))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (10193:10193:10193) (11257:11257:11257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (5669:5669:5669))
        (PORT d[1] (7939:7939:7939) (7035:7035:7035))
        (PORT d[2] (10156:10156:10156) (8966:8966:8966))
        (PORT d[3] (6601:6601:6601) (5698:5698:5698))
        (PORT d[4] (7925:7925:7925) (6955:6955:6955))
        (PORT d[5] (5951:5951:5951) (5194:5194:5194))
        (PORT d[6] (7980:7980:7980) (7078:7078:7078))
        (PORT d[7] (2123:2123:2123) (1783:1783:1783))
        (PORT d[8] (5475:5475:5475) (4863:4863:4863))
        (PORT d[9] (4525:4525:4525) (4036:4036:4036))
        (PORT d[10] (7806:7806:7806) (7037:7037:7037))
        (PORT d[11] (6771:6771:6771) (6120:6120:6120))
        (PORT d[12] (8401:8401:8401) (7300:7300:7300))
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (PORT ena (10189:10189:10189) (11253:11253:11253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (4714:4714:4714))
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (PORT ena (10189:10189:10189) (11253:11253:11253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2066:2066:2066))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (10193:10193:10193) (11257:11257:11257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT d[0] (10193:10193:10193) (11257:11257:11257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~257\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1298:1298:1298))
        (PORT datab (1678:1678:1678) (1350:1350:1350))
        (PORT datad (1271:1271:1271) (1004:1004:1004))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2038:2038:2038))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (10529:10529:10529) (11638:11638:11638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8727:8727:8727) (7743:7743:7743))
        (PORT d[1] (10912:10912:10912) (9665:9665:9665))
        (PORT d[2] (8086:8086:8086) (7022:7022:7022))
        (PORT d[3] (6993:6993:6993) (6056:6056:6056))
        (PORT d[4] (7085:7085:7085) (6406:6406:6406))
        (PORT d[5] (8424:8424:8424) (7503:7503:7503))
        (PORT d[6] (10609:10609:10609) (9410:9410:9410))
        (PORT d[7] (6816:6816:6816) (5818:5818:5818))
        (PORT d[8] (5140:5140:5140) (4563:4563:4563))
        (PORT d[9] (4898:4898:4898) (4366:4366:4366))
        (PORT d[10] (10996:10996:10996) (9783:9783:9783))
        (PORT d[11] (7469:7469:7469) (6730:6730:6730))
        (PORT d[12] (8844:8844:8844) (7881:7881:7881))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (10525:10525:10525) (11634:11634:11634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3592:3592:3592))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (10525:10525:10525) (11634:11634:11634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2030:2030:2030))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (10529:10529:10529) (11638:11638:11638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT d[0] (10529:10529:10529) (11638:11638:11638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (2633:2633:2633))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (10528:10528:10528) (11638:11638:11638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6901:6901:6901) (6057:6057:6057))
        (PORT d[1] (7922:7922:7922) (7020:7020:7020))
        (PORT d[2] (8446:8446:8446) (7320:7320:7320))
        (PORT d[3] (6962:6962:6962) (6029:6029:6029))
        (PORT d[4] (7108:7108:7108) (6416:6416:6416))
        (PORT d[5] (8826:8826:8826) (7853:7853:7853))
        (PORT d[6] (10941:10941:10941) (9699:9699:9699))
        (PORT d[7] (2512:2512:2512) (2126:2126:2126))
        (PORT d[8] (5098:5098:5098) (4531:4531:4531))
        (PORT d[9] (4893:4893:4893) (4360:4360:4360))
        (PORT d[10] (11103:11103:11103) (9871:9871:9871))
        (PORT d[11] (7148:7148:7148) (6453:6453:6453))
        (PORT d[12] (8790:8790:8790) (7649:7649:7649))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (10524:10524:10524) (11634:11634:11634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (4609:4609:4609))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (10524:10524:10524) (11634:11634:11634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2056:2056:2056))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (10528:10528:10528) (11638:11638:11638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT d[0] (10528:10528:10528) (11638:11638:11638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~256\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1298:1298:1298))
        (PORT datab (2083:2083:2083) (1701:1701:1701))
        (PORT datac (1807:1807:1807) (1562:1562:1562))
        (PORT datad (1744:1744:1744) (1393:1393:1393))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~258\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (4368:4368:4368) (3992:3992:3992))
        (PORT datac (1807:1807:1807) (1563:1563:1563))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (3697:3697:3697))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (9072:9072:9072) (10030:10030:10030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (4366:4366:4366))
        (PORT d[1] (7546:7546:7546) (6717:6717:6717))
        (PORT d[2] (7822:7822:7822) (6961:6961:6961))
        (PORT d[3] (5393:5393:5393) (4642:4642:4642))
        (PORT d[4] (7705:7705:7705) (6849:6849:6849))
        (PORT d[5] (5801:5801:5801) (4857:4857:4857))
        (PORT d[6] (6776:6776:6776) (6019:6019:6019))
        (PORT d[7] (4202:4202:4202) (3984:3984:3984))
        (PORT d[8] (4813:4813:4813) (4360:4360:4360))
        (PORT d[9] (4987:4987:4987) (4522:4522:4522))
        (PORT d[10] (6625:6625:6625) (6012:6012:6012))
        (PORT d[11] (7554:7554:7554) (6888:6888:6888))
        (PORT d[12] (8432:8432:8432) (7112:7112:7112))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (9068:9068:9068) (10026:10026:10026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (4972:4972:4972))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (9068:9068:9068) (10026:10026:10026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5882:5882:5882) (5158:5158:5158))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (9072:9072:9072) (10030:10030:10030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (9072:9072:9072) (10030:10030:10030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (3571:3571:3571))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (9107:9107:9107) (10051:10051:10051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4872:4872:4872) (4245:4245:4245))
        (PORT d[1] (7121:7121:7121) (6333:6333:6333))
        (PORT d[2] (7042:7042:7042) (6216:6216:6216))
        (PORT d[3] (5737:5737:5737) (4904:4904:4904))
        (PORT d[4] (8845:8845:8845) (7886:7886:7886))
        (PORT d[5] (4787:4787:4787) (4128:4128:4128))
        (PORT d[6] (6389:6389:6389) (5634:5634:5634))
        (PORT d[7] (3862:3862:3862) (3638:3638:3638))
        (PORT d[8] (4286:4286:4286) (3846:3846:3846))
        (PORT d[9] (4530:4530:4530) (4070:4070:4070))
        (PORT d[10] (6573:6573:6573) (5923:5923:5923))
        (PORT d[11] (7466:7466:7466) (6730:6730:6730))
        (PORT d[12] (7226:7226:7226) (6245:6245:6245))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (PORT ena (9103:9103:9103) (10047:10047:10047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5772:5772:5772) (5426:5426:5426))
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (PORT ena (9103:9103:9103) (10047:10047:10047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4307:4307:4307))
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT ena (9107:9107:9107) (10051:10051:10051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2514:2514:2514))
        (PORT d[0] (9107:9107:9107) (10051:10051:10051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (2946:2946:2946))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (9831:9831:9831) (10846:10846:10846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6463:6463:6463) (5663:5663:5663))
        (PORT d[1] (7538:7538:7538) (6685:6685:6685))
        (PORT d[2] (9746:9746:9746) (8606:8606:8606))
        (PORT d[3] (6591:6591:6591) (5696:5696:5696))
        (PORT d[4] (7563:7563:7563) (6650:6650:6650))
        (PORT d[5] (5615:5615:5615) (4899:4899:4899))
        (PORT d[6] (8040:8040:8040) (7135:7135:7135))
        (PORT d[7] (2549:2549:2549) (2155:2155:2155))
        (PORT d[8] (7008:7008:7008) (6299:6299:6299))
        (PORT d[9] (4117:4117:4117) (3676:3676:3676))
        (PORT d[10] (7393:7393:7393) (6675:6675:6675))
        (PORT d[11] (6760:6760:6760) (6109:6109:6109))
        (PORT d[12] (8395:8395:8395) (7293:7293:7293))
        (PORT clk (2470:2470:2470) (2496:2496:2496))
        (PORT ena (9827:9827:9827) (10842:10842:10842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7285:7285:7285) (6591:6591:6591))
        (PORT clk (2470:2470:2470) (2496:2496:2496))
        (PORT ena (9827:9827:9827) (10842:10842:10842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2047:2047:2047))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (9831:9831:9831) (10846:10846:10846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT d[0] (9831:9831:9831) (10846:10846:10846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (3751:3751:3751))
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT ena (9189:9189:9189) (10106:10106:10106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (4566:4566:4566))
        (PORT d[1] (7170:7170:7170) (6395:6395:6395))
        (PORT d[2] (8238:8238:8238) (7328:7328:7328))
        (PORT d[3] (6453:6453:6453) (5534:5534:5534))
        (PORT d[4] (8003:8003:8003) (7108:7108:7108))
        (PORT d[5] (6529:6529:6529) (5461:5461:5461))
        (PORT d[6] (7241:7241:7241) (6445:6445:6445))
        (PORT d[7] (4634:4634:4634) (4364:4364:4364))
        (PORT d[8] (5844:5844:5844) (5247:5247:5247))
        (PORT d[9] (5777:5777:5777) (5206:5206:5206))
        (PORT d[10] (6668:6668:6668) (6080:6080:6080))
        (PORT d[11] (7563:7563:7563) (6896:6896:6896))
        (PORT d[12] (8914:8914:8914) (7544:7544:7544))
        (PORT clk (2470:2470:2470) (2497:2497:2497))
        (PORT ena (9185:9185:9185) (10102:10102:10102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4293:4293:4293))
        (PORT clk (2470:2470:2470) (2497:2497:2497))
        (PORT ena (9185:9185:9185) (10102:10102:10102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6281:6281:6281) (5508:5508:5508))
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT ena (9189:9189:9189) (10106:10106:10106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2501:2501:2501))
        (PORT d[0] (9189:9189:9189) (10106:10106:10106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~252\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1413:1413:1413))
        (PORT datab (1853:1853:1853) (1598:1598:1598))
        (PORT datac (3441:3441:3441) (3059:3059:3059))
        (PORT datad (1356:1356:1356) (1253:1253:1253))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~253\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1297:1297:1297))
        (PORT datab (3112:3112:3112) (2788:2788:2788))
        (PORT datac (3154:3154:3154) (2670:2670:2670))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2636:2636:2636))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (8656:8656:8656) (9625:9625:9625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (2951:2951:2951))
        (PORT d[1] (7527:7527:7527) (6669:6669:6669))
        (PORT d[2] (7591:7591:7591) (6772:6772:6772))
        (PORT d[3] (4180:4180:4180) (3637:3637:3637))
        (PORT d[4] (6785:6785:6785) (5975:5975:5975))
        (PORT d[5] (3622:3622:3622) (3214:3214:3214))
        (PORT d[6] (6303:6303:6303) (5497:5497:5497))
        (PORT d[7] (4345:4345:4345) (3949:3949:3949))
        (PORT d[8] (4591:4591:4591) (4071:4071:4071))
        (PORT d[9] (4449:4449:4449) (3949:3949:3949))
        (PORT d[10] (5835:5835:5835) (5290:5290:5290))
        (PORT d[11] (7114:7114:7114) (6391:6391:6391))
        (PORT d[12] (6661:6661:6661) (5797:5797:5797))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT ena (8652:8652:8652) (9621:9621:9621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4211:4211:4211))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT ena (8652:8652:8652) (9621:9621:9621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6600:6600:6600) (5678:5678:5678))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (8656:8656:8656) (9625:9625:9625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT d[0] (8656:8656:8656) (9625:9625:9625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (4475:4475:4475))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (11309:11309:11309) (12495:12495:12495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8548:8548:8548) (7661:7661:7661))
        (PORT d[1] (7915:7915:7915) (7081:7081:7081))
        (PORT d[2] (10258:10258:10258) (9154:9154:9154))
        (PORT d[3] (8772:8772:8772) (7588:7588:7588))
        (PORT d[4] (8622:8622:8622) (7798:7798:7798))
        (PORT d[5] (8808:8808:8808) (7872:7872:7872))
        (PORT d[6] (11035:11035:11035) (9848:9848:9848))
        (PORT d[7] (4610:4610:4610) (4346:4346:4346))
        (PORT d[8] (6883:6883:6883) (6271:6271:6271))
        (PORT d[9] (5302:5302:5302) (4770:4770:4770))
        (PORT d[10] (10068:10068:10068) (8897:8897:8897))
        (PORT d[11] (9114:9114:9114) (8121:8121:8121))
        (PORT d[12] (8643:8643:8643) (7782:7782:7782))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (11305:11305:11305) (12491:12491:12491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3153:3153:3153))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (11305:11305:11305) (12491:12491:12491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7242:7242:7242) (6308:6308:6308))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (11309:11309:11309) (12495:12495:12495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT d[0] (11309:11309:11309) (12495:12495:12495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (2971:2971:2971))
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT ena (9828:9828:9828) (10855:10855:10855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6090:6090:6090) (5330:5330:5330))
        (PORT d[1] (7910:7910:7910) (6989:6989:6989))
        (PORT d[2] (9745:9745:9745) (8605:8605:8605))
        (PORT d[3] (6243:6243:6243) (5392:5392:5392))
        (PORT d[4] (7531:7531:7531) (6622:6622:6622))
        (PORT d[5] (5583:5583:5583) (4872:4872:4872))
        (PORT d[6] (8032:8032:8032) (7126:7126:7126))
        (PORT d[7] (2514:2514:2514) (2129:2129:2129))
        (PORT d[8] (7043:7043:7043) (6326:6326:6326))
        (PORT d[9] (6492:6492:6492) (5802:5802:5802))
        (PORT d[10] (7434:7434:7434) (6711:6711:6711))
        (PORT d[11] (6754:6754:6754) (6101:6101:6101))
        (PORT d[12] (8033:8033:8033) (6980:6980:6980))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT ena (9824:9824:9824) (10851:10851:10851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6002:6002:6002) (5372:5372:5372))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT ena (9824:9824:9824) (10851:10851:10851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2390:2390:2390))
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT ena (9828:9828:9828) (10855:10855:10855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT d[0] (9828:9828:9828) (10855:10855:10855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1141:1141:1141))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (5980:5980:5980) (6585:6585:6585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (892:892:892))
        (PORT d[1] (1629:1629:1629) (1420:1420:1420))
        (PORT d[2] (4634:4634:4634) (4025:4025:4025))
        (PORT d[3] (1883:1883:1883) (1623:1623:1623))
        (PORT d[4] (875:875:875) (764:764:764))
        (PORT d[5] (1244:1244:1244) (1114:1114:1114))
        (PORT d[6] (1232:1232:1232) (1090:1090:1090))
        (PORT d[7] (1562:1562:1562) (1376:1376:1376))
        (PORT d[8] (892:892:892) (779:779:779))
        (PORT d[9] (3594:3594:3594) (3119:3119:3119))
        (PORT d[10] (868:868:868) (767:767:767))
        (PORT d[11] (2821:2821:2821) (2433:2433:2433))
        (PORT d[12] (3468:3468:3468) (3036:3036:3036))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT ena (5976:5976:5976) (6581:6581:6581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1309:1309:1309))
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (PORT ena (5976:5976:5976) (6581:6581:6581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1431:1431:1431))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (5980:5980:5980) (6585:6585:6585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT d[0] (5980:5980:5980) (6585:6585:6585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~250\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1297:1297:1297))
        (PORT datab (1754:1754:1754) (1400:1400:1400))
        (PORT datac (1806:1806:1806) (1562:1562:1562))
        (PORT datad (1151:1151:1151) (982:982:982))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~251\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1296:1296:1296))
        (PORT datab (2423:2423:2423) (2119:2119:2119))
        (PORT datac (2415:2415:2415) (2167:2167:2167))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~254\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (4366:4366:4366) (3990:3990:3990))
        (PORT datac (4467:4467:4467) (4032:4032:4032))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[18\]\~259\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (4465:4465:4465) (4030:4030:4030))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1330:1330:1330))
        (PORT datab (1931:1931:1931) (1631:1631:1631))
        (PORT datac (1073:1073:1073) (1028:1028:1028))
        (PORT datad (838:838:838) (714:714:714))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT asdata (1883:1883:1883) (1677:1677:1677))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1006:1006:1006))
        (PORT datab (964:964:964) (867:867:867))
        (PORT datad (853:853:853) (757:757:757))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1204:1204:1204))
        (PORT datab (1179:1179:1179) (1054:1054:1054))
        (PORT datac (741:741:741) (607:607:607))
        (PORT datad (1202:1202:1202) (1059:1059:1059))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (965:965:965))
        (PORT datab (1333:1333:1333) (1204:1204:1204))
        (PORT datad (562:562:562) (522:522:522))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (969:969:969) (947:947:947))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (591:591:591))
        (PORT datab (1747:1747:1747) (1537:1537:1537))
        (PORT datac (297:297:297) (361:361:361))
        (PORT datad (1265:1265:1265) (1142:1142:1142))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1249:1249:1249) (1127:1127:1127))
        (PORT datac (235:235:235) (254:254:254))
        (PORT datad (2231:2231:2231) (1900:1900:1900))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (999:999:999))
        (PORT datab (822:822:822) (715:715:715))
        (PORT datac (1200:1200:1200) (1096:1096:1096))
        (PORT datad (230:230:230) (238:238:238))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1366:1366:1366) (1114:1114:1114))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (937:937:937) (931:931:931))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (836:836:836))
        (PORT datab (1846:1846:1846) (1639:1639:1639))
        (PORT datac (282:282:282) (348:348:348))
        (PORT datad (1198:1198:1198) (1072:1072:1072))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2542:2542:2542) (2196:2196:2196))
        (PORT datac (1877:1877:1877) (1573:1573:1573))
        (PORT datad (1095:1095:1095) (1066:1066:1066))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1537:1537:1537) (1407:1407:1407))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~265\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1437:1437:1437))
        (PORT datab (413:413:413) (492:492:492))
        (PORT datac (1102:1102:1102) (946:946:946))
        (PORT datad (1774:1774:1774) (1547:1547:1547))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (3419:3419:3419))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (11317:11317:11317) (12503:12503:12503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8597:8597:8597) (7694:7694:7694))
        (PORT d[1] (7604:7604:7604) (6822:6822:6822))
        (PORT d[2] (10311:10311:10311) (9047:9047:9047))
        (PORT d[3] (8471:8471:8471) (7339:7339:7339))
        (PORT d[4] (8274:8274:8274) (7492:7492:7492))
        (PORT d[5] (8392:8392:8392) (7508:7508:7508))
        (PORT d[6] (11028:11028:11028) (9840:9840:9840))
        (PORT d[7] (4548:4548:4548) (4283:4283:4283))
        (PORT d[8] (6971:6971:6971) (6355:6355:6355))
        (PORT d[9] (6147:6147:6147) (5502:5502:5502))
        (PORT d[10] (9654:9654:9654) (8540:8540:8540))
        (PORT d[11] (8166:8166:8166) (7300:7300:7300))
        (PORT d[12] (8728:8728:8728) (7847:7847:7847))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (11313:11313:11313) (12499:12499:12499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (5741:5741:5741))
        (PORT clk (2494:2494:2494) (2523:2523:2523))
        (PORT ena (11313:11313:11313) (12499:12499:12499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (5741:5741:5741))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (11317:11317:11317) (12503:12503:12503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (11317:11317:11317) (12503:12503:12503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a273\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1511:1511:1511))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3379:3379:3379))
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT ena (9912:9912:9912) (10915:10915:10915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5982:5982:5982) (5264:5264:5264))
        (PORT d[1] (8227:8227:8227) (7286:7286:7286))
        (PORT d[2] (9065:9065:9065) (8075:8075:8075))
        (PORT d[3] (6919:6919:6919) (5953:5953:5953))
        (PORT d[4] (8458:8458:8458) (7527:7527:7527))
        (PORT d[5] (7324:7324:7324) (6165:6165:6165))
        (PORT d[6] (8069:8069:8069) (7194:7194:7194))
        (PORT d[7] (5005:5005:5005) (4692:4692:4692))
        (PORT d[8] (4405:4405:4405) (3964:3964:3964))
        (PORT d[9] (4597:4597:4597) (4131:4131:4131))
        (PORT d[10] (7470:7470:7470) (6792:6792:6792))
        (PORT d[11] (7176:7176:7176) (6513:6513:6513))
        (PORT d[12] (10000:10000:10000) (8516:8516:8516))
        (PORT clk (2437:2437:2437) (2468:2468:2468))
        (PORT ena (9908:9908:9908) (10911:10911:10911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (2822:2822:2822))
        (PORT clk (2437:2437:2437) (2468:2468:2468))
        (PORT ena (9908:9908:9908) (10911:10911:10911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7085:7085:7085) (6229:6229:6229))
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT ena (9912:9912:9912) (10915:10915:10915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT d[0] (9912:9912:9912) (10915:10915:10915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~267\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (2566:2566:2566))
        (PORT datab (412:412:412) (490:490:490))
        (PORT datac (1583:1583:1583) (1396:1396:1396))
        (PORT datad (4445:4445:4445) (3598:3598:3598))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2246:2246:2246))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT ena (11053:11053:11053) (12285:12285:12285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2472:2472:2472))
        (PORT d[1] (2536:2536:2536) (2138:2138:2138))
        (PORT d[2] (4882:4882:4882) (4266:4266:4266))
        (PORT d[3] (2302:2302:2302) (1975:1975:1975))
        (PORT d[4] (5343:5343:5343) (4652:4652:4652))
        (PORT d[5] (2231:2231:2231) (1932:1932:1932))
        (PORT d[6] (2909:2909:2909) (2493:2493:2493))
        (PORT d[7] (8397:8397:8397) (7691:7691:7691))
        (PORT d[8] (2288:2288:2288) (1943:1943:1943))
        (PORT d[9] (2647:2647:2647) (2310:2310:2310))
        (PORT d[10] (4517:4517:4517) (3954:3954:3954))
        (PORT d[11] (4861:4861:4861) (4369:4369:4369))
        (PORT d[12] (3873:3873:3873) (3377:3377:3377))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (PORT ena (11049:11049:11049) (12281:12281:12281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4393:4393:4393) (3787:3787:3787))
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (PORT ena (11049:11049:11049) (12281:12281:12281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2077:2077:2077))
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT ena (11053:11053:11053) (12285:12285:12285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (PORT d[0] (11053:11053:11053) (12285:12285:12285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (2877:2877:2877))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (10888:10888:10888) (12047:12047:12047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8779:8779:8779) (7801:7801:7801))
        (PORT d[1] (10924:10924:10924) (9666:9666:9666))
        (PORT d[2] (8062:8062:8062) (6984:6984:6984))
        (PORT d[3] (9826:9826:9826) (8541:8541:8541))
        (PORT d[4] (6698:6698:6698) (6059:6059:6059))
        (PORT d[5] (8461:8461:8461) (7537:7537:7537))
        (PORT d[6] (10636:10636:10636) (9433:9433:9433))
        (PORT d[7] (6871:6871:6871) (5870:5870:5870))
        (PORT d[8] (5121:5121:5121) (4548:4548:4548))
        (PORT d[9] (7163:7163:7163) (6369:6369:6369))
        (PORT d[10] (10682:10682:10682) (9507:9507:9507))
        (PORT d[11] (8268:8268:8268) (7368:7368:7368))
        (PORT d[12] (8800:8800:8800) (7847:7847:7847))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (10884:10884:10884) (12043:12043:12043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (4701:4701:4701))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (10884:10884:10884) (12043:12043:12043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2064:2064:2064))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (10888:10888:10888) (12047:12047:12047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (10888:10888:10888) (12047:12047:12047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~266\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1438:1438:1438))
        (PORT datab (407:407:407) (485:485:485))
        (PORT datac (1794:1794:1794) (1491:1491:1491))
        (PORT datad (2004:2004:2004) (1633:1633:1633))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~268\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (1898:1898:1898) (1654:1654:1654))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (4923:4923:4923))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8625:8625:8625) (9572:9572:9572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (1859:1859:1859))
        (PORT d[1] (8282:8282:8282) (7356:7356:7356))
        (PORT d[2] (7146:7146:7146) (6358:6358:6358))
        (PORT d[3] (2690:2690:2690) (2337:2337:2337))
        (PORT d[4] (6791:6791:6791) (5967:5967:5967))
        (PORT d[5] (2862:2862:2862) (2539:2539:2539))
        (PORT d[6] (7417:7417:7417) (6499:6499:6499))
        (PORT d[7] (5938:5938:5938) (5360:5360:5360))
        (PORT d[8] (6091:6091:6091) (5412:5412:5412))
        (PORT d[9] (5235:5235:5235) (4648:4648:4648))
        (PORT d[10] (3337:3337:3337) (2876:2876:2876))
        (PORT d[11] (6716:6716:6716) (6018:6018:6018))
        (PORT d[12] (8160:8160:8160) (7125:7125:7125))
        (PORT clk (2461:2461:2461) (2490:2490:2490))
        (PORT ena (8621:8621:8621) (9568:9568:9568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (4773:4773:4773))
        (PORT clk (2461:2461:2461) (2490:2490:2490))
        (PORT ena (8621:8621:8621) (9568:9568:9568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (4871:4871:4871))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8625:8625:8625) (9572:9572:9572))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT d[0] (8625:8625:8625) (9572:9572:9572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4005:4005:4005))
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT ena (10617:10617:10617) (11711:11711:11711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6697:6697:6697) (5905:5905:5905))
        (PORT d[1] (7622:7622:7622) (6834:6834:6834))
        (PORT d[2] (9887:9887:9887) (8815:8815:8815))
        (PORT d[3] (7726:7726:7726) (6671:6671:6671))
        (PORT d[4] (9205:9205:9205) (8186:8186:8186))
        (PORT d[5] (8102:8102:8102) (6843:6843:6843))
        (PORT d[6] (8856:8856:8856) (7888:7888:7888))
        (PORT d[7] (4599:4599:4599) (4278:4278:4278))
        (PORT d[8] (5124:5124:5124) (4610:4610:4610))
        (PORT d[9] (5008:5008:5008) (4498:4498:4498))
        (PORT d[10] (8246:8246:8246) (7480:7480:7480))
        (PORT d[11] (7513:7513:7513) (6814:6814:6814))
        (PORT d[12] (10733:10733:10733) (9163:9163:9163))
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (PORT ena (10613:10613:10613) (11707:11707:11707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5773:5773:5773) (5087:5087:5087))
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (PORT ena (10613:10613:10613) (11707:11707:11707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7856:7856:7856) (6905:6905:6905))
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT ena (10617:10617:10617) (11711:11711:11711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2510:2510:2510))
        (PORT d[0] (10617:10617:10617) (11711:11711:11711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2254:2254:2254))
        (PORT clk (2503:2503:2503) (2534:2534:2534))
        (PORT ena (10707:10707:10707) (11886:11886:11886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2209:2209:2209))
        (PORT d[1] (2930:2930:2930) (2491:2491:2491))
        (PORT d[2] (4869:4869:4869) (4255:4255:4255))
        (PORT d[3] (1899:1899:1899) (1618:1618:1618))
        (PORT d[4] (5315:5315:5315) (4631:4631:4631))
        (PORT d[5] (2591:2591:2591) (2227:2227:2227))
        (PORT d[6] (2912:2912:2912) (2501:2501:2501))
        (PORT d[7] (8367:8367:8367) (7666:7666:7666))
        (PORT d[8] (2239:2239:2239) (1896:1896:1896))
        (PORT d[9] (1872:1872:1872) (1606:1606:1606))
        (PORT d[10] (4906:4906:4906) (4287:4287:4287))
        (PORT d[11] (5345:5345:5345) (4794:4794:4794))
        (PORT d[12] (3873:3873:3873) (3378:3378:3378))
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT ena (10703:10703:10703) (11882:11882:11882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4521:4521:4521))
        (PORT clk (2500:2500:2500) (2530:2530:2530))
        (PORT ena (10703:10703:10703) (11882:11882:11882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2407:2407:2407))
        (PORT clk (2503:2503:2503) (2534:2534:2534))
        (PORT ena (10707:10707:10707) (11886:11886:11886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2534:2534:2534))
        (PORT d[0] (10707:10707:10707) (11886:11886:11886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5172:5172:5172) (4581:4581:4581))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (8284:8284:8284) (9189:9189:9189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2210:2210:2210))
        (PORT d[1] (7884:7884:7884) (6992:6992:6992))
        (PORT d[2] (8000:8000:8000) (7152:7152:7152))
        (PORT d[3] (3846:3846:3846) (3347:3347:3347))
        (PORT d[4] (6748:6748:6748) (5934:5934:5934))
        (PORT d[5] (2496:2496:2496) (2209:2209:2209))
        (PORT d[6] (7029:7029:7029) (6150:6150:6150))
        (PORT d[7] (5551:5551:5551) (5017:5017:5017))
        (PORT d[8] (5389:5389:5389) (4778:4778:4778))
        (PORT d[9] (4856:4856:4856) (4314:4314:4314))
        (PORT d[10] (3600:3600:3600) (3091:3091:3091))
        (PORT d[11] (7073:7073:7073) (6310:6310:6310))
        (PORT d[12] (7764:7764:7764) (6772:6772:6772))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (8280:8280:8280) (9185:9185:9185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (5184:5184:5184))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (8280:8280:8280) (9185:9185:9185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5562:5562:5562) (4862:4862:4862))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (8284:8284:8284) (9189:9189:9189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (8284:8284:8284) (9189:9189:9189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~262\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1437:1437:1437))
        (PORT datab (411:411:411) (489:489:489))
        (PORT datac (2088:2088:2088) (1712:1712:1712))
        (PORT datad (2002:2002:2002) (1769:1769:1769))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~263\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1639:1639:1639))
        (PORT datab (3880:3880:3880) (3101:3101:3101))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (876:876:876) (789:789:789))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (3962:3962:3962))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT ena (9125:9125:9125) (10067:10067:10067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4581:4581:4581) (3991:3991:3991))
        (PORT d[1] (7135:7135:7135) (6335:6335:6335))
        (PORT d[2] (7375:7375:7375) (6501:6501:6501))
        (PORT d[3] (5395:5395:5395) (4619:4619:4619))
        (PORT d[4] (8430:8430:8430) (7527:7527:7527))
        (PORT d[5] (4877:4877:4877) (4204:4204:4204))
        (PORT d[6] (6718:6718:6718) (5943:5943:5943))
        (PORT d[7] (3869:3869:3869) (3646:3646:3646))
        (PORT d[8] (4663:4663:4663) (4181:4181:4181))
        (PORT d[9] (4506:4506:4506) (4004:4004:4004))
        (PORT d[10] (6236:6236:6236) (5633:5633:5633))
        (PORT d[11] (7063:7063:7063) (6353:6353:6353))
        (PORT d[12] (7255:7255:7255) (6269:6269:6269))
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (PORT ena (9121:9121:9121) (10063:10063:10063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3286:3286:3286))
        (PORT clk (2487:2487:2487) (2511:2511:2511))
        (PORT ena (9121:9121:9121) (10063:10063:10063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4171:4171:4171))
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT ena (9125:9125:9125) (10067:10067:10067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2515:2515:2515))
        (PORT d[0] (9125:9125:9125) (10067:10067:10067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (3693:3693:3693))
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT ena (10953:10953:10953) (12089:12089:12089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8515:8515:8515) (7633:7633:7633))
        (PORT d[1] (7570:7570:7570) (6778:6778:6778))
        (PORT d[2] (10291:10291:10291) (9182:9182:9182))
        (PORT d[3] (8114:8114:8114) (7020:7020:7020))
        (PORT d[4] (8658:8658:8658) (7831:7831:7831))
        (PORT d[5] (8772:8772:8772) (7846:7846:7846))
        (PORT d[6] (11415:11415:11415) (10176:10176:10176))
        (PORT d[7] (4697:4697:4697) (4423:4423:4423))
        (PORT d[8] (5846:5846:5846) (5237:5237:5237))
        (PORT d[9] (5644:5644:5644) (5060:5060:5060))
        (PORT d[10] (8543:8543:8543) (7744:7744:7744))
        (PORT d[11] (7925:7925:7925) (7170:7170:7170))
        (PORT d[12] (8606:8606:8606) (7744:7744:7744))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT ena (10949:10949:10949) (12085:12085:12085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6412:6412:6412) (5783:5783:5783))
        (PORT clk (2489:2489:2489) (2518:2518:2518))
        (PORT ena (10949:10949:10949) (12085:12085:12085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7256:7256:7256) (6319:6319:6319))
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT ena (10953:10953:10953) (12089:12089:12089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT d[0] (10953:10953:10953) (12089:12089:12089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4240:4240:4240))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (8674:8674:8674) (9639:9639:9639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (2941:2941:2941))
        (PORT d[1] (7077:7077:7077) (6273:6273:6273))
        (PORT d[2] (7831:7831:7831) (6959:6959:6959))
        (PORT d[3] (4169:4169:4169) (3641:3641:3641))
        (PORT d[4] (6794:6794:6794) (5984:5984:5984))
        (PORT d[5] (3676:3676:3676) (3252:3252:3252))
        (PORT d[6] (5871:5871:5871) (5124:5124:5124))
        (PORT d[7] (4003:4003:4003) (3639:3639:3639))
        (PORT d[8] (4221:4221:4221) (3735:3735:3735))
        (PORT d[9] (4369:4369:4369) (3846:3846:3846))
        (PORT d[10] (5778:5778:5778) (5220:5220:5220))
        (PORT d[11] (7080:7080:7080) (6365:6365:6365))
        (PORT d[12] (6915:6915:6915) (5993:5993:5993))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (8670:8670:8670) (9635:9635:9635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7676:7676:7676) (6953:6953:6953))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (8670:8670:8670) (9635:9635:9635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6202:6202:6202) (5324:5324:5324))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (8674:8674:8674) (9639:9639:9639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (8674:8674:8674) (9639:9639:9639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~260\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3823:3823:3823) (3028:3028:3028))
        (PORT datab (412:412:412) (490:490:490))
        (PORT datac (1583:1583:1583) (1395:1395:1395))
        (PORT datad (3390:3390:3390) (2956:2956:2956))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4238:4238:4238))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (8314:8314:8314) (9225:9225:9225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (2902:2902:2902))
        (PORT d[1] (7101:7101:7101) (6282:6282:6282))
        (PORT d[2] (7912:7912:7912) (7065:7065:7065))
        (PORT d[3] (3799:3799:3799) (3321:3321:3321))
        (PORT d[4] (6767:6767:6767) (5947:5947:5947))
        (PORT d[5] (3627:3627:3627) (3225:3225:3225))
        (PORT d[6] (5526:5526:5526) (4849:4849:4849))
        (PORT d[7] (4803:4803:4803) (4350:4350:4350))
        (PORT d[8] (5005:5005:5005) (4404:4404:4404))
        (PORT d[9] (4512:4512:4512) (4006:4006:4006))
        (PORT d[10] (5906:5906:5906) (5361:5361:5361))
        (PORT d[11] (7423:7423:7423) (6655:6655:6655))
        (PORT d[12] (7059:7059:7059) (6145:6145:6145))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (8310:8310:8310) (9221:9221:9221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5723:5723:5723) (4944:4944:4944))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (8310:8310:8310) (9221:9221:9221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6917:6917:6917) (5956:5956:5956))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (8314:8314:8314) (9225:9225:9225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (8314:8314:8314) (9225:9225:9225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~261\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4356:4356:4356) (3678:3678:3678))
        (PORT datab (408:408:408) (486:486:486))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (3021:3021:3021) (2655:2655:2655))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~264\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1700:1700:1700))
        (PORT datab (265:265:265) (271:271:271))
        (PORT datac (1829:1829:1829) (1583:1583:1583))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[17\]\~269\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (418:418:418))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (1830:1830:1830) (1584:1584:1584))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1008:1008:1008))
        (PORT datab (924:924:924) (836:836:836))
        (PORT datad (854:854:854) (758:758:758))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1444:1444:1444))
        (PORT datab (1176:1176:1176) (1050:1050:1050))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (1200:1200:1200) (1056:1056:1056))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1494:1494:1494))
        (PORT datab (1044:1044:1044) (990:990:990))
        (PORT datad (287:287:287) (312:312:312))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (709:709:709) (774:774:774))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[17\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1193:1193:1193))
        (PORT datab (927:927:927) (800:800:800))
        (PORT datac (307:307:307) (375:375:375))
        (PORT datad (903:903:903) (833:833:833))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1570:1570:1570))
        (PORT datab (1335:1335:1335) (1229:1229:1229))
        (PORT datad (1077:1077:1077) (1036:1036:1036))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1816:1816:1816) (1694:1694:1694))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (PORT sclr (2266:2266:2266) (2201:2201:2201))
        (PORT sload (2648:2648:2648) (2487:2487:2487))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1204:1204:1204))
        (PORT datab (1314:1314:1314) (1171:1171:1171))
        (PORT datac (1459:1459:1459) (1267:1267:1267))
        (PORT datad (1786:1786:1786) (1637:1637:1637))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1205:1205:1205))
        (PORT datac (1797:1797:1797) (1539:1539:1539))
        (PORT datad (236:236:236) (248:248:248))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (1282:1282:1282) (1066:1066:1066))
        (PORT datac (849:849:849) (735:735:735))
        (PORT datad (1271:1271:1271) (1161:1161:1161))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1683:1683:1683) (1534:1534:1534))
        (PORT clrn (2143:2143:2143) (2076:2076:2076))
        (PORT sclr (2693:2693:2693) (2403:2403:2403))
        (PORT sload (2220:2220:2220) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4850:4850:4850) (4273:4273:4273))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (12739:12739:12739) (14092:14092:14092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6980:6980:6980) (6240:6240:6240))
        (PORT d[1] (10696:10696:10696) (9467:9467:9467))
        (PORT d[2] (9165:9165:9165) (8028:8028:8028))
        (PORT d[3] (8738:8738:8738) (7788:7788:7788))
        (PORT d[4] (7105:7105:7105) (6426:6426:6426))
        (PORT d[5] (7244:7244:7244) (6482:6482:6482))
        (PORT d[6] (9872:9872:9872) (8793:8793:8793))
        (PORT d[7] (9604:9604:9604) (8168:8168:8168))
        (PORT d[8] (5648:5648:5648) (5162:5162:5162))
        (PORT d[9] (8207:8207:8207) (7322:7322:7322))
        (PORT d[10] (8564:8564:8564) (7565:7565:7565))
        (PORT d[11] (7700:7700:7700) (6858:6858:6858))
        (PORT d[12] (7050:7050:7050) (6346:6346:6346))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (PORT ena (12735:12735:12735) (14088:14088:14088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6225:6225:6225) (5884:5884:5884))
        (PORT clk (2497:2497:2497) (2522:2522:2522))
        (PORT ena (12735:12735:12735) (14088:14088:14088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6728:6728:6728) (5917:5917:5917))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (12739:12739:12739) (14092:14092:14092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT d[0] (12739:12739:12739) (14092:14092:14092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (4464:4464:4464))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (12648:12648:12648) (14110:14110:14110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (3954:3954:3954))
        (PORT d[1] (8527:8527:8527) (7471:7471:7471))
        (PORT d[2] (8378:8378:8378) (7390:7390:7390))
        (PORT d[3] (9284:9284:9284) (8261:8261:8261))
        (PORT d[4] (8528:8528:8528) (7482:7482:7482))
        (PORT d[5] (6177:6177:6177) (5379:5379:5379))
        (PORT d[6] (8776:8776:8776) (7638:7638:7638))
        (PORT d[7] (6704:6704:6704) (6078:6078:6078))
        (PORT d[8] (7150:7150:7150) (6419:6419:6419))
        (PORT d[9] (7961:7961:7961) (6925:6925:6925))
        (PORT d[10] (7936:7936:7936) (7002:7002:7002))
        (PORT d[11] (3755:3755:3755) (3388:3388:3388))
        (PORT d[12] (5595:5595:5595) (5016:5016:5016))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (12644:12644:12644) (14106:14106:14106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4427:4427:4427))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (12644:12644:12644) (14106:14106:14106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (4361:4361:4361))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (12648:12648:12648) (14110:14110:14110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT d[0] (12648:12648:12648) (14110:14110:14110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5210:5210:5210) (4097:4097:4097))
        (PORT datac (3946:3946:3946) (3438:3438:3438))
        (PORT datad (1098:1098:1098) (914:914:914))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (4703:4703:4703))
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT ena (14207:14207:14207) (16126:16126:16126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4360:4360:4360))
        (PORT d[1] (9911:9911:9911) (8853:8853:8853))
        (PORT d[2] (8992:8992:8992) (7938:7938:7938))
        (PORT d[3] (9200:9200:9200) (8171:8171:8171))
        (PORT d[4] (10335:10335:10335) (8879:8879:8879))
        (PORT d[5] (7332:7332:7332) (6411:6411:6411))
        (PORT d[6] (9978:9978:9978) (8767:8767:8767))
        (PORT d[7] (6687:6687:6687) (6072:6072:6072))
        (PORT d[8] (6719:6719:6719) (6069:6069:6069))
        (PORT d[9] (9280:9280:9280) (7941:7941:7941))
        (PORT d[10] (9368:9368:9368) (8322:8322:8322))
        (PORT d[11] (4165:4165:4165) (3802:3802:3802))
        (PORT d[12] (6718:6718:6718) (6078:6078:6078))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (PORT ena (14203:14203:14203) (16122:16122:16122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7395:7395:7395) (6465:6465:6465))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (PORT ena (14203:14203:14203) (16122:16122:16122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (5498:5498:5498))
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT ena (14207:14207:14207) (16126:16126:16126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT d[0] (14207:14207:14207) (16126:16126:16126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5062:5062:5062))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (13841:13841:13841) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5004:5004:5004))
        (PORT d[1] (9860:9860:9860) (8797:8797:8797))
        (PORT d[2] (8609:8609:8609) (7622:7622:7622))
        (PORT d[3] (9213:9213:9213) (8186:8186:8186))
        (PORT d[4] (10309:10309:10309) (8860:8860:8860))
        (PORT d[5] (7688:7688:7688) (6725:6725:6725))
        (PORT d[6] (10021:10021:10021) (8801:8801:8801))
        (PORT d[7] (6696:6696:6696) (6079:6079:6079))
        (PORT d[8] (7055:7055:7055) (6366:6366:6366))
        (PORT d[9] (9354:9354:9354) (8002:8002:8002))
        (PORT d[10] (9417:9417:9417) (8362:8362:8362))
        (PORT d[11] (4205:4205:4205) (3838:3838:3838))
        (PORT d[12] (6792:6792:6792) (6139:6139:6139))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (13837:13837:13837) (15711:15711:15711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9892:9892:9892) (8363:8363:8363))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (13837:13837:13837) (15711:15711:15711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6611:6611:6611) (5491:5491:5491))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (13841:13841:13841) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT d[0] (13841:13841:13841) (15715:15715:15715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3994:3994:3994) (3481:3481:3481))
        (PORT datab (4024:4024:4024) (3516:3516:3516))
        (PORT datac (1957:1957:1957) (1707:1707:1707))
        (PORT datad (2899:2899:2899) (2356:2356:2356))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (832:832:832))
        (PORT datab (4025:4025:4025) (3517:3517:3517))
        (PORT datac (3402:3402:3402) (3063:3063:3063))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5711:5711:5711) (5105:5105:5105))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (12281:12281:12281) (13706:13706:13706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4253:4253:4253))
        (PORT d[1] (8907:8907:8907) (7816:7816:7816))
        (PORT d[2] (8787:8787:8787) (7762:7762:7762))
        (PORT d[3] (9671:9671:9671) (8608:8608:8608))
        (PORT d[4] (8966:8966:8966) (7879:7879:7879))
        (PORT d[5] (4627:4627:4627) (3948:3948:3948))
        (PORT d[6] (9162:9162:9162) (7981:7981:7981))
        (PORT d[7] (3967:3967:3967) (3613:3613:3613))
        (PORT d[8] (4166:4166:4166) (3687:3687:3687))
        (PORT d[9] (8347:8347:8347) (7272:7272:7272))
        (PORT d[10] (8765:8765:8765) (7732:7732:7732))
        (PORT d[11] (4146:4146:4146) (3740:3740:3740))
        (PORT d[12] (6027:6027:6027) (5404:5404:5404))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (12277:12277:12277) (13702:13702:13702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2731:2731:2731))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (12277:12277:12277) (13702:13702:13702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (4333:4333:4333))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (12281:12281:12281) (13706:13706:13706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT d[0] (12281:12281:12281) (13706:13706:13706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (4811:4811:4811))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT ena (12622:12622:12622) (14087:14087:14087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4211:4211:4211))
        (PORT d[1] (8899:8899:8899) (7801:7801:7801))
        (PORT d[2] (8404:8404:8404) (7419:7419:7419))
        (PORT d[3] (9650:9650:9650) (8584:8584:8584))
        (PORT d[4] (8957:8957:8957) (7869:7869:7869))
        (PORT d[5] (6220:6220:6220) (5416:5416:5416))
        (PORT d[6] (8816:8816:8816) (7674:7674:7674))
        (PORT d[7] (3946:3946:3946) (3590:3590:3590))
        (PORT d[8] (4273:4273:4273) (3816:3816:3816))
        (PORT d[9] (8331:8331:8331) (7255:7255:7255))
        (PORT d[10] (8332:8332:8332) (7347:7347:7347))
        (PORT d[11] (4162:4162:4162) (3752:3752:3752))
        (PORT d[12] (5615:5615:5615) (5035:5035:5035))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT ena (12618:12618:12618) (14083:14083:14083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6316:6316:6316) (5607:5607:5607))
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (PORT ena (12618:12618:12618) (14083:14083:14083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4013:4013:4013))
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT ena (12622:12622:12622) (14087:14087:14087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2524:2524:2524))
        (PORT d[0] (12622:12622:12622) (14087:14087:14087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5317:5317:5317) (4769:4769:4769))
        (PORT clk (2495:2495:2495) (2526:2526:2526))
        (PORT ena (12282:12282:12282) (13707:13707:13707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4279:4279:4279))
        (PORT d[1] (8900:8900:8900) (7801:7801:7801))
        (PORT d[2] (8402:8402:8402) (7418:7418:7418))
        (PORT d[3] (9664:9664:9664) (8600:8600:8600))
        (PORT d[4] (8968:8968:8968) (7880:7880:7880))
        (PORT d[5] (6540:6540:6540) (5698:5698:5698))
        (PORT d[6] (9148:9148:9148) (7965:7965:7965))
        (PORT d[7] (4002:4002:4002) (3640:3640:3640))
        (PORT d[8] (4307:4307:4307) (3845:3845:3845))
        (PORT d[9] (8374:8374:8374) (7290:7290:7290))
        (PORT d[10] (8791:8791:8791) (7749:7749:7749))
        (PORT d[11] (4174:4174:4174) (3760:3760:3760))
        (PORT d[12] (5989:5989:5989) (5369:5369:5369))
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT ena (12278:12278:12278) (13703:13703:13703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (4533:4533:4533))
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (PORT ena (12278:12278:12278) (13703:13703:13703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (4320:4320:4320))
        (PORT clk (2495:2495:2495) (2526:2526:2526))
        (PORT ena (12282:12282:12282) (13707:13707:13707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2526:2526:2526))
        (PORT d[0] (12282:12282:12282) (13707:13707:13707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3990:3990:3990) (3477:3477:3477))
        (PORT datab (1517:1517:1517) (1271:1271:1271))
        (PORT datac (3979:3979:3979) (3482:3482:3482))
        (PORT datad (1419:1419:1419) (1204:1204:1204))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (4489:4489:4489))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (6321:6321:6321) (7013:7013:7013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4353:4353:4353) (3841:3841:3841))
        (PORT d[1] (3702:3702:3702) (3204:3204:3204))
        (PORT d[2] (3007:3007:3007) (2608:2608:2608))
        (PORT d[3] (3508:3508:3508) (3078:3078:3078))
        (PORT d[4] (8259:8259:8259) (7210:7210:7210))
        (PORT d[5] (6355:6355:6355) (5614:5614:5614))
        (PORT d[6] (4765:4765:4765) (4150:4150:4150))
        (PORT d[7] (7207:7207:7207) (6618:6618:6618))
        (PORT d[8] (5523:5523:5523) (4976:4976:4976))
        (PORT d[9] (6704:6704:6704) (5908:5908:5908))
        (PORT d[10] (3280:3280:3280) (2812:2812:2812))
        (PORT d[11] (3710:3710:3710) (3341:3341:3341))
        (PORT d[12] (4278:4278:4278) (3781:3781:3781))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (6317:6317:6317) (7009:7009:7009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3449:3449:3449))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (6317:6317:6317) (7009:7009:7009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7190:7190:7190) (6447:6447:6447))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (6321:6321:6321) (7013:7013:7013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (6321:6321:6321) (7013:7013:7013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1223:1223:1223))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (3941:3941:3941) (3432:3432:3432))
        (PORT datad (1086:1086:1086) (856:856:856))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (4411:4411:4411))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (12981:12981:12981) (14484:14484:14484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4254:4254:4254))
        (PORT d[1] (8521:8521:8521) (7463:7463:7463))
        (PORT d[2] (7996:7996:7996) (7047:7047:7047))
        (PORT d[3] (9262:9262:9262) (8236:8236:8236))
        (PORT d[4] (8550:8550:8550) (7498:7498:7498))
        (PORT d[5] (5841:5841:5841) (5079:5079:5079))
        (PORT d[6] (8430:8430:8430) (7328:7328:7328))
        (PORT d[7] (6654:6654:6654) (6037:6037:6037))
        (PORT d[8] (7097:7097:7097) (6368:6368:6368))
        (PORT d[9] (7945:7945:7945) (6909:6909:6909))
        (PORT d[10] (7906:7906:7906) (6975:6975:6975))
        (PORT d[11] (4119:4119:4119) (3712:3712:3712))
        (PORT d[12] (5209:5209:5209) (4666:4666:4666))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (12977:12977:12977) (14480:14480:14480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7627:7627:7627) (6912:6912:6912))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (12977:12977:12977) (14480:14480:14480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5184:5184:5184) (4380:4380:4380))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (12981:12981:12981) (14484:14484:14484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT d[0] (12981:12981:12981) (14484:14484:14484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (4938:4938:4938))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (14217:14217:14217) (16134:16134:16134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4843:4843:4843) (4332:4332:4332))
        (PORT d[1] (9869:9869:9869) (8817:8817:8817))
        (PORT d[2] (8253:8253:8253) (7303:7303:7303))
        (PORT d[3] (8898:8898:8898) (7905:7905:7905))
        (PORT d[4] (10334:10334:10334) (8859:8859:8859))
        (PORT d[5] (7352:7352:7352) (6418:6418:6418))
        (PORT d[6] (10410:10410:10410) (9126:9126:9126))
        (PORT d[7] (6643:6643:6643) (6038:6038:6038))
        (PORT d[8] (6729:6729:6729) (6075:6075:6075))
        (PORT d[9] (9273:9273:9273) (7933:7933:7933))
        (PORT d[10] (9397:9397:9397) (8340:8340:8340))
        (PORT d[11] (4149:4149:4149) (3783:3783:3783))
        (PORT d[12] (6711:6711:6711) (6070:6070:6070))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (14213:14213:14213) (16130:16130:16130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4636:4636:4636))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (14213:14213:14213) (16130:16130:16130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6618:6618:6618) (5499:5499:5499))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (14217:14217:14217) (16134:16134:16134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (14217:14217:14217) (16134:16134:16134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (5048:5048:5048))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (13857:13857:13857) (15736:15736:15736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5966:5966:5966) (5291:5291:5291))
        (PORT d[1] (9863:9863:9863) (8807:8807:8807))
        (PORT d[2] (8647:8647:8647) (7657:7657:7657))
        (PORT d[3] (9284:9284:9284) (8247:8247:8247))
        (PORT d[4] (10341:10341:10341) (8887:8887:8887))
        (PORT d[5] (7695:7695:7695) (6732:6732:6732))
        (PORT d[6] (10001:10001:10001) (8792:8792:8792))
        (PORT d[7] (6705:6705:6705) (6091:6091:6091))
        (PORT d[8] (7069:7069:7069) (6383:6383:6383))
        (PORT d[9] (9330:9330:9330) (7988:7988:7988))
        (PORT d[10] (9375:9375:9375) (8329:8329:8329))
        (PORT d[11] (4206:4206:4206) (3839:3839:3839))
        (PORT d[12] (6763:6763:6763) (6119:6119:6119))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (13853:13853:13853) (15732:15732:15732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4968:4968:4968) (4473:4473:4473))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (13853:13853:13853) (15732:15732:15732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6597:6597:6597) (5475:5475:5475))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (13857:13857:13857) (15736:15736:15736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (13857:13857:13857) (15736:15736:15736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (3870:3870:3870))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (12395:12395:12395) (13728:13728:13728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7917:7917:7917) (6995:6995:6995))
        (PORT d[1] (9330:9330:9330) (8252:8252:8252))
        (PORT d[2] (9483:9483:9483) (8444:8444:8444))
        (PORT d[3] (8300:8300:8300) (7146:7146:7146))
        (PORT d[4] (6055:6055:6055) (5391:5391:5391))
        (PORT d[5] (6837:6837:6837) (6087:6087:6087))
        (PORT d[6] (9444:9444:9444) (8368:8368:8368))
        (PORT d[7] (5630:5630:5630) (4745:4745:4745))
        (PORT d[8] (7505:7505:7505) (6779:6779:6779))
        (PORT d[9] (6001:6001:6001) (5345:5345:5345))
        (PORT d[10] (9456:9456:9456) (8404:8404:8404))
        (PORT d[11] (6678:6678:6678) (5954:5954:5954))
        (PORT d[12] (7370:7370:7370) (6577:6577:6577))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (12391:12391:12391) (13724:13724:13724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (4773:4773:4773))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (12391:12391:12391) (13724:13724:13724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6829:6829:6829) (6097:6097:6097))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (12395:12395:12395) (13728:13728:13728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT d[0] (12395:12395:12395) (13728:13728:13728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3989:3989:3989) (3476:3476:3476))
        (PORT datab (4026:4026:4026) (3518:3518:3518))
        (PORT datac (1566:1566:1566) (1386:1386:1386))
        (PORT datad (2722:2722:2722) (2235:2235:2235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1240:1240:1240))
        (PORT datab (3104:3104:3104) (2519:2519:2519))
        (PORT datac (3946:3946:3946) (3438:3438:3438))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4069:4069:4069) (3644:3644:3644))
        (PORT datab (3446:3446:3446) (3095:3095:3095))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3873:3873:3873) (3514:3514:3514))
        (PORT datab (3633:3633:3633) (3116:3116:3116))
        (PORT datac (3611:3611:3611) (3151:3151:3151))
        (PORT datad (2167:2167:2167) (1829:1829:1829))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[16\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4069:4069:4069) (3643:3643:3643))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (1195:1195:1195) (1018:1018:1018))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1344:1344:1344) (1274:1274:1274))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1350:1350:1350))
        (PORT datab (1574:1574:1574) (1315:1315:1315))
        (PORT datac (1213:1213:1213) (1093:1093:1093))
        (PORT datad (1204:1204:1204) (1031:1031:1031))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT asdata (1454:1454:1454) (1428:1428:1428))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1094:1094:1094))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (515:515:515) (478:478:478))
        (PORT datad (293:293:293) (312:312:312))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (443:443:443))
        (PORT datab (399:399:399) (475:475:475))
        (PORT datac (3726:3726:3726) (3108:3108:3108))
        (PORT datad (821:821:821) (703:703:703))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (948:948:948))
        (PORT datab (1047:1047:1047) (993:993:993))
        (PORT datad (289:289:289) (315:315:315))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (937:937:937) (933:933:933))
        (PORT clrn (2132:2132:2132) (2065:2065:2065))
        (PORT sload (1604:1604:1604) (1540:1540:1540))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[16\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (820:820:820))
        (PORT datab (2710:2710:2710) (2316:2316:2316))
        (PORT datac (1289:1289:1289) (1172:1172:1172))
        (PORT datad (820:820:820) (739:739:739))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[15\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1201:1201:1201))
        (PORT datab (1220:1220:1220) (1204:1204:1204))
        (PORT datac (286:286:286) (317:317:317))
        (PORT datad (591:591:591) (602:602:602))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1121:1121:1121))
        (PORT datab (1315:1315:1315) (1172:1172:1172))
        (PORT datac (1291:1291:1291) (1165:1165:1165))
        (PORT datad (1765:1765:1765) (1621:1621:1621))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (1797:1797:1797) (1538:1538:1538))
        (PORT datad (1271:1271:1271) (1161:1161:1161))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1205:1205:1205))
        (PORT datab (2729:2729:2729) (2348:2348:2348))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (787:787:787) (681:681:681))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1654:1654:1654) (1503:1503:1503))
        (PORT clrn (2143:2143:2143) (2076:2076:2076))
        (PORT sclr (2693:2693:2693) (2403:2403:2403))
        (PORT sload (2220:2220:2220) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[15\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (751:751:751))
        (PORT datab (2710:2710:2710) (2316:2316:2316))
        (PORT datac (1295:1295:1295) (1178:1178:1178))
        (PORT datad (868:868:868) (787:787:787))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (754:754:754))
        (PORT datab (1268:1268:1268) (1157:1157:1157))
        (PORT datad (781:781:781) (674:674:674))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2531:2531:2531) (2202:2202:2202))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1202:1202:1202))
        (PORT datab (1404:1404:1404) (1294:1294:1294))
        (PORT datac (1375:1375:1375) (1273:1273:1273))
        (PORT datad (538:538:538) (528:528:528))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (963:963:963))
        (PORT datac (1798:1798:1798) (1539:1539:1539))
        (PORT datad (1269:1269:1269) (1159:1159:1159))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1208:1208:1208))
        (PORT datab (1214:1214:1214) (1029:1029:1029))
        (PORT datac (793:793:793) (682:682:682))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1701:1701:1701) (1554:1554:1554))
        (PORT clrn (2143:2143:2143) (2076:2076:2076))
        (PORT sclr (2693:2693:2693) (2403:2403:2403))
        (PORT sload (2220:2220:2220) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (433:433:433))
        (PORT datad (816:816:816) (703:703:703))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (1528:1528:1528) (1398:1398:1398))
        (PORT clrn (2132:2132:2132) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1343:1343:1343))
        (PORT datab (1938:1938:1938) (1641:1641:1641))
        (PORT datac (1068:1068:1068) (1023:1023:1023))
        (PORT datad (841:841:841) (717:717:717))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (1949:1949:1949) (1749:1749:1749))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (522:522:522))
        (PORT datab (830:830:830) (718:718:718))
        (PORT datad (838:838:838) (725:725:725))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3310:3310:3310) (2991:2991:2991))
        (PORT datab (3418:3418:3418) (3035:3035:3035))
        (PORT datac (4291:4291:4291) (3944:3944:3944))
        (PORT datad (2610:2610:2610) (2265:2265:2265))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (2902:2902:2902))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (3957:3957:3957) (4356:4356:4356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2642:2642:2642))
        (PORT d[1] (9212:9212:9212) (8093:8093:8093))
        (PORT d[2] (5960:5960:5960) (5208:5208:5208))
        (PORT d[3] (3647:3647:3647) (3160:3160:3160))
        (PORT d[4] (3416:3416:3416) (2981:2981:2981))
        (PORT d[5] (8395:8395:8395) (7505:7505:7505))
        (PORT d[6] (8892:8892:8892) (7811:7811:7811))
        (PORT d[7] (5837:5837:5837) (5461:5461:5461))
        (PORT d[8] (5826:5826:5826) (5167:5167:5167))
        (PORT d[9] (5596:5596:5596) (4942:4942:4942))
        (PORT d[10] (7111:7111:7111) (6275:6275:6275))
        (PORT d[11] (6087:6087:6087) (5327:5327:5327))
        (PORT d[12] (5111:5111:5111) (4573:4573:4573))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (3953:3953:3953) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3557:3557:3557))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (3953:3953:3953) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (2837:2837:2837))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (3957:3957:3957) (4356:4356:4356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT d[0] (3957:3957:3957) (4356:4356:4356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6889:6889:6889) (6166:6166:6166))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (15536:15536:15536) (17617:17617:17617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (4749:4749:4749))
        (PORT d[1] (8703:8703:8703) (7754:7754:7754))
        (PORT d[2] (6305:6305:6305) (5556:5556:5556))
        (PORT d[3] (6912:6912:6912) (6114:6114:6114))
        (PORT d[4] (8243:8243:8243) (6991:6991:6991))
        (PORT d[5] (5499:5499:5499) (4803:4803:4803))
        (PORT d[6] (8045:8045:8045) (7041:7041:7041))
        (PORT d[7] (4140:4140:4140) (3850:3850:3850))
        (PORT d[8] (4846:4846:4846) (4428:4428:4428))
        (PORT d[9] (7332:7332:7332) (6176:6176:6176))
        (PORT d[10] (7136:7136:7136) (6334:6334:6334))
        (PORT d[11] (4532:4532:4532) (4118:4118:4118))
        (PORT d[12] (5068:5068:5068) (4583:4583:4583))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (15532:15532:15532) (17613:17613:17613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (4724:4724:4724))
        (PORT clk (2504:2504:2504) (2528:2528:2528))
        (PORT ena (15532:15532:15532) (17613:17613:17613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7608:7608:7608) (6459:6459:6459))
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT ena (15536:15536:15536) (17617:17617:17617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2532:2532:2532))
        (PORT d[0] (15536:15536:15536) (17617:17617:17617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3317:3317:3317) (2998:2998:2998))
        (PORT datab (1803:1803:1803) (1436:1436:1436))
        (PORT datac (3375:3375:3375) (3005:3005:3005))
        (PORT datad (3298:3298:3298) (3010:3010:3010))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (6197:6197:6197))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT ena (14781:14781:14781) (16483:16483:16483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5982:5982:5982) (5358:5358:5358))
        (PORT d[1] (8266:8266:8266) (7298:7298:7298))
        (PORT d[2] (6276:6276:6276) (5501:5501:5501))
        (PORT d[3] (6945:6945:6945) (6165:6165:6165))
        (PORT d[4] (7645:7645:7645) (6628:6628:6628))
        (PORT d[5] (5410:5410:5410) (4693:4693:4693))
        (PORT d[6] (7198:7198:7198) (6181:6181:6181))
        (PORT d[7] (3270:3270:3270) (3046:3046:3046))
        (PORT d[8] (5160:5160:5160) (4663:4663:4663))
        (PORT d[9] (6316:6316:6316) (5446:5446:5446))
        (PORT d[10] (7400:7400:7400) (6471:6471:6471))
        (PORT d[11] (6043:6043:6043) (5527:5527:5527))
        (PORT d[12] (5102:5102:5102) (4569:4569:4569))
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT ena (14777:14777:14777) (16479:16479:16479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6860:6860:6860) (5834:5834:5834))
        (PORT clk (2486:2486:2486) (2511:2511:2511))
        (PORT ena (14777:14777:14777) (16479:16479:16479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6595:6595:6595) (5710:5710:5710))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT ena (14781:14781:14781) (16483:16483:16483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT d[0] (14781:14781:14781) (16483:16483:16483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (5490:5490:5490))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (6653:6653:6653) (7390:7390:7390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6988:6988:6988) (6284:6284:6284))
        (PORT d[1] (4084:4084:4084) (3544:3544:3544))
        (PORT d[2] (7126:7126:7126) (6232:6232:6232))
        (PORT d[3] (3504:3504:3504) (3073:3073:3073))
        (PORT d[4] (7837:7837:7837) (6852:6852:6852))
        (PORT d[5] (6335:6335:6335) (5594:5594:5594))
        (PORT d[6] (4398:4398:4398) (3822:3822:3822))
        (PORT d[7] (6820:6820:6820) (6275:6275:6275))
        (PORT d[8] (5127:5127:5127) (4637:4637:4637))
        (PORT d[9] (6735:6735:6735) (5935:5935:5935))
        (PORT d[10] (6982:6982:6982) (6090:6090:6090))
        (PORT d[11] (3669:3669:3669) (3303:3303:3303))
        (PORT d[12] (4238:4238:4238) (3745:3745:3745))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (6649:6649:6649) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6736:6736:6736) (5959:5959:5959))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (6649:6649:6649) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5664:5664:5664) (4781:4781:4781))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (6653:6653:6653) (7390:7390:7390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (6653:6653:6653) (7390:7390:7390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3316:3316:3316) (2997:2997:2997))
        (PORT datab (2564:2564:2564) (2319:2319:2319))
        (PORT datac (3375:3375:3375) (3004:3004:3004))
        (PORT datad (1124:1124:1124) (964:964:964))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (4293:4293:4293) (3947:3947:3947))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4100:4100:4100))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT ena (2882:2882:2882) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4315:4315:4315))
        (PORT d[1] (7802:7802:7802) (6814:6814:6814))
        (PORT d[2] (4789:4789:4789) (4146:4146:4146))
        (PORT d[3] (4770:4770:4770) (4152:4152:4152))
        (PORT d[4] (4896:4896:4896) (4293:4293:4293))
        (PORT d[5] (6841:6841:6841) (6122:6122:6122))
        (PORT d[6] (8960:8960:8960) (7899:7899:7899))
        (PORT d[7] (4642:4642:4642) (4369:4369:4369))
        (PORT d[8] (3935:3935:3935) (3513:3513:3513))
        (PORT d[9] (6322:6322:6322) (5528:5528:5528))
        (PORT d[10] (7552:7552:7552) (6686:6686:6686))
        (PORT d[11] (5275:5275:5275) (4579:4579:4579))
        (PORT d[12] (5901:5901:5901) (5288:5288:5288))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (2878:2878:2878) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (3957:3957:3957))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (2878:2878:2878) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (4330:4330:4330))
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT ena (2882:2882:2882) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2516:2516:2516))
        (PORT d[0] (2882:2882:2882) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (4921:4921:4921))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT ena (4870:4870:4870) (5300:5300:5300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5717:5717:5717) (5139:5139:5139))
        (PORT d[1] (7764:7764:7764) (6841:6841:6841))
        (PORT d[2] (5807:5807:5807) (5009:5009:5009))
        (PORT d[3] (6194:6194:6194) (5483:5483:5483))
        (PORT d[4] (6342:6342:6342) (5552:5552:5552))
        (PORT d[5] (5944:5944:5944) (5271:5271:5271))
        (PORT d[6] (6243:6243:6243) (5405:5405:5405))
        (PORT d[7] (4492:4492:4492) (4180:4180:4180))
        (PORT d[8] (4809:4809:4809) (4362:4362:4362))
        (PORT d[9] (5620:5620:5620) (4882:4882:4882))
        (PORT d[10] (5806:5806:5806) (5025:5025:5025))
        (PORT d[11] (5827:5827:5827) (5386:5386:5386))
        (PORT d[12] (4243:4243:4243) (3787:3787:3787))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (4866:4866:4866) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (3917:3917:3917))
        (PORT clk (2506:2506:2506) (2531:2531:2531))
        (PORT ena (4866:4866:4866) (5296:5296:5296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (4895:4895:4895))
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT ena (4870:4870:4870) (5300:5300:5300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2535:2535:2535))
        (PORT d[0] (4870:4870:4870) (5300:5300:5300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7632:7632:7632) (6778:6778:6778))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (15588:15588:15588) (17674:17674:17674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5622:5622:5622) (5058:5058:5058))
        (PORT d[1] (9033:9033:9033) (8058:8058:8058))
        (PORT d[2] (6691:6691:6691) (5904:5904:5904))
        (PORT d[3] (7338:7338:7338) (6495:6495:6495))
        (PORT d[4] (8685:8685:8685) (7386:7386:7386))
        (PORT d[5] (5792:5792:5792) (5027:5027:5027))
        (PORT d[6] (8446:8446:8446) (7405:7405:7405))
        (PORT d[7] (4491:4491:4491) (4168:4168:4168))
        (PORT d[8] (5200:5200:5200) (4704:4704:4704))
        (PORT d[9] (7693:7693:7693) (6519:6519:6519))
        (PORT d[10] (7490:7490:7490) (6635:6635:6635))
        (PORT d[11] (5562:5562:5562) (5015:5015:5015))
        (PORT d[12] (5142:5142:5142) (4668:4668:4668))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (15584:15584:15584) (17670:17670:17670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6733:6733:6733) (6019:6019:6019))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (15584:15584:15584) (17670:17670:17670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8016:8016:8016) (6814:6814:6814))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (15588:15588:15588) (17674:17674:17674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (15588:15588:15588) (17674:17674:17674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5605:5605:5605) (4864:4864:4864))
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (PORT ena (4550:4550:4550) (4931:4931:4931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (5505:5505:5505))
        (PORT d[1] (6059:6059:6059) (5303:5303:5303))
        (PORT d[2] (6178:6178:6178) (5347:5347:5347))
        (PORT d[3] (6292:6292:6292) (5567:5567:5567))
        (PORT d[4] (5992:5992:5992) (5258:5258:5258))
        (PORT d[5] (5917:5917:5917) (5244:5244:5244))
        (PORT d[6] (5931:5931:5931) (5154:5154:5154))
        (PORT d[7] (4882:4882:4882) (4530:4530:4530))
        (PORT d[8] (4444:4444:4444) (4038:4038:4038))
        (PORT d[9] (6779:6779:6779) (5868:5868:5868))
        (PORT d[10] (5474:5474:5474) (4749:4749:4749))
        (PORT d[11] (5912:5912:5912) (5504:5504:5504))
        (PORT d[12] (4681:4681:4681) (4177:4177:4177))
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (PORT ena (4546:4546:4546) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5824:5824:5824) (5129:5129:5129))
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (PORT ena (4546:4546:4546) (4927:4927:4927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (4573:4573:4573))
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (PORT ena (4550:4550:4550) (4931:4931:4931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2526:2526:2526))
        (PORT d[0] (4550:4550:4550) (4931:4931:4931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3312:3312:3312) (2993:2993:2993))
        (PORT datab (5008:5008:5008) (4287:4287:4287))
        (PORT datac (3373:3373:3373) (3002:3002:3002))
        (PORT datad (2362:2362:2362) (2036:2036:2036))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3314:3314:3314) (2995:2995:2995))
        (PORT datab (2282:2282:2282) (1976:1976:1976))
        (PORT datac (2594:2594:2594) (2268:2268:2268))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (4950:4950:4950))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (6671:6671:6671) (7400:7400:7400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7014:7014:7014) (6303:6303:6303))
        (PORT d[1] (4096:4096:4096) (3558:3558:3558))
        (PORT d[2] (6750:6750:6750) (5895:5895:5895))
        (PORT d[3] (3902:3902:3902) (3434:3434:3434))
        (PORT d[4] (7830:7830:7830) (6837:6837:6837))
        (PORT d[5] (5954:5954:5954) (5247:5247:5247))
        (PORT d[6] (4418:4418:4418) (3832:3832:3832))
        (PORT d[7] (6826:6826:6826) (6278:6278:6278))
        (PORT d[8] (4753:4753:4753) (4304:4304:4304))
        (PORT d[9] (6287:6287:6287) (5527:5527:5527))
        (PORT d[10] (6932:6932:6932) (6048:6048:6048))
        (PORT d[11] (3649:3649:3649) (3261:3261:3261))
        (PORT d[12] (3876:3876:3876) (3423:3423:3423))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (6667:6667:6667) (7396:7396:7396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3085:3085:3085))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (6667:6667:6667) (7396:7396:7396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (4538:4538:4538))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (6671:6671:6671) (7400:7400:7400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT d[0] (6671:6671:6671) (7400:7400:7400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (6203:6203:6203))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (14583:14583:14583) (16549:16549:16549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4321:4321:4321))
        (PORT d[1] (9449:9449:9449) (8438:8438:8438))
        (PORT d[2] (7870:7870:7870) (6960:6960:6960))
        (PORT d[3] (8809:8809:8809) (7817:7817:7817))
        (PORT d[4] (9895:9895:9895) (8484:8484:8484))
        (PORT d[5] (6956:6956:6956) (6077:6077:6077))
        (PORT d[6] (9602:9602:9602) (8437:8437:8437))
        (PORT d[7] (6293:6293:6293) (5736:5736:5736))
        (PORT d[8] (6337:6337:6337) (5727:5727:5727))
        (PORT d[9] (8880:8880:8880) (7579:7579:7579))
        (PORT d[10] (8610:8610:8610) (7646:7646:7646))
        (PORT d[11] (4142:4142:4142) (3773:3773:3773))
        (PORT d[12] (6320:6320:6320) (5718:5718:5718))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (14579:14579:14579) (16545:16545:16545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4081:4081:4081))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (14579:14579:14579) (16545:16545:16545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9097:9097:9097) (7760:7760:7760))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (14583:14583:14583) (16549:16549:16549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (14583:14583:14583) (16549:16549:16549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (4915:4915:4915))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (7008:7008:7008) (7781:7781:7781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (5905:5905:5905))
        (PORT d[1] (4475:4475:4475) (3893:3893:3893))
        (PORT d[2] (6671:6671:6671) (5827:5827:5827))
        (PORT d[3] (4275:4275:4275) (3766:3766:3766))
        (PORT d[4] (7487:7487:7487) (6534:6534:6534))
        (PORT d[5] (5565:5565:5565) (4898:4898:4898))
        (PORT d[6] (4010:4010:4010) (3473:3473:3473))
        (PORT d[7] (6442:6442:6442) (5934:5934:5934))
        (PORT d[8] (4365:4365:4365) (3957:3957:3957))
        (PORT d[9] (6306:6306:6306) (5538:5538:5538))
        (PORT d[10] (6554:6554:6554) (5711:5711:5711))
        (PORT d[11] (3707:3707:3707) (3330:3330:3330))
        (PORT d[12] (4660:4660:4660) (4099:4099:4099))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (7004:7004:7004) (7777:7777:7777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (3693:3693:3693))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (7004:7004:7004) (7777:7777:7777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4215:4215:4215))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (7008:7008:7008) (7781:7781:7781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT d[0] (7008:7008:7008) (7781:7781:7781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3310:3310:3310) (2991:2991:2991))
        (PORT datab (3418:3418:3418) (3036:3036:3036))
        (PORT datac (1950:1950:1950) (1765:1765:1765))
        (PORT datad (1105:1105:1105) (945:945:945))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5936:5936:5936) (5138:5138:5138))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT ena (4208:4208:4208) (4539:4539:4539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6532:6532:6532) (5851:5851:5851))
        (PORT d[1] (5540:5540:5540) (4845:4845:4845))
        (PORT d[2] (5497:5497:5497) (4771:4771:4771))
        (PORT d[3] (5456:5456:5456) (4833:4833:4833))
        (PORT d[4] (5920:5920:5920) (5183:5183:5183))
        (PORT d[5] (5978:5978:5978) (5313:5313:5313))
        (PORT d[6] (5905:5905:5905) (5125:5125:5125))
        (PORT d[7] (5240:5240:5240) (4853:4853:4853))
        (PORT d[8] (4406:4406:4406) (3989:3989:3989))
        (PORT d[9] (5045:5045:5045) (4402:4402:4402))
        (PORT d[10] (5061:5061:5061) (4357:4357:4357))
        (PORT d[11] (6294:6294:6294) (5842:5842:5842))
        (PORT d[12] (4717:4717:4717) (4198:4198:4198))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT ena (4204:4204:4204) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8472:8472:8472) (7744:7744:7744))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT ena (4204:4204:4204) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (4576:4576:4576))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT ena (4208:4208:4208) (4539:4539:4539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT d[0] (4208:4208:4208) (4539:4539:4539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3307:3307:3307) (2988:2988:2988))
        (PORT datab (1247:1247:1247) (1047:1047:1047))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (2342:2342:2342) (2028:2028:2028))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4714:4714:4714) (4232:4232:4232))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4293:4293:4293) (3946:3946:3946))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[14\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (4671:4671:4671) (4193:4193:4193))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1103:1103:1103))
        (PORT datab (267:267:267) (275:275:275))
        (PORT datac (1805:1805:1805) (1553:1553:1553))
        (PORT datad (2703:2703:2703) (2387:2387:2387))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1837:1837:1837) (1500:1500:1500))
        (PORT datab (629:629:629) (568:568:568))
        (PORT datad (1294:1294:1294) (1169:1169:1169))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1605:1605:1605))
        (PORT datab (1668:1668:1668) (1418:1418:1418))
        (PORT datac (1087:1087:1087) (1067:1067:1067))
        (PORT datad (1100:1100:1100) (937:937:937))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1236:1236:1236) (1159:1159:1159))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (864:864:864))
        (PORT datab (1719:1719:1719) (1484:1484:1484))
        (PORT datac (758:758:758) (689:689:689))
        (PORT datad (2054:2054:2054) (1824:1824:1824))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2217:2217:2217) (1926:1926:1926))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT sload (1325:1325:1325) (1387:1387:1387))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2133:2133:2133) (1893:1893:1893))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[24\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1138:1138:1138) (1005:1005:1005))
        (PORT datac (1474:1474:1474) (1262:1262:1262))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (875:875:875))
        (PORT datab (1661:1661:1661) (1431:1431:1431))
        (PORT datac (958:958:958) (879:879:879))
        (PORT datad (868:868:868) (735:735:735))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2505:2505:2505) (2159:2159:2159))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2834:2834:2834) (2506:2506:2506))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1468:1468:1468))
        (PORT datab (1258:1258:1258) (1103:1103:1103))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (957:957:957))
        (PORT datab (1632:1632:1632) (1448:1448:1448))
        (PORT datac (1229:1229:1229) (1065:1065:1065))
        (PORT datad (500:500:500) (420:420:420))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[13\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1502:1502:1502))
        (PORT datac (2927:2927:2927) (2513:2513:2513))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1325:1325:1325))
        (PORT datab (1126:1126:1126) (1077:1077:1077))
        (PORT datac (797:797:797) (693:693:693))
        (PORT datad (1865:1865:1865) (1582:1582:1582))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT asdata (1914:1914:1914) (1693:1693:1693))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1008:1008:1008))
        (PORT datab (804:804:804) (690:690:690))
        (PORT datad (2965:2965:2965) (2771:2771:2771))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1304:1304:1304))
        (PORT datab (1335:1335:1335) (1207:1207:1207))
        (PORT datad (564:564:564) (526:526:526))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1243:1243:1243) (1162:1162:1162))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[11\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (768:768:768))
        (PORT datab (2096:2096:2096) (1863:1863:1863))
        (PORT datac (1667:1667:1667) (1454:1454:1454))
        (PORT datad (1175:1175:1175) (1050:1050:1050))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1286:1286:1286))
        (PORT datab (1598:1598:1598) (1356:1356:1356))
        (PORT datad (1452:1452:1452) (1217:1217:1217))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (PORT datad (2342:2342:2342) (2051:2051:2051))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3391:3391:3391) (2936:2936:2936))
        (PORT datac (1502:1502:1502) (1297:1297:1297))
        (PORT datad (866:866:866) (798:798:798))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (990:990:990))
        (PORT datab (1895:1895:1895) (1600:1600:1600))
        (PORT datac (1105:1105:1105) (975:975:975))
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2542:2542:2542) (2183:2183:2183))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1097:1097:1097))
        (PORT datab (1796:1796:1796) (1577:1577:1577))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (1555:1555:1555) (1325:1325:1325))
        (PORT datac (1094:1094:1094) (912:912:912))
        (PORT datad (1217:1217:1217) (1035:1035:1035))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (986:986:986) (944:944:944))
        (PORT datad (933:933:933) (886:886:886))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1569:1569:1569) (1411:1411:1411))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1120:1120:1120))
        (PORT datab (4075:4075:4075) (4544:4544:4544))
        (PORT datad (1321:1321:1321) (1182:1182:1182))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (926:926:926))
        (PORT datab (931:931:931) (810:810:810))
        (PORT datac (1732:1732:1732) (1561:1561:1561))
        (PORT datad (888:888:888) (817:817:817))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1510:1510:1510))
        (PORT datac (938:938:938) (877:877:877))
        (PORT datad (1290:1290:1290) (1145:1145:1145))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (514:514:514))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (442:442:442) (379:379:379))
        (PORT datad (918:918:918) (862:862:862))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2071:2071:2071))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (650:650:650) (664:664:664))
        (PORT sload (1438:1438:1438) (1595:1595:1595))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (369:369:369))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1727:1727:1727) (1629:1629:1629))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2067:2067:2067) (1887:1887:1887))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1719:1719:1719) (1607:1607:1607))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (925:925:925))
        (PORT datab (934:934:934) (813:813:813))
        (PORT datac (1729:1729:1729) (1557:1557:1557))
        (PORT datad (535:535:535) (513:513:513))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1408:1408:1408) (1277:1277:1277))
        (PORT datac (1187:1187:1187) (1035:1035:1035))
        (PORT datad (479:479:479) (456:456:456))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (287:287:287))
        (PORT datab (1319:1319:1319) (1225:1225:1225))
        (PORT datac (1210:1210:1210) (1070:1070:1070))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1896:1896:1896) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2115:2115:2115))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1719:1719:1719) (1607:1607:1607))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1310:1310:1310) (1242:1242:1242))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (773:773:773))
        (PORT datac (1246:1246:1246) (1170:1170:1170))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1220:1220:1220) (1099:1099:1099))
        (PORT datac (1131:1131:1131) (1014:1014:1014))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (802:802:802))
        (PORT datab (949:949:949) (800:800:800))
        (PORT datac (1550:1550:1550) (1374:1374:1374))
        (PORT datad (536:536:536) (514:514:514))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1536:1536:1536) (1382:1382:1382))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1410:1410:1410))
        (PORT datac (1084:1084:1084) (950:950:950))
        (PORT datad (1294:1294:1294) (1155:1155:1155))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1341:1341:1341))
        (PORT datab (1120:1120:1120) (1069:1069:1069))
        (PORT datac (857:857:857) (727:727:727))
        (PORT datad (1874:1874:1874) (1594:1594:1594))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (2392:2392:2392) (2162:2162:2162))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (380:380:380))
        (PORT datab (830:830:830) (718:718:718))
        (PORT datad (843:843:843) (731:731:731))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1849:1849:1849) (1591:1591:1591))
        (PORT datab (480:480:480) (417:417:417))
        (PORT datac (1195:1195:1195) (1062:1062:1062))
        (PORT datad (2206:2206:2206) (1812:1812:1812))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (723:723:723))
        (PORT datab (1339:1339:1339) (1211:1211:1211))
        (PORT datad (569:569:569) (531:531:531))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (711:711:711) (776:776:776))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (714:714:714))
        (PORT datab (1470:1470:1470) (1354:1354:1354))
        (PORT datac (1385:1385:1385) (1248:1248:1248))
        (PORT datad (1430:1430:1430) (1304:1304:1304))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[13\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (363:363:363))
        (PORT datab (1564:1564:1564) (1284:1284:1284))
        (PORT datac (1149:1149:1149) (1029:1029:1029))
        (PORT datad (592:592:592) (602:602:602))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1547:1547:1547))
        (PORT datab (1223:1223:1223) (1092:1092:1092))
        (PORT datac (1889:1889:1889) (1658:1658:1658))
        (PORT datad (2269:2269:2269) (1982:1982:1982))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (910:910:910))
        (PORT datab (2528:2528:2528) (2135:2135:2135))
        (PORT datad (239:239:239) (251:251:251))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (718:718:718))
        (PORT datab (736:736:736) (598:598:598))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (920:920:920) (864:864:864))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2159:2159:2159))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1253:1253:1253) (1180:1180:1180))
        (PORT clrn (2150:2150:2150) (2082:2082:2082))
        (PORT sclr (2052:2052:2052) (1866:1866:1866))
        (PORT sload (2142:2142:2142) (2123:2123:2123))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (848:848:848))
        (PORT datab (1288:1288:1288) (1157:1157:1157))
        (PORT datac (886:886:886) (816:816:816))
        (PORT datad (1253:1253:1253) (1141:1141:1141))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (3699:3699:3699))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (11744:11744:11744) (13391:13391:13391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5710:5710:5710) (5111:5111:5111))
        (PORT d[1] (9956:9956:9956) (8627:8627:8627))
        (PORT d[2] (10113:10113:10113) (9111:9111:9111))
        (PORT d[3] (7990:7990:7990) (7081:7081:7081))
        (PORT d[4] (7114:7114:7114) (6223:6223:6223))
        (PORT d[5] (7230:7230:7230) (6092:6092:6092))
        (PORT d[6] (8052:8052:8052) (7263:7263:7263))
        (PORT d[7] (4086:4086:4086) (3735:3735:3735))
        (PORT d[8] (5636:5636:5636) (5141:5141:5141))
        (PORT d[9] (4491:4491:4491) (4033:4033:4033))
        (PORT d[10] (6852:6852:6852) (6153:6153:6153))
        (PORT d[11] (6613:6613:6613) (6079:6079:6079))
        (PORT d[12] (6764:6764:6764) (5866:5866:5866))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (11740:11740:11740) (13387:13387:13387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (5815:5815:5815))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (11740:11740:11740) (13387:13387:13387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5932:5932:5932) (5331:5331:5331))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (11744:11744:11744) (13391:13391:13391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT d[0] (11744:11744:11744) (13391:13391:13391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3227:3227:3227))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (10370:10370:10370) (11508:11508:11508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2484:2484:2484))
        (PORT d[1] (3588:3588:3588) (3089:3089:3089))
        (PORT d[2] (5613:5613:5613) (4916:4916:4916))
        (PORT d[3] (2294:2294:2294) (1954:1954:1954))
        (PORT d[4] (2598:2598:2598) (2234:2234:2234))
        (PORT d[5] (3005:3005:3005) (2606:2606:2606))
        (PORT d[6] (1801:1801:1801) (1498:1498:1498))
        (PORT d[7] (3991:3991:3991) (3620:3620:3620))
        (PORT d[8] (2208:2208:2208) (1867:1867:1867))
        (PORT d[9] (5316:5316:5316) (4681:4681:4681))
        (PORT d[10] (4839:4839:4839) (4209:4209:4209))
        (PORT d[11] (1572:1572:1572) (1360:1360:1360))
        (PORT d[12] (1516:1516:1516) (1289:1289:1289))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (10366:10366:10366) (11504:11504:11504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4366:4366:4366))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (10366:10366:10366) (11504:11504:11504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1086:1086:1086) (901:901:901))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (10370:10370:10370) (11508:11508:11508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT d[0] (10370:10370:10370) (11508:11508:11508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2220:2220:2220) (1965:1965:1965))
        (PORT datac (3136:3136:3136) (2874:2874:2874))
        (PORT datad (1085:1085:1085) (854:854:854))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1051:1051:1051))
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (PORT ena (6270:6270:6270) (6987:6987:6987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1245:1245:1245))
        (PORT d[1] (1650:1650:1650) (1446:1446:1446))
        (PORT d[2] (4190:4190:4190) (3619:3619:3619))
        (PORT d[3] (2272:2272:2272) (1941:1941:1941))
        (PORT d[4] (3408:3408:3408) (2947:2947:2947))
        (PORT d[5] (1619:1619:1619) (1444:1444:1444))
        (PORT d[6] (4808:4808:4808) (4147:4147:4147))
        (PORT d[7] (7810:7810:7810) (7246:7246:7246))
        (PORT d[8] (3338:3338:3338) (2872:2872:2872))
        (PORT d[9] (3081:3081:3081) (2714:2714:2714))
        (PORT d[10] (5815:5815:5815) (4955:4955:4955))
        (PORT d[11] (2730:2730:2730) (2342:2342:2342))
        (PORT d[12] (4155:4155:4155) (3599:3599:3599))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (6266:6266:6266) (6983:6983:6983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1034:1034:1034))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (6266:6266:6266) (6983:6983:6983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1557:1557:1557))
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (PORT ena (6270:6270:6270) (6987:6987:6987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2542:2542:2542))
        (PORT d[0] (6270:6270:6270) (6987:6987:6987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (3677:3677:3677))
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT ena (11178:11178:11178) (12495:12495:12495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4151:4151:4151))
        (PORT d[1] (10045:10045:10045) (8832:8832:8832))
        (PORT d[2] (9652:9652:9652) (8560:8560:8560))
        (PORT d[3] (10836:10836:10836) (9660:9660:9660))
        (PORT d[4] (7375:7375:7375) (6373:6373:6373))
        (PORT d[5] (3502:3502:3502) (2945:2945:2945))
        (PORT d[6] (10435:10435:10435) (9109:9109:9109))
        (PORT d[7] (5154:5154:5154) (4685:4685:4685))
        (PORT d[8] (5462:5462:5462) (4882:4882:4882))
        (PORT d[9] (4822:4822:4822) (4291:4291:4291))
        (PORT d[10] (4881:4881:4881) (4356:4356:4356))
        (PORT d[11] (5384:5384:5384) (4865:4865:4865))
        (PORT d[12] (7159:7159:7159) (6420:6420:6420))
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (PORT ena (11174:11174:11174) (12491:12491:12491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5650:5650:5650) (4833:4833:4833))
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (PORT ena (11174:11174:11174) (12491:12491:12491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2223:2223:2223))
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT ena (11178:11178:11178) (12495:12495:12495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT d[0] (11178:11178:11178) (12495:12495:12495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3186:3186:3186) (2914:2914:2914))
        (PORT datac (2483:2483:2483) (2103:2103:2103))
        (PORT datad (1484:1484:1484) (1238:1238:1238))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (4981:4981:4981) (4418:4418:4418))
        (PORT datac (2510:2510:2510) (2148:2148:2148))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (3693:3693:3693))
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT ena (10811:10811:10811) (12091:12091:12091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4082:4082:4082))
        (PORT d[1] (9074:9074:9074) (7889:7889:7889))
        (PORT d[2] (10064:10064:10064) (9049:9049:9049))
        (PORT d[3] (10404:10404:10404) (9311:9311:9311))
        (PORT d[4] (7694:7694:7694) (6623:6623:6623))
        (PORT d[5] (3598:3598:3598) (3025:3025:3025))
        (PORT d[6] (7903:7903:7903) (7036:7036:7036))
        (PORT d[7] (3275:3275:3275) (2976:2976:2976))
        (PORT d[8] (7012:7012:7012) (6270:6270:6270))
        (PORT d[9] (4490:4490:4490) (3996:3996:3996))
        (PORT d[10] (6734:6734:6734) (5992:5992:5992))
        (PORT d[11] (6114:6114:6114) (5520:5520:5520))
        (PORT d[12] (7212:7212:7212) (6232:6232:6232))
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (PORT ena (10807:10807:10807) (12087:12087:12087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (4488:4488:4488))
        (PORT clk (2465:2465:2465) (2496:2496:2496))
        (PORT ena (10807:10807:10807) (12087:12087:12087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2244:2244:2244))
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT ena (10811:10811:10811) (12091:12091:12091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (PORT d[0] (10811:10811:10811) (12091:12091:12091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (2684:2684:2684))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8952:8952:8952) (9945:9945:9945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1184:1184:1184))
        (PORT d[1] (8647:8647:8647) (7674:7674:7674))
        (PORT d[2] (8285:8285:8285) (7319:7319:7319))
        (PORT d[3] (3102:3102:3102) (2685:2685:2685))
        (PORT d[4] (3067:3067:3067) (2653:2653:2653))
        (PORT d[5] (2024:2024:2024) (1795:1795:1795))
        (PORT d[6] (7802:7802:7802) (6840:6840:6840))
        (PORT d[7] (1659:1659:1659) (1475:1475:1475))
        (PORT d[8] (6124:6124:6124) (5436:5436:5436))
        (PORT d[9] (4439:4439:4439) (3916:3916:3916))
        (PORT d[10] (3793:3793:3793) (3282:3282:3282))
        (PORT d[11] (7112:7112:7112) (6373:6373:6373))
        (PORT d[12] (4860:4860:4860) (4223:4223:4223))
        (PORT clk (2461:2461:2461) (2490:2490:2490))
        (PORT ena (8948:8948:8948) (9941:9941:9941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3399:3399:3399))
        (PORT clk (2461:2461:2461) (2490:2490:2490))
        (PORT ena (8948:8948:8948) (9941:9941:9941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6496:6496:6496) (5758:5758:5758))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (8952:8952:8952) (9945:9945:9945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT d[0] (8952:8952:8952) (9945:9945:9945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4110:4110:4110))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (12090:12090:12090) (13768:13768:13768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3456:3456:3456))
        (PORT d[1] (10666:10666:10666) (9270:9270:9270))
        (PORT d[2] (10469:10469:10469) (9423:9423:9423))
        (PORT d[3] (8747:8747:8747) (7765:7765:7765))
        (PORT d[4] (7569:7569:7569) (6638:6638:6638))
        (PORT d[5] (8007:8007:8007) (6782:6782:6782))
        (PORT d[6] (8843:8843:8843) (7977:7977:7977))
        (PORT d[7] (4495:4495:4495) (4105:4105:4105))
        (PORT d[8] (6037:6037:6037) (5510:5510:5510))
        (PORT d[9] (4944:4944:4944) (4445:4445:4445))
        (PORT d[10] (7962:7962:7962) (7138:7138:7138))
        (PORT d[11] (6541:6541:6541) (5925:5925:5925))
        (PORT d[12] (7536:7536:7536) (6544:6544:6544))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (12086:12086:12086) (13764:13764:13764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7178:7178:7178) (6459:6459:6459))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (12086:12086:12086) (13764:13764:13764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6322:6322:6322) (5686:5686:5686))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (12090:12090:12090) (13768:13768:13768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT d[0] (12090:12090:12090) (13768:13768:13768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (3836:3836:3836))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (10371:10371:10371) (11509:11509:11509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2482:2482:2482))
        (PORT d[1] (3588:3588:3588) (3090:3090:3090))
        (PORT d[2] (5592:5592:5592) (4899:4899:4899))
        (PORT d[3] (2330:2330:2330) (1983:1983:1983))
        (PORT d[4] (5708:5708:5708) (4973:4973:4973))
        (PORT d[5] (2999:2999:2999) (2599:2599:2599))
        (PORT d[6] (3239:3239:3239) (2784:2784:2784))
        (PORT d[7] (3949:3949:3949) (3587:3587:3587))
        (PORT d[8] (2169:2169:2169) (1831:1831:1831))
        (PORT d[9] (1497:1497:1497) (1277:1277:1277))
        (PORT d[10] (4898:4898:4898) (4260:4260:4260))
        (PORT d[11] (1231:1231:1231) (1065:1065:1065))
        (PORT d[12] (1507:1507:1507) (1288:1288:1288))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (10367:10367:10367) (11505:11505:11505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (1991:1991:1991))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (10367:10367:10367) (11505:11505:11505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (2965:2965:2965))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (10371:10371:10371) (11509:11509:11509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (10371:10371:10371) (11509:11509:11509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2554:2554:2554) (2187:2187:2187))
        (PORT datab (3245:3245:3245) (2615:2615:2615))
        (PORT datac (3134:3134:3134) (2872:2872:2872))
        (PORT datad (1332:1332:1332) (1084:1084:1084))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1283:1283:1283))
        (PORT datab (3208:3208:3208) (2576:2576:2576))
        (PORT datac (3130:3130:3130) (2869:2869:2869))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5468:5468:5468) (4777:4777:4777))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (12783:12783:12783) (14550:14550:14550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (4404:4404:4404))
        (PORT d[1] (11435:11435:11435) (10227:10227:10227))
        (PORT d[2] (10199:10199:10199) (9059:9059:9059))
        (PORT d[3] (10745:10745:10745) (9568:9568:9568))
        (PORT d[4] (11961:11961:11961) (10357:10357:10357))
        (PORT d[5] (8833:8833:8833) (7743:7743:7743))
        (PORT d[6] (11610:11610:11610) (10230:10230:10230))
        (PORT d[7] (4215:4215:4215) (3862:3862:3862))
        (PORT d[8] (8288:8288:8288) (7478:7478:7478))
        (PORT d[9] (5320:5320:5320) (4781:4781:4781))
        (PORT d[10] (10873:10873:10873) (9674:9674:9674))
        (PORT d[11] (5792:5792:5792) (5260:5260:5260))
        (PORT d[12] (8280:8280:8280) (7486:7486:7486))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (12779:12779:12779) (14546:14546:14546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5187:5187:5187))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (12779:12779:12779) (14546:14546:14546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6339:6339:6339) (5715:5715:5715))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (12783:12783:12783) (14550:14550:14550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (12783:12783:12783) (14550:14550:14550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3232:3232:3232))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (10418:10418:10418) (11665:11665:11665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (4564:4564:4564))
        (PORT d[1] (8682:8682:8682) (7537:7537:7537))
        (PORT d[2] (9346:9346:9346) (8433:8433:8433))
        (PORT d[3] (9622:9622:9622) (8628:8628:8628))
        (PORT d[4] (7255:7255:7255) (6250:6250:6250))
        (PORT d[5] (3488:3488:3488) (2940:2940:2940))
        (PORT d[6] (7132:7132:7132) (6347:6347:6347))
        (PORT d[7] (2860:2860:2860) (2600:2600:2600))
        (PORT d[8] (6246:6246:6246) (5587:5587:5587))
        (PORT d[9] (4440:4440:4440) (3952:3952:3952))
        (PORT d[10] (6035:6035:6035) (5369:5369:5369))
        (PORT d[11] (7926:7926:7926) (7275:7275:7275))
        (PORT d[12] (6834:6834:6834) (5893:5893:5893))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (10414:10414:10414) (11661:11661:11661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (5211:5211:5211))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (10414:10414:10414) (11661:11661:11661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5852:5852:5852) (5217:5217:5217))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (10418:10418:10418) (11665:11665:11665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT d[0] (10418:10418:10418) (11665:11665:11665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4680:4680:4680) (4096:4096:4096))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (12436:12436:12436) (14163:14163:14163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3502:3502:3502))
        (PORT d[1] (10667:10667:10667) (9274:9274:9274))
        (PORT d[2] (10605:10605:10605) (9414:9414:9414))
        (PORT d[3] (8783:8783:8783) (7794:7794:7794))
        (PORT d[4] (7943:7943:7943) (6965:6965:6965))
        (PORT d[5] (8008:8008:8008) (6783:6783:6783))
        (PORT d[6] (8850:8850:8850) (7985:7985:7985))
        (PORT d[7] (4610:4610:4610) (4215:4215:4215))
        (PORT d[8] (6341:6341:6341) (5777:5777:5777))
        (PORT d[9] (4940:4940:4940) (4446:4446:4446))
        (PORT d[10] (8041:8041:8041) (7213:7213:7213))
        (PORT d[11] (6216:6216:6216) (5636:5636:5636))
        (PORT d[12] (7900:7900:7900) (6862:6862:6862))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (12432:12432:12432) (14159:14159:14159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6037:6037:6037) (5423:5423:5423))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (12432:12432:12432) (14159:14159:14159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5952:5952:5952) (5398:5398:5398))
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT ena (12436:12436:12436) (14163:14163:14163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (PORT d[0] (12436:12436:12436) (14163:14163:14163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (3650:3650:3650))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (11151:11151:11151) (12471:12471:12471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4148:4148:4148))
        (PORT d[1] (9425:9425:9425) (8204:8204:8204))
        (PORT d[2] (10044:10044:10044) (8908:8908:8908))
        (PORT d[3] (10833:10833:10833) (9677:9677:9677))
        (PORT d[4] (7750:7750:7750) (6698:6698:6698))
        (PORT d[5] (3548:3548:3548) (2982:2982:2982))
        (PORT d[6] (8247:8247:8247) (7330:7330:7330))
        (PORT d[7] (3713:3713:3713) (3360:3360:3360))
        (PORT d[8] (5843:5843:5843) (5219:5219:5219))
        (PORT d[9] (3155:3155:3155) (2644:2644:2644))
        (PORT d[10] (5291:5291:5291) (4707:4707:4707))
        (PORT d[11] (5770:5770:5770) (5215:5215:5215))
        (PORT d[12] (3073:3073:3073) (2576:2576:2576))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (11147:11147:11147) (12467:12467:12467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4011:4011:4011))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (11147:11147:11147) (12467:12467:12467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2495:2495:2495))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (11151:11151:11151) (12471:12471:12471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT d[0] (11151:11151:11151) (12471:12471:12471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1377:1377:1377))
        (PORT datab (3183:3183:3183) (2911:2911:2911))
        (PORT datac (2507:2507:2507) (2145:2145:2145))
        (PORT datad (1099:1099:1099) (906:906:906))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3172:3172:3172) (2591:2591:2591))
        (PORT datab (3180:3180:3180) (2908:2908:2908))
        (PORT datac (1834:1834:1834) (1551:1551:1551))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (4983:4983:4983) (4420:4420:4420))
        (PORT datac (225:225:225) (241:241:241))
        (PORT datad (3601:3601:3601) (3190:3190:3190))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[9\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (3662:3662:3662) (3231:3231:3231))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1173:1173:1173))
        (PORT datab (1410:1410:1410) (1311:1311:1311))
        (PORT datac (262:262:262) (285:285:285))
        (PORT datad (1866:1866:1866) (1560:1560:1560))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT asdata (701:701:701) (762:762:762))
        (PORT clrn (2120:2120:2120) (2052:2052:2052))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1423:1423:1423))
        (PORT datac (1986:1986:1986) (1774:1774:1774))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (682:682:682))
        (PORT datab (1989:1989:1989) (1636:1636:1636))
        (PORT datac (846:846:846) (748:748:748))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (1840:1840:1840))
        (PORT datab (628:628:628) (566:566:566))
        (PORT datad (1292:1292:1292) (1168:1168:1168))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1245:1245:1245) (1163:1163:1163))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (750:750:750))
        (PORT datab (2096:2096:2096) (1864:1864:1864))
        (PORT datac (1668:1668:1668) (1455:1455:1455))
        (PORT datad (299:299:299) (354:354:354))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (885:885:885))
        (PORT datab (1868:1868:1868) (1550:1550:1550))
        (PORT datad (1476:1476:1476) (1240:1240:1240))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2074:2074:2074))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (939:939:939) (864:864:864))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4068:4068:4068) (3707:3707:3707))
        (PORT datab (4574:4574:4574) (3957:3957:3957))
        (PORT datac (5164:5164:5164) (4750:4750:4750))
        (PORT datad (4852:4852:4852) (4375:4375:4375))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4028:4028:4028))
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT ena (13417:13417:13417) (14872:14872:14872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6100:6100:6100) (5404:5404:5404))
        (PORT d[1] (8222:8222:8222) (7261:7261:7261))
        (PORT d[2] (8341:8341:8341) (7420:7420:7420))
        (PORT d[3] (6730:6730:6730) (5777:5777:5777))
        (PORT d[4] (5862:5862:5862) (5263:5263:5263))
        (PORT d[5] (6013:6013:6013) (5348:5348:5348))
        (PORT d[6] (8284:8284:8284) (7334:7334:7334))
        (PORT d[7] (7039:7039:7039) (5969:5969:5969))
        (PORT d[8] (5922:5922:5922) (5344:5344:5344))
        (PORT d[9] (5630:5630:5630) (5062:5062:5062))
        (PORT d[10] (7929:7929:7929) (7037:7037:7037))
        (PORT d[11] (6226:6226:6226) (5538:5538:5538))
        (PORT d[12] (6201:6201:6201) (5538:5538:5538))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT ena (13413:13413:13413) (14868:14868:14868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (4985:4985:4985))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT ena (13413:13413:13413) (14868:14868:14868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6840:6840:6840) (5954:5954:5954))
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT ena (13417:13417:13417) (14872:14872:14872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT d[0] (13417:13417:13417) (14872:14872:14872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4864:4864:4864) (4320:4320:4320))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (14203:14203:14203) (15748:15748:15748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6900:6900:6900) (6136:6136:6136))
        (PORT d[1] (8788:8788:8788) (7780:7780:7780))
        (PORT d[2] (7638:7638:7638) (6647:6647:6647))
        (PORT d[3] (8791:8791:8791) (7887:7887:7887))
        (PORT d[4] (6296:6296:6296) (5696:5696:5696))
        (PORT d[5] (6412:6412:6412) (5738:5738:5738))
        (PORT d[6] (8681:8681:8681) (7734:7734:7734))
        (PORT d[7] (8446:8446:8446) (7127:7127:7127))
        (PORT d[8] (4846:4846:4846) (4440:4440:4440))
        (PORT d[9] (6285:6285:6285) (5643:5643:5643))
        (PORT d[10] (7175:7175:7175) (6350:6350:6350))
        (PORT d[11] (6658:6658:6658) (5979:5979:5979))
        (PORT d[12] (5915:5915:5915) (5323:5323:5323))
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (PORT ena (14199:14199:14199) (15744:15744:15744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (5440:5440:5440))
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (PORT ena (14199:14199:14199) (15744:15744:15744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6095:6095:6095) (5334:5334:5334))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (14203:14203:14203) (15748:15748:15748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT d[0] (14203:14203:14203) (15748:15748:15748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (817:817:817))
        (PORT datab (4912:4912:4912) (4414:4414:4414))
        (PORT datac (2908:2908:2908) (2325:2325:2325))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (4589:4589:4589))
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT ena (13099:13099:13099) (14523:14523:14523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7916:7916:7916) (6952:6952:6952))
        (PORT d[1] (9004:9004:9004) (7966:7966:7966))
        (PORT d[2] (9099:9099:9099) (8077:8077:8077))
        (PORT d[3] (7524:7524:7524) (6455:6455:6455))
        (PORT d[4] (6092:6092:6092) (5426:5426:5426))
        (PORT d[5] (6008:6008:6008) (5350:5350:5350))
        (PORT d[6] (8687:8687:8687) (7705:7705:7705))
        (PORT d[7] (7796:7796:7796) (6648:6648:6648))
        (PORT d[8] (6668:6668:6668) (6015:6015:6015))
        (PORT d[9] (5222:5222:5222) (4657:4657:4657))
        (PORT d[10] (8677:8677:8677) (7703:7703:7703))
        (PORT d[11] (5863:5863:5863) (5215:5215:5215))
        (PORT d[12] (6953:6953:6953) (6212:6212:6212))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT ena (13095:13095:13095) (14519:14519:14519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (3663:3663:3663))
        (PORT clk (2461:2461:2461) (2487:2487:2487))
        (PORT ena (13095:13095:13095) (14519:14519:14519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7197:7197:7197) (6275:6275:6275))
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT ena (13099:13099:13099) (14523:14523:14523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (PORT d[0] (13099:13099:13099) (14523:14523:14523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4040:4040:4040))
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT ena (13438:13438:13438) (14903:14903:14903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7208:7208:7208) (6354:6354:6354))
        (PORT d[1] (8190:8190:8190) (7234:7234:7234))
        (PORT d[2] (8325:8325:8325) (7411:7411:7411))
        (PORT d[3] (6341:6341:6341) (5443:5443:5443))
        (PORT d[4] (5852:5852:5852) (5254:5254:5254))
        (PORT d[5] (5976:5976:5976) (5315:5315:5315))
        (PORT d[6] (8154:8154:8154) (7197:7197:7197))
        (PORT d[7] (7039:7039:7039) (5970:5970:5970))
        (PORT d[8] (6233:6233:6233) (5630:5630:5630))
        (PORT d[9] (5639:5639:5639) (5074:5074:5074))
        (PORT d[10] (6286:6286:6286) (5534:5534:5534))
        (PORT d[11] (5891:5891:5891) (5251:5251:5251))
        (PORT d[12] (6244:6244:6244) (5572:5572:5572))
        (PORT clk (2453:2453:2453) (2479:2479:2479))
        (PORT ena (13434:13434:13434) (14899:14899:14899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (5982:5982:5982))
        (PORT clk (2453:2453:2453) (2479:2479:2479))
        (PORT ena (13434:13434:13434) (14899:14899:14899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6847:6847:6847) (5962:5962:5962))
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT ena (13438:13438:13438) (14903:14903:14903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT d[0] (13438:13438:13438) (14903:14903:14903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (760:760:760))
        (PORT datab (4914:4914:4914) (4416:4416:4416))
        (PORT datac (864:864:864) (753:753:753))
        (PORT datad (4515:4515:4515) (3921:3921:3921))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (4577:4577:4577) (3961:3961:3961))
        (PORT datac (5162:5162:5162) (4749:4749:4749))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2341:2341:2341))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (4215:4215:4215) (4641:4641:4641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2657:2657:2657))
        (PORT d[1] (9221:9221:9221) (8107:8107:8107))
        (PORT d[2] (5936:5936:5936) (5189:5189:5189))
        (PORT d[3] (3709:3709:3709) (3200:3200:3200))
        (PORT d[4] (5332:5332:5332) (4727:4727:4727))
        (PORT d[5] (8359:8359:8359) (7479:7479:7479))
        (PORT d[6] (8893:8893:8893) (7812:7812:7812))
        (PORT d[7] (6189:6189:6189) (5776:5776:5776))
        (PORT d[8] (6157:6157:6157) (5469:5469:5469))
        (PORT d[9] (5555:5555:5555) (4909:4909:4909))
        (PORT d[10] (7118:7118:7118) (6283:6283:6283))
        (PORT d[11] (6093:6093:6093) (5334:5334:5334))
        (PORT d[12] (4280:4280:4280) (3832:3832:3832))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (4211:4211:4211) (4637:4637:4637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (2669:2669:2669))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (4211:4211:4211) (4637:4637:4637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (3896:3896:3896))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (4215:4215:4215) (4641:4641:4641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (4215:4215:4215) (4641:4641:4641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (4364:4364:4364))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (7007:7007:7007) (7780:7780:7780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6597:6597:6597) (5932:5932:5932))
        (PORT d[1] (4478:4478:4478) (3897:3897:3897))
        (PORT d[2] (6722:6722:6722) (5884:5884:5884))
        (PORT d[3] (3896:3896:3896) (3427:3427:3427))
        (PORT d[4] (7469:7469:7469) (6530:6530:6530))
        (PORT d[5] (5565:5565:5565) (4898:4898:4898))
        (PORT d[6] (4061:4061:4061) (3506:3506:3506))
        (PORT d[7] (6443:6443:6443) (5935:5935:5935))
        (PORT d[8] (5071:5071:5071) (4579:4579:4579))
        (PORT d[9] (6325:6325:6325) (5554:5554:5554))
        (PORT d[10] (5894:5894:5894) (5156:5156:5156))
        (PORT d[11] (3658:3658:3658) (3287:3287:3287))
        (PORT d[12] (4623:4623:4623) (4072:4072:4072))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (7003:7003:7003) (7776:7776:7776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (2925:2925:2925))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (7003:7003:7003) (7776:7776:7776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4223:4223:4223))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (7007:7007:7007) (7780:7780:7780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (7007:7007:7007) (7780:7780:7780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (4373:4373:4373))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (7026:7026:7026) (7791:7791:7791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4285:4285:4285))
        (PORT d[1] (4490:4490:4490) (3912:3912:3912))
        (PORT d[2] (6377:6377:6377) (5568:5568:5568))
        (PORT d[3] (4303:4303:4303) (3798:3798:3798))
        (PORT d[4] (7508:7508:7508) (6544:6544:6544))
        (PORT d[5] (5515:5515:5515) (4854:4854:4854))
        (PORT d[6] (6661:6661:6661) (5793:5793:5793))
        (PORT d[7] (6733:6733:6733) (6189:6189:6189))
        (PORT d[8] (4364:4364:4364) (3956:3956:3956))
        (PORT d[9] (5898:5898:5898) (5178:5178:5178))
        (PORT d[10] (6229:6229:6229) (5417:5417:5417))
        (PORT d[11] (3666:3666:3666) (3296:3296:3296))
        (PORT d[12] (4256:4256:4256) (3756:3756:3756))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (7022:7022:7022) (7787:7787:7787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (4950:4950:4950))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (7022:7022:7022) (7787:7787:7787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (3583:3583:3583))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (7026:7026:7026) (7791:7791:7791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT d[0] (7026:7026:7026) (7791:7791:7791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4323:4323:4323) (3715:3715:3715))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (7692:7692:7692) (8543:8543:8543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (5566:5566:5566))
        (PORT d[1] (5246:5246:5246) (4583:4583:4583))
        (PORT d[2] (6254:6254:6254) (5436:5436:5436))
        (PORT d[3] (4688:4688:4688) (4146:4146:4146))
        (PORT d[4] (6748:6748:6748) (5881:5881:5881))
        (PORT d[5] (5509:5509:5509) (4843:4843:4843))
        (PORT d[6] (4811:4811:4811) (4169:4169:4169))
        (PORT d[7] (5643:5643:5643) (5217:5217:5217))
        (PORT d[8] (4373:4373:4373) (3954:3954:3954))
        (PORT d[9] (5491:5491:5491) (4808:4808:4808))
        (PORT d[10] (5830:5830:5830) (5062:5062:5062))
        (PORT d[11] (6674:6674:6674) (6189:6189:6189))
        (PORT d[12] (5106:5106:5106) (4549:4549:4549))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (7688:7688:7688) (8539:8539:8539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (4806:4806:4806))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (7688:7688:7688) (8539:8539:8539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4008:4008:4008))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (7692:7692:7692) (8543:8543:8543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (7692:7692:7692) (8543:8543:8543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3319:3319:3319) (3001:3001:3001))
        (PORT datab (1245:1245:1245) (1054:1054:1054))
        (PORT datac (3377:3377:3377) (3006:3006:3006))
        (PORT datad (1531:1531:1531) (1318:1318:1318))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3311:3311:3311) (2992:2992:2992))
        (PORT datab (1823:1823:1823) (1461:1461:1461))
        (PORT datac (778:778:778) (658:658:658))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5885:5885:5885) (5296:5296:5296))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (11653:11653:11653) (12880:12880:12880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8155:8155:8155) (7305:7305:7305))
        (PORT d[1] (12202:12202:12202) (10773:10773:10773))
        (PORT d[2] (10311:10311:10311) (9051:9051:9051))
        (PORT d[3] (8762:8762:8762) (7837:7837:7837))
        (PORT d[4] (8249:8249:8249) (7468:7468:7468))
        (PORT d[5] (8433:8433:8433) (7546:7546:7546))
        (PORT d[6] (10649:10649:10649) (9500:9500:9500))
        (PORT d[7] (10766:10766:10766) (9203:9203:9203))
        (PORT d[8] (6489:6489:6489) (5925:5925:5925))
        (PORT d[9] (4972:4972:4972) (4487:4487:4487))
        (PORT d[10] (9711:9711:9711) (8585:8585:8585))
        (PORT d[11] (8767:8767:8767) (7819:7819:7819))
        (PORT d[12] (8271:8271:8271) (7445:7445:7445))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (PORT ena (11649:11649:11649) (12876:12876:12876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5030:5030:5030))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (PORT ena (11649:11649:11649) (12876:12876:12876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5005:5005:5005))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (11653:11653:11653) (12880:12880:12880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT d[0] (11653:11653:11653) (12880:12880:12880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2028:2028:2028))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4609:4609:4609) (5069:5069:5069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (1944:1944:1944))
        (PORT d[1] (9951:9951:9951) (8749:8749:8749))
        (PORT d[2] (6370:6370:6370) (5569:5569:5569))
        (PORT d[3] (2658:2658:2658) (2294:2294:2294))
        (PORT d[4] (2655:2655:2655) (2300:2300:2300))
        (PORT d[5] (8724:8724:8724) (7814:7814:7814))
        (PORT d[6] (9659:9659:9659) (8492:8492:8492))
        (PORT d[7] (6619:6619:6619) (6173:6173:6173))
        (PORT d[8] (6960:6960:6960) (6175:6175:6175))
        (PORT d[9] (6288:6288:6288) (5561:5561:5561))
        (PORT d[10] (4341:4341:4341) (3703:3703:3703))
        (PORT d[11] (5791:5791:5791) (5109:5109:5109))
        (PORT d[12] (5099:5099:5099) (4566:4566:4566))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (PORT ena (4605:4605:4605) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2326:2326:2326))
        (PORT clk (2525:2525:2525) (2550:2550:2550))
        (PORT ena (4605:4605:4605) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2180:2180:2180))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4609:4609:4609) (5069:5069:5069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (4609:4609:4609) (5069:5069:5069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1435:1435:1435))
        (PORT datab (2478:2478:2478) (2231:2231:2231))
        (PORT datac (1871:1871:1871) (1569:1569:1569))
        (PORT datad (876:876:876) (789:789:789))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6532:6532:6532) (5838:5838:5838))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11276:11276:11276) (12457:12457:12457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8114:8114:8114) (7268:7268:7268))
        (PORT d[1] (7639:7639:7639) (6851:6851:6851))
        (PORT d[2] (10310:10310:10310) (9050:9050:9050))
        (PORT d[3] (8506:8506:8506) (7368:7368:7368))
        (PORT d[4] (8286:8286:8286) (7501:7501:7501))
        (PORT d[5] (8434:8434:8434) (7547:7547:7547))
        (PORT d[6] (11045:11045:11045) (9850:9850:9850))
        (PORT d[7] (4296:4296:4296) (4064:4064:4064))
        (PORT d[8] (6959:6959:6959) (6346:6346:6346))
        (PORT d[9] (6182:6182:6182) (5528:5528:5528))
        (PORT d[10] (9698:9698:9698) (8574:8574:8574))
        (PORT d[11] (8810:8810:8810) (7854:7854:7854))
        (PORT d[12] (8234:8234:8234) (7415:7415:7415))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (11272:11272:11272) (12453:12453:12453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6235:6235:6235) (5525:5525:5525))
        (PORT clk (2498:2498:2498) (2524:2524:2524))
        (PORT ena (11272:11272:11272) (12453:12453:12453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5005:5005:5005))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11276:11276:11276) (12457:12457:12457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT d[0] (11276:11276:11276) (12457:12457:12457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3011:3011:3011))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT ena (3606:3606:3606) (3969:3969:3969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (2990:2990:2990))
        (PORT d[1] (8846:8846:8846) (7770:7770:7770))
        (PORT d[2] (5578:5578:5578) (4863:4863:4863))
        (PORT d[3] (4045:4045:4045) (3527:3527:3527))
        (PORT d[4] (3793:3793:3793) (3318:3318:3318))
        (PORT d[5] (8013:8013:8013) (7163:7163:7163))
        (PORT d[6] (8552:8552:8552) (7502:7502:7502))
        (PORT d[7] (5440:5440:5440) (5100:5100:5100))
        (PORT d[8] (5457:5457:5457) (4845:4845:4845))
        (PORT d[9] (5207:5207:5207) (4592:4592:4592))
        (PORT d[10] (6728:6728:6728) (5933:5933:5933))
        (PORT d[11] (5713:5713:5713) (5000:5000:5000))
        (PORT d[12] (4740:4740:4740) (4241:4241:4241))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (3602:3602:3602) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (2925:2925:2925))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (3602:3602:3602) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3171:3171:3171))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT ena (3606:3606:3606) (3969:3969:3969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT d[0] (3606:3606:3606) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (409:409:409) (487:487:487))
        (PORT datac (4152:4152:4152) (3323:3323:3323))
        (PORT datad (3007:3007:3007) (2589:2589:2589))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2839:2839:2839) (2308:2308:2308))
        (PORT datab (4491:4491:4491) (4043:4043:4043))
        (PORT datac (5162:5162:5162) (4748:4748:4748))
        (PORT datad (4244:4244:4244) (3607:3607:3607))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[15\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (4486:4486:4486) (4038:4038:4038))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (282:282:282))
        (PORT datad (257:257:257) (269:269:269))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT asdata (1595:1595:1595) (1440:1440:1440))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (517:517:517))
        (PORT datab (1180:1180:1180) (1053:1053:1053))
        (PORT datad (296:296:296) (315:315:315))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1301:1301:1301))
        (PORT datab (993:993:993) (918:918:918))
        (PORT datac (5081:5081:5081) (4397:4397:4397))
        (PORT datad (438:438:438) (375:375:375))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (981:981:981))
        (PORT datab (1338:1338:1338) (1210:1210:1210))
        (PORT datad (568:568:568) (530:530:530))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (709:709:709) (773:773:773))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (921:921:921))
        (PORT datac (4603:4603:4603) (3999:3999:3999))
        (PORT datad (1446:1446:1446) (1252:1252:1252))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (762:762:762))
        (PORT datab (921:921:921) (808:808:808))
        (PORT datac (898:898:898) (802:802:802))
        (PORT datad (491:491:491) (476:476:476))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (939:939:939) (934:934:934))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (572:572:572))
        (PORT datab (400:400:400) (443:443:443))
        (PORT datad (331:331:331) (371:371:371))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (987:987:987))
        (PORT datab (917:917:917) (758:758:758))
        (PORT datac (1229:1229:1229) (1084:1084:1084))
        (PORT datad (781:781:781) (652:652:652))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2095:2095:2095))
        (PORT asdata (4870:4870:4870) (5365:5365:5365))
        (PORT clrn (3027:3027:3027) (2734:2734:2734))
        (PORT ena (1633:1633:1633) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (403:403:403))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (398:398:398))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2051:2051:2051))
        (PORT ena (1931:1931:1931) (1737:1737:1737))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (393:393:393))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (826:826:826) (750:750:750))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (402:402:402))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (395:395:395))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (PORT ena (1040:1040:1040) (1014:1014:1014))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1506:1506:1506) (1330:1330:1330))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (408:408:408))
        (PORT datad (2689:2689:2689) (2362:2362:2362))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1055:1055:1055))
        (PORT d[1] (1581:1581:1581) (1349:1349:1349))
        (PORT d[2] (1285:1285:1285) (1105:1105:1105))
        (PORT d[3] (1501:1501:1501) (1288:1288:1288))
        (PORT d[4] (2000:2000:2000) (1766:1766:1766))
        (PORT d[5] (1252:1252:1252) (1087:1087:1087))
        (PORT d[6] (1215:1215:1215) (1064:1064:1064))
        (PORT d[7] (1311:1311:1311) (1127:1127:1127))
        (PORT clk (2479:2479:2479) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (858:858:858))
        (PORT d[1] (967:967:967) (895:895:895))
        (PORT d[2] (950:950:950) (890:890:890))
        (PORT d[3] (936:936:936) (879:879:879))
        (PORT d[4] (954:954:954) (886:886:886))
        (PORT d[5] (921:921:921) (863:863:863))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1155:1155:1155))
        (PORT clk (2476:2476:2476) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2507:2507:2507))
        (PORT d[0] (1842:1842:1842) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1236:1236:1236))
        (PORT d[1] (1655:1655:1655) (1437:1437:1437))
        (PORT d[2] (931:931:931) (870:870:870))
        (PORT d[3] (927:927:927) (871:871:871))
        (PORT d[4] (1003:1003:1003) (933:933:933))
        (PORT d[5] (929:929:929) (869:869:869))
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (PORT ena (1754:1754:1754) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2415:2415:2415))
        (PORT d[0] (1754:1754:1754) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2457:2457:2457))
        (PORT ena (1623:1623:1623) (1470:1470:1470))
        (PORT aclr (2379:2379:2379) (2393:2393:2393))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
        (IOPATH (posedge aclr) q (393:393:393) (393:393:393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (SETUP ena (posedge clk) (56:56:56))
      (SETUP aclr (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
      (HOLD ena (posedge clk) (190:190:190))
      (HOLD aclr (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1069:1069:1069))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (1251:1251:1251) (1125:1125:1125))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT sclr (2319:2319:2319) (2614:2614:2614))
        (PORT ena (2906:2906:2906) (2525:2525:2525))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (1254:1254:1254) (1128:1128:1128))
        (PORT datad (1109:1109:1109) (947:947:947))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (791:791:791))
        (PORT datab (2056:2056:2056) (1802:1802:1802))
        (PORT datac (1959:1959:1959) (1712:1712:1712))
        (PORT datad (797:797:797) (674:674:674))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1069:1069:1069))
        (PORT datac (286:286:286) (353:353:353))
        (PORT datad (925:925:925) (856:856:856))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (2058:2058:2058) (1805:1805:1805))
        (PORT datac (1962:1962:1962) (1716:1716:1716))
        (PORT datad (863:863:863) (745:745:745))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (385:385:385))
        (PORT datac (1252:1252:1252) (1059:1059:1059))
        (PORT datad (925:925:925) (856:856:856))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1756:1756:1756))
        (PORT datab (2056:2056:2056) (1803:1803:1803))
        (PORT datac (228:228:228) (244:244:244))
        (PORT datad (864:864:864) (746:746:746))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (1562:1562:1562) (1405:1405:1405))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (1562:1562:1562) (1405:1405:1405))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (1562:1562:1562) (1405:1405:1405))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (284:284:284) (342:342:342))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (1943:1943:1943) (1748:1748:1748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (1943:1943:1943) (1748:1748:1748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (370:370:370))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (1943:1943:1943) (1748:1748:1748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (4737:4737:4737) (5273:5273:5273))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT ena (1943:1943:1943) (1748:1748:1748))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1166:1166:1166))
        (PORT d[1] (960:960:960) (899:899:899))
        (PORT d[2] (1006:1006:1006) (933:933:933))
        (PORT d[3] (981:981:981) (921:921:921))
        (PORT d[4] (952:952:952) (902:902:902))
        (PORT d[5] (966:966:966) (908:908:908))
        (PORT d[6] (1008:1008:1008) (940:940:940))
        (PORT d[7] (1004:1004:1004) (931:931:931))
        (PORT clk (2486:2486:2486) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (898:898:898))
        (PORT d[1] (952:952:952) (888:888:888))
        (PORT d[2] (918:918:918) (858:858:858))
        (PORT d[3] (961:961:961) (897:897:897))
        (PORT d[4] (933:933:933) (877:877:877))
        (PORT d[5] (912:912:912) (857:857:857))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1329:1329:1329))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (PORT d[0] (2131:2131:2131) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (929:929:929) (868:868:868))
        (PORT d[1] (984:984:984) (907:907:907))
        (PORT d[2] (927:927:927) (870:870:870))
        (PORT d[3] (1324:1324:1324) (1204:1204:1204))
        (PORT d[4] (934:934:934) (877:877:877))
        (PORT d[5] (1341:1341:1341) (1213:1213:1213))
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT ena (1742:1742:1742) (1608:1608:1608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2424:2424:2424))
        (PORT d[0] (1742:1742:1742) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (765:765:765))
        (PORT datad (787:787:787) (633:633:633))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (855:855:855))
        (PORT datab (924:924:924) (803:803:803))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1176:1176:1176))
        (PORT datab (1415:1415:1415) (1317:1317:1317))
        (PORT datac (268:268:268) (291:291:291))
        (PORT datad (1395:1395:1395) (1162:1162:1162))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT asdata (700:700:700) (761:761:761))
        (PORT clrn (2120:2120:2120) (2052:2052:2052))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (707:707:707))
        (PORT datab (2029:2029:2029) (1807:1807:1807))
        (PORT datad (1563:1563:1563) (1384:1384:1384))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (751:751:751))
        (PORT datab (873:873:873) (742:742:742))
        (PORT datac (1177:1177:1177) (996:996:996))
        (PORT datad (857:857:857) (754:754:754))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1605:1605:1605))
        (PORT datad (1099:1099:1099) (936:936:936))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (1585:1585:1585) (1423:1423:1423))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1219:1219:1219))
        (PORT datab (341:341:341) (396:396:396))
        (PORT datac (1159:1159:1159) (990:990:990))
        (PORT datad (281:281:281) (339:339:339))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT asdata (1896:1896:1896) (1661:1661:1661))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1211:1211:1211) (1072:1072:1072))
        (PORT datad (1514:1514:1514) (1409:1409:1409))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1740:1740:1740) (1540:1540:1540))
        (PORT datac (884:884:884) (825:825:825))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3814:3814:3814))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT ena (3224:3224:3224) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4000:4000:4000))
        (PORT d[1] (8181:8181:8181) (7152:7152:7152))
        (PORT d[2] (4781:4781:4781) (4150:4150:4150))
        (PORT d[3] (4010:4010:4010) (3500:3500:3500))
        (PORT d[4] (4529:4529:4529) (3975:3975:3975))
        (PORT d[5] (7211:7211:7211) (6452:6452:6452))
        (PORT d[6] (8098:8098:8098) (7087:7087:7087))
        (PORT d[7] (5051:5051:5051) (4742:4742:4742))
        (PORT d[8] (4629:4629:4629) (4097:4097:4097))
        (PORT d[9] (6719:6719:6719) (5882:5882:5882))
        (PORT d[10] (8014:8014:8014) (7090:7090:7090))
        (PORT d[11] (5706:5706:5706) (4957:4957:4957))
        (PORT d[12] (6566:6566:6566) (5876:5876:5876))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (3220:3220:3220) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3598:3598:3598))
        (PORT clk (2478:2478:2478) (2504:2504:2504))
        (PORT ena (3220:3220:3220) (3551:3551:3551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3370:3370:3370))
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT ena (3224:3224:3224) (3555:3555:3555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2508:2508:2508))
        (PORT d[0] (3224:3224:3224) (3555:3555:3555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (3826:3826:3826))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (3573:3573:3573) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (3674:3674:3674))
        (PORT d[1] (8115:8115:8115) (7124:7124:7124))
        (PORT d[2] (5120:5120:5120) (4435:4435:4435))
        (PORT d[3] (4810:4810:4810) (4176:4176:4176))
        (PORT d[4] (7853:7853:7853) (7089:7089:7089))
        (PORT d[5] (7210:7210:7210) (6452:6452:6452))
        (PORT d[6] (9328:9328:9328) (8222:8222:8222))
        (PORT d[7] (4964:4964:4964) (4662:4662:4662))
        (PORT d[8] (5683:5683:5683) (5025:5025:5025))
        (PORT d[9] (6263:6263:6263) (5483:5483:5483))
        (PORT d[10] (8002:8002:8002) (7082:7082:7082))
        (PORT d[11] (5736:5736:5736) (4983:4983:4983))
        (PORT d[12] (6322:6322:6322) (5661:5661:5661))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (3569:3569:3569) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (3626:3626:3626))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (3569:3569:3569) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3420:3420:3420))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (3573:3573:3573) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT d[0] (3573:3573:3573) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3512:3512:3512))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (13773:13773:13773) (15280:15280:15280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6794:6794:6794) (5988:5988:5988))
        (PORT d[1] (8198:8198:8198) (7233:7233:7233))
        (PORT d[2] (8309:8309:8309) (7365:7365:7365))
        (PORT d[3] (6332:6332:6332) (5433:5433:5433))
        (PORT d[4] (6933:6933:6933) (6218:6218:6218))
        (PORT d[5] (7201:7201:7201) (6440:6440:6440))
        (PORT d[6] (8259:8259:8259) (7321:7321:7321))
        (PORT d[7] (7015:7015:7015) (5941:5941:5941))
        (PORT d[8] (5871:5871:5871) (5299:5299:5299))
        (PORT d[9] (5679:5679:5679) (5117:5117:5117))
        (PORT d[10] (8001:8001:8001) (7091:7091:7091))
        (PORT d[11] (7564:7564:7564) (6992:6992:6992))
        (PORT d[12] (5865:5865:5865) (5238:5238:5238))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (PORT ena (13769:13769:13769) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7207:7207:7207) (6571:6571:6571))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (PORT ena (13769:13769:13769) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (5281:5281:5281))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (13773:13773:13773) (15280:15280:15280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT d[0] (13773:13773:13773) (15280:15280:15280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (3868:3868:3868))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (13437:13437:13437) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7543:7543:7543) (6621:6621:6621))
        (PORT d[1] (8607:8607:8607) (7610:7610:7610))
        (PORT d[2] (8705:8705:8705) (7723:7723:7723))
        (PORT d[3] (7127:7127:7127) (6108:6108:6108))
        (PORT d[4] (5855:5855:5855) (5237:5237:5237))
        (PORT d[5] (6007:6007:6007) (5334:5334:5334))
        (PORT d[6] (8251:8251:8251) (7315:7315:7315))
        (PORT d[7] (7410:7410:7410) (6300:6300:6300))
        (PORT d[8] (6280:6280:6280) (5675:5675:5675))
        (PORT d[9] (5281:5281:5281) (4706:4706:4706))
        (PORT d[10] (8368:8368:8368) (7415:7415:7415))
        (PORT d[11] (5890:5890:5890) (5250:5250:5250))
        (PORT d[12] (6596:6596:6596) (5885:5885:5885))
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (PORT ena (13433:13433:13433) (14898:14898:14898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6638:6638:6638) (5882:5882:5882))
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (PORT ena (13433:13433:13433) (14898:14898:14898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (5609:5609:5609))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (13437:13437:13437) (14902:14902:14902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT d[0] (13437:13437:13437) (14902:14902:14902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4274:4274:4274) (3733:3733:3733))
        (PORT datab (4863:4863:4863) (4349:4349:4349))
        (PORT datac (1764:1764:1764) (1418:1418:1418))
        (PORT datad (1398:1398:1398) (1088:1088:1088))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1017:1017:1017))
        (PORT datab (4862:4862:4862) (4348:4348:4348))
        (PORT datac (1237:1237:1237) (1052:1052:1052))
        (PORT datad (224:224:224) (231:231:231))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3420:3420:3420))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (7359:7359:7359) (8168:8168:8168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (5561:5561:5561))
        (PORT d[1] (4859:4859:4859) (4235:4235:4235))
        (PORT d[2] (6292:6292:6292) (5489:5489:5489))
        (PORT d[3] (4684:4684:4684) (4121:4121:4121))
        (PORT d[4] (7111:7111:7111) (6199:6199:6199))
        (PORT d[5] (5489:5489:5489) (4821:4821:4821))
        (PORT d[6] (6643:6643:6643) (5775:5775:5775))
        (PORT d[7] (6086:6086:6086) (5610:5610:5610))
        (PORT d[8] (4325:4325:4325) (3912:3912:3912))
        (PORT d[9] (5909:5909:5909) (5180:5180:5180))
        (PORT d[10] (6177:6177:6177) (5376:5376:5376))
        (PORT d[11] (7043:7043:7043) (6510:6510:6510))
        (PORT d[12] (4246:4246:4246) (3740:3740:3740))
        (PORT clk (2452:2452:2452) (2480:2480:2480))
        (PORT ena (7355:7355:7355) (8164:8164:8164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8438:8438:8438) (7702:7702:7702))
        (PORT clk (2452:2452:2452) (2480:2480:2480))
        (PORT ena (7355:7355:7355) (8164:8164:8164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3145:3145:3145))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (7359:7359:7359) (8168:8168:8168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT d[0] (7359:7359:7359) (8168:8168:8168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3847:3847:3847))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (3214:3214:3214) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3335:3335:3335))
        (PORT d[1] (8481:8481:8481) (7443:7443:7443))
        (PORT d[2] (4847:4847:4847) (4206:4206:4206))
        (PORT d[3] (4099:4099:4099) (3562:3562:3562))
        (PORT d[4] (4173:4173:4173) (3657:3657:3657))
        (PORT d[5] (7184:7184:7184) (6433:6433:6433))
        (PORT d[6] (7747:7747:7747) (6792:6792:6792))
        (PORT d[7] (5018:5018:5018) (4716:4716:4716))
        (PORT d[8] (5036:5036:5036) (4456:4456:4456))
        (PORT d[9] (6684:6684:6684) (5856:5856:5856))
        (PORT d[10] (6325:6325:6325) (5554:5554:5554))
        (PORT d[11] (4944:4944:4944) (4324:4324:4324))
        (PORT d[12] (6576:6576:6576) (5892:5892:5892))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (3210:3210:3210) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4244:4244:4244))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (3210:3210:3210) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3307:3307:3307))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (3214:3214:3214) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT d[0] (3214:3214:3214) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3416:3416:3416))
        (PORT clk (2430:2430:2430) (2459:2459:2459))
        (PORT ena (4782:4782:4782) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (4698:4698:4698))
        (PORT d[1] (7747:7747:7747) (6765:6765:6765))
        (PORT d[2] (7177:7177:7177) (6303:6303:6303))
        (PORT d[3] (8485:8485:8485) (7539:7539:7539))
        (PORT d[4] (7736:7736:7736) (6758:6758:6758))
        (PORT d[5] (4984:4984:4984) (4312:4312:4312))
        (PORT d[6] (7668:7668:7668) (6646:6646:6646))
        (PORT d[7] (5880:5880:5880) (5348:5348:5348))
        (PORT d[8] (5890:5890:5890) (5289:5289:5289))
        (PORT d[9] (7169:7169:7169) (6212:6212:6212))
        (PORT d[10] (6734:6734:6734) (5935:5935:5935))
        (PORT d[11] (5333:5333:5333) (4873:4873:4873))
        (PORT d[12] (4314:4314:4314) (3865:3865:3865))
        (PORT clk (2427:2427:2427) (2455:2455:2455))
        (PORT ena (4778:4778:4778) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (4972:4972:4972))
        (PORT clk (2427:2427:2427) (2455:2455:2455))
        (PORT ena (4778:4778:4778) (5178:5178:5178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3242:3242:3242))
        (PORT clk (2430:2430:2430) (2459:2459:2459))
        (PORT ena (4782:4782:4782) (5182:5182:5182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2459:2459:2459))
        (PORT d[0] (4782:4782:4782) (5182:5182:5182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3460:3460:3460))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (2913:2913:2913) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (3685:3685:3685))
        (PORT d[1] (8114:8114:8114) (7123:7123:7123))
        (PORT d[2] (5123:5123:5123) (4436:4436:4436))
        (PORT d[3] (4749:4749:4749) (4135:4135:4135))
        (PORT d[4] (4548:4548:4548) (3991:3991:3991))
        (PORT d[5] (7245:7245:7245) (6477:6477:6477))
        (PORT d[6] (9327:9327:9327) (8221:8221:8221))
        (PORT d[7] (4609:4609:4609) (4343:4343:4343))
        (PORT d[8] (5693:5693:5693) (5036:5036:5036))
        (PORT d[9] (6287:6287:6287) (5503:5503:5503))
        (PORT d[10] (7964:7964:7964) (7047:7047:7047))
        (PORT d[11] (5698:5698:5698) (4948:4948:4948))
        (PORT d[12] (6352:6352:6352) (5687:5687:5687))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (2909:2909:2909) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (2793:2793:2793))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (2909:2909:2909) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3454:3454:3454))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (2913:2913:2913) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (2913:2913:2913) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4535:4535:4535) (4029:4029:4029))
        (PORT datab (3776:3776:3776) (3345:3345:3345))
        (PORT datac (2064:2064:2064) (1712:1712:1712))
        (PORT datad (1715:1715:1715) (1381:1381:1381))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4536:4536:4536) (4030:4030:4030))
        (PORT datab (873:873:873) (748:748:748))
        (PORT datac (1723:1723:1723) (1387:1387:1387))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4508:4508:4508) (4084:4084:4084))
        (PORT datab (1645:1645:1645) (1494:1494:1494))
        (PORT datac (4396:4396:4396) (4033:4033:4033))
        (PORT datad (816:816:816) (692:692:692))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4128:4128:4128))
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT ena (3579:3579:3579) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4068:4068:4068) (3652:3652:3652))
        (PORT d[1] (8560:8560:8560) (7490:7490:7490))
        (PORT d[2] (5226:5226:5226) (4540:4540:4540))
        (PORT d[3] (3654:3654:3654) (3190:3190:3190))
        (PORT d[4] (4152:4152:4152) (3639:3639:3639))
        (PORT d[5] (7592:7592:7592) (6791:6791:6791))
        (PORT d[6] (8132:8132:8132) (7132:7132:7132))
        (PORT d[7] (5462:5462:5462) (5116:5116:5116))
        (PORT d[8] (5059:5059:5059) (4482:4482:4482))
        (PORT d[9] (5112:5112:5112) (4506:4506:4506))
        (PORT d[10] (6326:6326:6326) (5578:5578:5578))
        (PORT d[11] (5354:5354:5354) (4683:4683:4683))
        (PORT d[12] (4717:4717:4717) (4216:4216:4216))
        (PORT clk (2462:2462:2462) (2489:2489:2489))
        (PORT ena (3575:3575:3575) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (3896:3896:3896))
        (PORT clk (2462:2462:2462) (2489:2489:2489))
        (PORT ena (3575:3575:3575) (3941:3941:3941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3618:3618:3618))
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT ena (3579:3579:3579) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT d[0] (3579:3579:3579) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3406:3406:3406))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (7351:7351:7351) (8161:8161:8161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6187:6187:6187) (5569:5569:5569))
        (PORT d[1] (4832:4832:4832) (4214:4214:4214))
        (PORT d[2] (6311:6311:6311) (5512:5512:5512))
        (PORT d[3] (4324:4324:4324) (3813:3813:3813))
        (PORT d[4] (7476:7476:7476) (6517:6517:6517))
        (PORT d[5] (5838:5838:5838) (5133:5133:5133))
        (PORT d[6] (4417:4417:4417) (3815:3815:3815))
        (PORT d[7] (6387:6387:6387) (5880:5880:5880))
        (PORT d[8] (4399:4399:4399) (3982:3982:3982))
        (PORT d[9] (5916:5916:5916) (5188:5188:5188))
        (PORT d[10] (6227:6227:6227) (5418:5418:5418))
        (PORT d[11] (7364:7364:7364) (6798:6798:6798))
        (PORT d[12] (4265:4265:4265) (3762:3762:3762))
        (PORT clk (2452:2452:2452) (2480:2480:2480))
        (PORT ena (7347:7347:7347) (8157:8157:8157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4022:4022:4022))
        (PORT clk (2452:2452:2452) (2480:2480:2480))
        (PORT ena (7347:7347:7347) (8157:8157:8157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3133:3133:3133))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (7351:7351:7351) (8161:8161:8161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT d[0] (7351:7351:7351) (8161:8161:8161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1714:1714:1714) (1357:1357:1357))
        (PORT datac (4403:4403:4403) (3937:3937:3937))
        (PORT datad (809:809:809) (683:683:683))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3575:3575:3575) (3453:3453:3453))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (7360:7360:7360) (8167:8167:8167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (5200:5200:5200))
        (PORT d[1] (5601:5601:5601) (4894:4894:4894))
        (PORT d[2] (5975:5975:5975) (5202:5202:5202))
        (PORT d[3] (4695:4695:4695) (4153:4153:4153))
        (PORT d[4] (7079:7079:7079) (6172:6172:6172))
        (PORT d[5] (5502:5502:5502) (4836:4836:4836))
        (PORT d[6] (6297:6297:6297) (5476:5476:5476))
        (PORT d[7] (6085:6085:6085) (5610:5610:5610))
        (PORT d[8] (4324:4324:4324) (3907:3907:3907))
        (PORT d[9] (5503:5503:5503) (4822:4822:4822))
        (PORT d[10] (5850:5850:5850) (5082:5082:5082))
        (PORT d[11] (7003:7003:7003) (6485:6485:6485))
        (PORT d[12] (3879:3879:3879) (3421:3421:3421))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (7356:7356:7356) (8163:8163:8163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5506:5506:5506) (4740:4740:4740))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (7356:7356:7356) (8163:8163:8163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (2834:2834:2834))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (7360:7360:7360) (8167:8167:8167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT d[0] (7360:7360:7360) (8167:8167:8167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3687:3687:3687))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (7000:7000:7000) (7774:7774:7774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (6232:6232:6232))
        (PORT d[1] (4506:4506:4506) (3914:3914:3914))
        (PORT d[2] (6757:6757:6757) (5913:5913:5913))
        (PORT d[3] (3858:3858:3858) (3401:3401:3401))
        (PORT d[4] (7879:7879:7879) (6875:6875:6875))
        (PORT d[5] (5905:5905:5905) (5204:5204:5204))
        (PORT d[6] (4048:4048:4048) (3495:3495:3495))
        (PORT d[7] (6861:6861:6861) (6304:6304:6304))
        (PORT d[8] (4752:4752:4752) (4303:4303:4303))
        (PORT d[9] (6314:6314:6314) (5547:5547:5547))
        (PORT d[10] (6604:6604:6604) (5753:5753:5753))
        (PORT d[11] (3644:3644:3644) (3271:3271:3271))
        (PORT d[12] (4206:4206:4206) (3708:3708:3708))
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (PORT ena (6996:6996:6996) (7770:7770:7770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (3655:3655:3655))
        (PORT clk (2469:2469:2469) (2493:2493:2493))
        (PORT ena (6996:6996:6996) (7770:7770:7770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3470:3470:3470))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (7000:7000:7000) (7774:7774:7774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT d[0] (7000:7000:7000) (7774:7774:7774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4449:4449:4449) (3978:3978:3978))
        (PORT datac (1186:1186:1186) (1012:1012:1012))
        (PORT datad (1243:1243:1243) (1056:1056:1056))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (4234:4234:4234) (3725:3725:3725))
        (PORT datac (4393:4393:4393) (4029:4029:4029))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1345:1345:1345) (1208:1208:1208))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1058:1058:1058) (1018:1018:1018))
        (PORT datad (1512:1512:1512) (1406:1406:1406))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (835:835:835))
        (PORT d[1] (1388:1388:1388) (1158:1158:1158))
        (PORT d[2] (1192:1192:1192) (1038:1038:1038))
        (PORT d[3] (1625:1625:1625) (1399:1399:1399))
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT ena (6310:6310:6310) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (849:849:849))
        (PORT d[1] (1281:1281:1281) (1124:1124:1124))
        (PORT d[2] (4597:4597:4597) (3999:3999:3999))
        (PORT d[3] (1959:1959:1959) (1675:1675:1675))
        (PORT d[4] (3715:3715:3715) (3187:3187:3187))
        (PORT d[5] (1243:1243:1243) (1093:1093:1093))
        (PORT d[6] (1217:1217:1217) (1074:1074:1074))
        (PORT d[7] (1242:1242:1242) (1104:1104:1104))
        (PORT d[8] (1544:1544:1544) (1324:1324:1324))
        (PORT d[9] (3296:3296:3296) (2860:2860:2860))
        (PORT d[10] (4512:4512:4512) (3924:3924:3924))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
        (PORT ena (6306:6306:6306) (6959:6959:6959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1611:1611:1611))
        (PORT clk (2488:2488:2488) (2517:2517:2517))
        (PORT ena (6306:6306:6306) (6959:6959:6959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1026:1026:1026))
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT ena (6310:6310:6310) (6963:6963:6963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (PORT d[0] (6310:6310:6310) (6963:6963:6963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4451:4451:4451) (3981:3981:3981))
        (PORT datab (4443:4443:4443) (4059:4059:4059))
        (PORT datac (3815:3815:3815) (3269:3269:3269))
        (PORT datad (4174:4174:4174) (3688:3688:3688))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[6\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4510:4510:4510) (4086:4086:4086))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (225:225:225) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1332:1332:1332))
        (PORT datab (1932:1932:1932) (1633:1633:1633))
        (PORT datac (1072:1072:1072) (1027:1027:1027))
        (PORT datad (1138:1138:1138) (977:977:977))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1940:1940:1940) (1721:1721:1721))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1806:1806:1806))
        (PORT datab (1759:1759:1759) (1541:1541:1541))
        (PORT datac (789:789:789) (672:672:672))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (882:882:882) (799:799:799))
        (PORT datac (992:992:992) (800:800:800))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (749:749:749))
        (PORT datab (927:927:927) (807:807:807))
        (PORT datad (914:914:914) (814:814:814))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[6\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1015:1015:1015))
        (PORT datab (880:880:880) (742:742:742))
        (PORT datac (761:761:761) (692:692:692))
        (PORT datad (556:556:556) (510:510:510))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT ena (1562:1562:1562) (1403:1403:1403))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (526:526:526))
        (PORT datab (2096:2096:2096) (1863:1863:1863))
        (PORT datac (1668:1668:1668) (1454:1454:1454))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT asdata (1516:1516:1516) (1335:1335:1335))
        (PORT clrn (2593:2593:2593) (2479:2479:2479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1509:1509:1509) (1333:1333:1333))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (411:411:411))
        (PORT datac (1251:1251:1251) (1125:1125:1125))
        (PORT datad (1258:1258:1258) (1061:1061:1061))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3082:3082:3082) (2765:2765:2765))
        (PORT sclr (2319:2319:2319) (2614:2614:2614))
        (PORT ena (2906:2906:2906) (2525:2525:2525))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1502:1502:1502))
        (PORT datab (998:998:998) (896:896:896))
        (PORT datac (550:550:550) (521:521:521))
        (PORT datad (497:497:497) (480:480:480))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1095:1095:1095))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datad (920:920:920) (851:851:851))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (2061:2061:2061) (1808:1808:1808))
        (PORT datac (1965:1965:1965) (1720:1720:1720))
        (PORT datad (861:861:861) (743:743:743))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (380:380:380))
        (PORT datac (1213:1213:1213) (1024:1024:1024))
        (PORT datad (924:924:924) (855:855:855))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (2057:2057:2057) (1804:1804:1804))
        (PORT datac (1961:1961:1961) (1715:1715:1715))
        (PORT datad (864:864:864) (746:746:746))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1309:1309:1309) (1101:1101:1101))
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (926:926:926) (858:858:858))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (784:784:784))
        (PORT datab (2062:2062:2062) (1810:1810:1810))
        (PORT datac (1968:1968:1968) (1723:1723:1723))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (1212:1212:1212) (1100:1100:1100))
        (PORT datad (920:920:920) (851:851:851))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (786:786:786))
        (PORT datab (2061:2061:2061) (1808:1808:1808))
        (PORT datac (1966:1966:1966) (1721:1721:1721))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2084:2084:2084))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3437:3437:3437) (3072:3072:3072))
        (PORT ena (3594:3594:3594) (3089:3089:3089))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT asdata (724:724:724) (796:796:796))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1105:1105:1105))
        (PORT datad (1645:1645:1645) (1450:1450:1450))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (897:897:897))
        (PORT datac (549:549:549) (520:520:520))
        (PORT datad (499:499:499) (481:481:481))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4143:4143:4143) (4571:4571:4571))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1889:1889:1889) (1614:1614:1614))
        (PORT datad (1736:1736:1736) (1458:1458:1458))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1575:1575:1575))
        (PORT datab (343:343:343) (399:399:399))
        (PORT datac (802:802:802) (692:692:692))
        (PORT datad (479:479:479) (407:407:407))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (PORT sclr (2370:2370:2370) (2646:2646:2646))
        (PORT ena (3406:3406:3406) (2923:2923:2923))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datad (1817:1817:1817) (1532:1532:1532))
        (IOPATH dataa combout (377:377:377) (380:380:380))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2090:2090:2090))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3092:3092:3092) (2807:2807:2807))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2095:2095:2095))
        (PORT asdata (1303:1303:1303) (1237:1237:1237))
        (PORT clrn (3027:3027:3027) (2734:2734:2734))
        (PORT ena (1633:1633:1633) (1466:1466:1466))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (826:826:826) (745:745:745))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2117:2117:2117))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2110:2110:2110) (2042:2042:2042))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1669:1669:1669))
        (PORT datab (879:879:879) (776:776:776))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (416:416:416))
        (PORT datac (487:487:487) (410:410:410))
        (PORT datad (904:904:904) (837:837:837))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (546:546:546))
        (PORT datab (359:359:359) (420:420:420))
        (PORT datac (317:317:317) (388:388:388))
        (PORT datad (308:308:308) (368:368:368))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (426:426:426))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (794:794:794) (676:676:676))
        (PORT datad (308:308:308) (367:367:367))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (722:722:722))
        (PORT datab (369:369:369) (432:432:432))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (408:408:408))
        (PORT datab (533:533:533) (523:523:523))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (681:681:681))
        (PORT datad (975:975:975) (914:914:914))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (958:958:958))
        (PORT datab (347:347:347) (405:405:405))
        (IOPATH dataa combout (420:420:420) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (959:959:959))
        (PORT datab (340:340:340) (396:396:396))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (868:868:868))
        (PORT datab (981:981:981) (895:895:895))
        (PORT datac (861:861:861) (797:797:797))
        (PORT datad (876:876:876) (821:821:821))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (849:849:849))
        (PORT datab (356:356:356) (417:417:417))
        (PORT datac (313:313:313) (384:384:384))
        (PORT datad (973:973:973) (913:913:913))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (426:426:426))
        (PORT datab (790:790:790) (667:667:667))
        (PORT datad (772:772:772) (659:659:659))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (743:743:743))
        (PORT datac (326:326:326) (399:399:399))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2042:2042:2042))
        (PORT ena (1018:1018:1018) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2117:2117:2117) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1315:1315:1315) (1251:1251:1251))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (PORT sload (1609:1609:1609) (1603:1603:1603))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1248:1248:1248))
        (PORT datab (964:964:964) (867:867:867))
        (PORT datac (276:276:276) (339:339:339))
        (PORT datad (1113:1113:1113) (931:931:931))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1009:1009:1009))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (258:258:258) (279:279:279))
        (PORT datad (1425:1425:1425) (1154:1154:1154))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[18\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (979:979:979) (918:918:918))
        (PORT datad (257:257:257) (277:277:277))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (PORT ena (1307:1307:1307) (1219:1219:1219))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[12\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (837:837:837))
        (PORT datab (1537:1537:1537) (1315:1315:1315))
        (PORT datac (1391:1391:1391) (1269:1269:1269))
        (PORT datad (893:893:893) (851:851:851))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1548:1548:1548))
        (PORT datab (2325:2325:2325) (2018:2018:2018))
        (PORT datac (1201:1201:1201) (1042:1042:1042))
        (PORT datad (1689:1689:1689) (1504:1504:1504))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (908:908:908))
        (PORT datab (2530:2530:2530) (2137:2137:2137))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (432:432:432))
        (PORT datab (1239:1239:1239) (1091:1091:1091))
        (PORT datac (779:779:779) (660:660:660))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2159:2159:2159))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1244:1244:1244) (1184:1184:1184))
        (PORT clrn (2150:2150:2150) (2082:2082:2082))
        (PORT sclr (2052:2052:2052) (1866:1866:1866))
        (PORT sload (2142:2142:2142) (2123:2123:2123))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (1768:1768:1768))
        (PORT datab (1532:1532:1532) (1336:1336:1336))
        (PORT datac (1178:1178:1178) (1023:1023:1023))
        (PORT datad (341:341:341) (414:414:414))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~205\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5088:5088:5088) (4689:4689:4689))
        (PORT datab (2039:2039:2039) (1670:1670:1670))
        (PORT datac (4214:4214:4214) (3616:3616:3616))
        (PORT datad (4789:4789:4789) (4279:4279:4279))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (4656:4656:4656))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (12380:12380:12380) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8422:8422:8422) (7486:7486:7486))
        (PORT d[1] (11020:11020:11020) (9744:9744:9744))
        (PORT d[2] (9473:9473:9473) (8301:8301:8301))
        (PORT d[3] (8810:8810:8810) (7852:7852:7852))
        (PORT d[4] (7808:7808:7808) (7049:7049:7049))
        (PORT d[5] (7222:7222:7222) (6469:6469:6469))
        (PORT d[6] (9862:9862:9862) (8790:8790:8790))
        (PORT d[7] (10047:10047:10047) (8558:8558:8558))
        (PORT d[8] (5705:5705:5705) (5218:5218:5218))
        (PORT d[9] (8539:8539:8539) (7623:7623:7623))
        (PORT d[10] (9002:9002:9002) (7949:7949:7949))
        (PORT d[11] (8016:8016:8016) (7142:7142:7142))
        (PORT d[12] (7508:7508:7508) (6748:6748:6748))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (12376:12376:12376) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6221:6221:6221) (5879:5879:5879))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (12376:12376:12376) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7641:7641:7641) (6701:6701:6701))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (12380:12380:12380) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (12380:12380:12380) (13684:13684:13684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5001:5001:5001) (4279:4279:4279))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (12737:12737:12737) (14081:14081:14081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8084:8084:8084) (7170:7170:7170))
        (PORT d[1] (10279:10279:10279) (9098:9098:9098))
        (PORT d[2] (8783:8783:8783) (7684:7684:7684))
        (PORT d[3] (8372:8372:8372) (7481:7481:7481))
        (PORT d[4] (6720:6720:6720) (6083:6083:6083))
        (PORT d[5] (6845:6845:6845) (6125:6125:6125))
        (PORT d[6] (9469:9469:9469) (8437:8437:8437))
        (PORT d[7] (9197:9197:9197) (7804:7804:7804))
        (PORT d[8] (6363:6363:6363) (5792:5792:5792))
        (PORT d[9] (7840:7840:7840) (6999:6999:6999))
        (PORT d[10] (8142:8142:8142) (7192:7192:7192))
        (PORT d[11] (6684:6684:6684) (5991:5991:5991))
        (PORT d[12] (7082:7082:7082) (6364:6364:6364))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (12733:12733:12733) (14077:14077:14077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (4561:4561:4561))
        (PORT clk (2484:2484:2484) (2511:2511:2511))
        (PORT ena (12733:12733:12733) (14077:14077:14077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7258:7258:7258) (6363:6363:6363))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (12737:12737:12737) (14081:14081:14081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT d[0] (12737:12737:12737) (14081:14081:14081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~206\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4273:4273:4273) (3657:3657:3657))
        (PORT datab (2286:2286:2286) (1945:1945:1945))
        (PORT datac (2916:2916:2916) (2325:2325:2325))
        (PORT datad (4788:4788:4788) (4277:4277:4277))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (4675:4675:4675))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (12382:12382:12382) (13696:13696:13696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7300:7300:7300) (6527:6527:6527))
        (PORT d[1] (11078:11078:11078) (9804:9804:9804))
        (PORT d[2] (9538:9538:9538) (8359:8359:8359))
        (PORT d[3] (8350:8350:8350) (7462:7462:7462))
        (PORT d[4] (7490:7490:7490) (6774:6774:6774))
        (PORT d[5] (7624:7624:7624) (6820:6820:6820))
        (PORT d[6] (10258:10258:10258) (9138:9138:9138))
        (PORT d[7] (9980:9980:9980) (8503:8503:8503))
        (PORT d[8] (6157:6157:6157) (5616:5616:5616))
        (PORT d[9] (8583:8583:8583) (7660:7660:7660))
        (PORT d[10] (8943:8943:8943) (7900:7900:7900))
        (PORT d[11] (8065:8065:8065) (7183:7183:7183))
        (PORT d[12] (7441:7441:7441) (6698:6698:6698))
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (PORT ena (12378:12378:12378) (13692:13692:13692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6619:6619:6619) (5821:5821:5821))
        (PORT clk (2509:2509:2509) (2534:2534:2534))
        (PORT ena (12378:12378:12378) (13692:13692:13692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8026:8026:8026) (7041:7041:7041))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (12382:12382:12382) (13696:13696:13696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT d[0] (12382:12382:12382) (13696:13696:13696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3330:3330:3330))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12786:12786:12786) (14177:14177:14177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7243:7243:7243) (6428:6428:6428))
        (PORT d[1] (9457:9457:9457) (8368:8368:8368))
        (PORT d[2] (6085:6085:6085) (5235:5235:5235))
        (PORT d[3] (7931:7931:7931) (6828:6828:6828))
        (PORT d[4] (5848:5848:5848) (5223:5223:5223))
        (PORT d[5] (6432:6432:6432) (5730:5730:5730))
        (PORT d[6] (9041:9041:9041) (8013:8013:8013))
        (PORT d[7] (8170:8170:8170) (6978:6978:6978))
        (PORT d[8] (7170:7170:7170) (6469:6469:6469))
        (PORT d[9] (5678:5678:5678) (5053:5053:5053))
        (PORT d[10] (9081:9081:9081) (8068:8068:8068))
        (PORT d[11] (6587:6587:6587) (5862:5862:5862))
        (PORT d[12] (7330:7330:7330) (6549:6549:6549))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (12782:12782:12782) (14173:14173:14173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (5836:5836:5836))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (12782:12782:12782) (14173:14173:14173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7597:7597:7597) (6634:6634:6634))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12786:12786:12786) (14177:14177:14177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT d[0] (12786:12786:12786) (14177:14177:14177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~207\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datac (2817:2817:2817) (2369:2369:2369))
        (PORT datad (848:848:848) (725:725:725))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~208\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5088:5088:5088) (4688:4688:4688))
        (PORT datab (269:269:269) (277:277:277))
        (PORT datac (4213:4213:4213) (3616:3616:3616))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2384:2384:2384))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (PORT ena (4248:4248:4248) (4688:4688:4688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (2952:2952:2952))
        (PORT d[1] (9310:9310:9310) (8153:8153:8153))
        (PORT d[2] (6002:6002:6002) (5244:5244:5244))
        (PORT d[3] (2933:2933:2933) (2556:2556:2556))
        (PORT d[4] (3397:3397:3397) (2966:2966:2966))
        (PORT d[5] (8360:8360:8360) (7480:7480:7480))
        (PORT d[6] (9266:9266:9266) (8142:8142:8142))
        (PORT d[7] (6277:6277:6277) (5856:5856:5856))
        (PORT d[8] (6172:6172:6172) (5486:5486:5486))
        (PORT d[9] (5891:5891:5891) (5206:5206:5206))
        (PORT d[10] (7119:7119:7119) (6284:6284:6284))
        (PORT d[11] (6094:6094:6094) (5334:5334:5334))
        (PORT d[12] (4703:4703:4703) (4206:4206:4206))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT ena (4244:4244:4244) (4684:4684:4684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2619:2619:2619))
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (PORT ena (4244:4244:4244) (4684:4684:4684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4468:4468:4468) (3897:3897:3897))
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (PORT ena (4248:4248:4248) (4688:4688:4688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2538:2538:2538))
        (PORT d[0] (4248:4248:4248) (4688:4688:4688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (3633:3633:3633))
        (PORT clk (2494:2494:2494) (2521:2521:2521))
        (PORT ena (12396:12396:12396) (13729:13729:13729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7237:7237:7237) (6421:6421:6421))
        (PORT d[1] (9743:9743:9743) (8592:8592:8592))
        (PORT d[2] (9501:9501:9501) (8455:8455:8455))
        (PORT d[3] (8252:8252:8252) (7118:7118:7118))
        (PORT d[4] (6073:6073:6073) (5397:5397:5397))
        (PORT d[5] (6836:6836:6836) (6086:6086:6086))
        (PORT d[6] (9091:9091:9091) (8056:8056:8056))
        (PORT d[7] (5289:5289:5289) (4448:4448:4448))
        (PORT d[8] (7084:7084:7084) (6391:6391:6391))
        (PORT d[9] (5641:5641:5641) (5028:5028:5028))
        (PORT d[10] (9090:9090:9090) (8079:8079:8079))
        (PORT d[11] (6714:6714:6714) (5965:5965:5965))
        (PORT d[12] (7326:7326:7326) (6543:6543:6543))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT ena (12392:12392:12392) (13725:13725:13725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (4552:4552:4552))
        (PORT clk (2491:2491:2491) (2517:2517:2517))
        (PORT ena (12392:12392:12392) (13725:13725:13725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8039:8039:8039) (7025:7025:7025))
        (PORT clk (2494:2494:2494) (2521:2521:2521))
        (PORT ena (12396:12396:12396) (13729:13729:13729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2521:2521:2521))
        (PORT d[0] (12396:12396:12396) (13729:13729:13729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~202\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datab (1676:1676:1676) (1352:1352:1352))
        (PORT datac (4213:4213:4213) (3616:3616:3616))
        (PORT datad (459:459:459) (394:394:394))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5387:5387:5387) (4642:4642:4642))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (12372:12372:12372) (13676:13676:13676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8454:8454:8454) (7514:7514:7514))
        (PORT d[1] (11674:11674:11674) (10268:10268:10268))
        (PORT d[2] (9540:9540:9540) (8356:8356:8356))
        (PORT d[3] (8000:8000:8000) (7150:7150:7150))
        (PORT d[4] (7453:7453:7453) (6741:6741:6741))
        (PORT d[5] (7661:7661:7661) (6846:6846:6846))
        (PORT d[6] (9863:9863:9863) (8791:8791:8791))
        (PORT d[7] (10005:10005:10005) (8525:8525:8525))
        (PORT d[8] (5706:5706:5706) (5219:5219:5219))
        (PORT d[9] (8582:8582:8582) (7657:7657:7657))
        (PORT d[10] (8961:8961:8961) (7916:7916:7916))
        (PORT d[11] (8022:8022:8022) (7149:7149:7149))
        (PORT d[12] (7467:7467:7467) (6715:6715:6715))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT ena (12368:12368:12368) (13672:13672:13672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5716:5716:5716) (5353:5353:5353))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT ena (12368:12368:12368) (13672:13672:13672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8050:8050:8050) (7059:7059:7059))
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT ena (12372:12372:12372) (13676:13676:13676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2536:2536:2536))
        (PORT d[0] (12372:12372:12372) (13676:13676:13676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (3640:3640:3640))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (PORT ena (12386:12386:12386) (13719:13719:13719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7627:7627:7627) (6771:6771:6771))
        (PORT d[1] (9837:9837:9837) (8707:8707:8707))
        (PORT d[2] (9862:9862:9862) (8753:8753:8753))
        (PORT d[3] (8324:8324:8324) (7181:7181:7181))
        (PORT d[4] (6091:6091:6091) (5418:5418:5418))
        (PORT d[5] (6796:6796:6796) (6051:6051:6051))
        (PORT d[6] (9415:9415:9415) (8345:8345:8345))
        (PORT d[7] (5687:5687:5687) (4800:4800:4800))
        (PORT d[8] (7503:7503:7503) (6779:6779:6779))
        (PORT d[9] (6057:6057:6057) (5392:5392:5392))
        (PORT d[10] (9537:9537:9537) (8471:8471:8471))
        (PORT d[11] (6642:6642:6642) (5916:5916:5916))
        (PORT d[12] (7700:7700:7700) (6877:6877:6877))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (12382:12382:12382) (13715:13715:13715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7178:7178:7178) (6433:6433:6433))
        (PORT clk (2500:2500:2500) (2525:2525:2525))
        (PORT ena (12382:12382:12382) (13715:13715:13715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7969:7969:7969) (6963:6963:6963))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (PORT ena (12386:12386:12386) (13719:13719:13719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (PORT d[0] (12386:12386:12386) (13719:13719:13719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~203\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (2797:2797:2797) (2233:2233:2233))
        (PORT datad (852:852:852) (729:729:729))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (3592:3592:3592))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (12752:12752:12752) (14135:14135:14135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7250:7250:7250) (6435:6435:6435))
        (PORT d[1] (9748:9748:9748) (8616:8616:8616))
        (PORT d[2] (9137:9137:9137) (8138:8138:8138))
        (PORT d[3] (8272:8272:8272) (7130:7130:7130))
        (PORT d[4] (5715:5715:5715) (5092:5092:5092))
        (PORT d[5] (6830:6830:6830) (6079:6079:6079))
        (PORT d[6] (9126:9126:9126) (8080:8080:8080))
        (PORT d[7] (8171:8171:8171) (6979:6979:6979))
        (PORT d[8] (7143:7143:7143) (6450:6450:6450))
        (PORT d[9] (5605:5605:5605) (5001:5001:5001))
        (PORT d[10] (9131:9131:9131) (8114:8114:8114))
        (PORT d[11] (6276:6276:6276) (5595:5595:5595))
        (PORT d[12] (7374:7374:7374) (6583:6583:6583))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12748:12748:12748) (14131:14131:14131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6221:6221:6221) (5482:5482:5482))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12748:12748:12748) (14131:14131:14131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8044:8044:8044) (7025:7025:7025))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (12752:12752:12752) (14135:14135:14135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT d[0] (12752:12752:12752) (14135:14135:14135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4305:4305:4305))
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (PORT ena (12728:12728:12728) (14073:14073:14073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8075:8075:8075) (7179:7179:7179))
        (PORT d[1] (11314:11314:11314) (9950:9950:9950))
        (PORT d[2] (9161:9161:9161) (8012:8012:8012))
        (PORT d[3] (8779:8779:8779) (7832:7832:7832))
        (PORT d[4] (7034:7034:7034) (6365:6365:6365))
        (PORT d[5] (7280:7280:7280) (6508:6508:6508))
        (PORT d[6] (9477:9477:9477) (8446:8446:8446))
        (PORT d[7] (9628:9628:9628) (8189:8189:8189))
        (PORT d[8] (5255:5255:5255) (4822:4822:4822))
        (PORT d[9] (8214:8214:8214) (7323:7323:7323))
        (PORT d[10] (8594:8594:8594) (7591:7591:7591))
        (PORT d[11] (7657:7657:7657) (6824:6824:6824))
        (PORT d[12] (7079:7079:7079) (6366:6366:6366))
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (PORT ena (12724:12724:12724) (14069:14069:14069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (5779:5779:5779))
        (PORT clk (2491:2491:2491) (2518:2518:2518))
        (PORT ena (12724:12724:12724) (14069:14069:14069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7669:7669:7669) (6721:6721:6721))
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (PORT ena (12728:12728:12728) (14073:14073:14073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (PORT d[0] (12728:12728:12728) (14073:14073:14073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~200\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datab (848:848:848) (736:736:736))
        (PORT datac (4214:4214:4214) (3616:3616:3616))
        (PORT datad (2509:2509:2509) (1975:1975:1975))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (4676:4676:4676))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT ena (12024:12024:12024) (13288:13288:13288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7657:7657:7657) (6847:6847:6847))
        (PORT d[1] (11050:11050:11050) (9784:9784:9784))
        (PORT d[2] (9547:9547:9547) (8369:8369:8369))
        (PORT d[3] (8713:8713:8713) (7776:7776:7776))
        (PORT d[4] (7489:7489:7489) (6777:6777:6777))
        (PORT d[5] (7625:7625:7625) (6821:6821:6821))
        (PORT d[6] (10240:10240:10240) (9127:9127:9127))
        (PORT d[7] (9960:9960:9960) (8485:8485:8485))
        (PORT d[8] (6122:6122:6122) (5590:5590:5590))
        (PORT d[9] (8583:8583:8583) (7661:7661:7661))
        (PORT d[10] (8909:8909:8909) (7881:7881:7881))
        (PORT d[11] (7422:7422:7422) (6642:6642:6642))
        (PORT d[12] (7861:7861:7861) (7065:7065:7065))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (PORT ena (12020:12020:12020) (13284:13284:13284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3373:3373:3373))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (PORT ena (12020:12020:12020) (13284:13284:13284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8016:8016:8016) (7034:7034:7034))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT ena (12024:12024:12024) (13288:13288:13288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT d[0] (12024:12024:12024) (13288:13288:13288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (4320:4320:4320))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (12736:12736:12736) (14080:14080:14080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8043:8043:8043) (7152:7152:7152))
        (PORT d[1] (10642:10642:10642) (9406:9406:9406))
        (PORT d[2] (9094:9094:9094) (7957:7957:7957))
        (PORT d[3] (8435:8435:8435) (7525:7525:7525))
        (PORT d[4] (7423:7423:7423) (6702:6702:6702))
        (PORT d[5] (6842:6842:6842) (6130:6130:6130))
        (PORT d[6] (9477:9477:9477) (8445:8445:8445))
        (PORT d[7] (9670:9670:9670) (8221:8221:8221))
        (PORT d[8] (6363:6363:6363) (5793:5793:5793))
        (PORT d[9] (8170:8170:8170) (7290:7290:7290))
        (PORT d[10] (8520:8520:8520) (7525:7525:7525))
        (PORT d[11] (7651:7651:7651) (6817:6817:6817))
        (PORT d[12] (7120:7120:7120) (6399:6399:6399))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12732:12732:12732) (14076:14076:14076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6097:6097:6097) (5410:5410:5410))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (12732:12732:12732) (14076:14076:14076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7266:7266:7266) (6372:6372:6372))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (12736:12736:12736) (14080:14080:14080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT d[0] (12736:12736:12736) (14080:14080:14080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~201\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (3074:3074:3074) (2573:2573:2573))
        (PORT datad (2671:2671:2671) (2229:2229:2229))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~204\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (3987:3987:3987) (3571:3571:3571))
        (PORT datad (5078:5078:5078) (4643:4643:4643))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[13\]\~209\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (3990:3990:3990) (3575:3575:3575))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (399:399:399))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2116:2116:2116) (2048:2048:2048))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (517:517:517))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datac (1452:1452:1452) (1244:1244:1244))
        (PORT datad (299:299:299) (318:318:318))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (887:887:887))
        (PORT datab (4758:4758:4758) (4206:4206:4206))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (1386:1386:1386) (1197:1197:1197))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1386:1386:1386))
        (PORT datab (1334:1334:1334) (1206:1206:1206))
        (PORT datad (563:563:563) (524:524:524))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1309:1309:1309) (1210:1210:1210))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1579:1579:1579) (1392:1392:1392))
        (PORT datad (900:900:900) (828:828:828))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6486:6486:6486) (5617:5617:5617))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT ena (14117:14117:14117) (15663:15663:15663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6173:6173:6173) (5469:5469:5469))
        (PORT d[1] (7466:7466:7466) (6595:6595:6595))
        (PORT d[2] (7535:7535:7535) (6700:6700:6700))
        (PORT d[3] (6350:6350:6350) (5462:5462:5462))
        (PORT d[4] (6653:6653:6653) (5988:5988:5988))
        (PORT d[5] (6870:6870:6870) (6146:6146:6146))
        (PORT d[6] (8728:8728:8728) (7755:7755:7755))
        (PORT d[7] (7027:7027:7027) (5952:5952:5952))
        (PORT d[8] (5423:5423:5423) (4889:4889:4889))
        (PORT d[9] (5667:5667:5667) (5105:5105:5105))
        (PORT d[10] (7545:7545:7545) (6690:6690:6690))
        (PORT d[11] (6748:6748:6748) (6294:6294:6294))
        (PORT d[12] (5427:5427:5427) (4843:4843:4843))
        (PORT clk (2487:2487:2487) (2509:2509:2509))
        (PORT ena (14113:14113:14113) (15659:15659:15659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (3857:3857:3857))
        (PORT clk (2487:2487:2487) (2509:2509:2509))
        (PORT ena (14113:14113:14113) (15659:15659:15659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5193:5193:5193) (4934:4934:4934))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT ena (14117:14117:14117) (15663:15663:15663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT d[0] (14117:14117:14117) (15663:15663:15663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (2599:2599:2599))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (10969:10969:10969) (12113:12113:12113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8896:8896:8896) (7972:7972:7972))
        (PORT d[1] (7620:7620:7620) (6828:6828:6828))
        (PORT d[2] (10264:10264:10264) (9152:9152:9152))
        (PORT d[3] (8092:8092:8092) (6994:6994:6994))
        (PORT d[4] (8936:8936:8936) (8075:8075:8075))
        (PORT d[5] (8730:8730:8730) (7809:7809:7809))
        (PORT d[6] (11400:11400:11400) (10168:10168:10168))
        (PORT d[7] (4663:4663:4663) (4397:4397:4397))
        (PORT d[8] (5453:5453:5453) (4904:4904:4904))
        (PORT d[9] (5659:5659:5659) (5078:5078:5078))
        (PORT d[10] (8179:8179:8179) (7427:7427:7427))
        (PORT d[11] (7563:7563:7563) (6855:6855:6855))
        (PORT d[12] (9065:9065:9065) (8149:8149:8149))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (10965:10965:10965) (12109:12109:12109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7479:7479:7479) (6658:6658:6658))
        (PORT clk (2486:2486:2486) (2513:2513:2513))
        (PORT ena (10965:10965:10965) (12109:12109:12109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3762:3762:3762))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (10969:10969:10969) (12113:12113:12113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (10969:10969:10969) (12113:12113:12113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2189:2189:2189))
        (PORT datab (5385:5385:5385) (4620:4620:4620))
        (PORT datac (3096:3096:3096) (2591:2591:2591))
        (PORT datad (4534:4534:4534) (4260:4260:4260))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (4298:4298:4298))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (12760:12760:12760) (14143:14143:14143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7533:7533:7533) (6652:6652:6652))
        (PORT d[1] (8951:8951:8951) (7913:7913:7913))
        (PORT d[2] (9098:9098:9098) (8103:8103:8103))
        (PORT d[3] (7866:7866:7866) (6772:6772:6772))
        (PORT d[4] (5844:5844:5844) (5240:5240:5240))
        (PORT d[5] (6431:6431:6431) (5729:5729:5729))
        (PORT d[6] (8679:8679:8679) (7689:7689:7689))
        (PORT d[7] (7772:7772:7772) (6621:6621:6621))
        (PORT d[8] (7127:7127:7127) (6434:6434:6434))
        (PORT d[9] (5623:5623:5623) (5008:5008:5008))
        (PORT d[10] (9034:9034:9034) (8023:8023:8023))
        (PORT d[11] (6252:6252:6252) (5567:5567:5567))
        (PORT d[12] (6992:6992:6992) (6240:6240:6240))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (12756:12756:12756) (14139:14139:14139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (4784:4784:4784))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (12756:12756:12756) (14139:14139:14139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (6273:6273:6273))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (12760:12760:12760) (14143:14143:14143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT d[0] (12760:12760:12760) (14143:14143:14143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6173:6173:6173) (5367:5367:5367))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (14081:14081:14081) (15638:15638:15638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6523:6523:6523) (5763:5763:5763))
        (PORT d[1] (7833:7833:7833) (6933:6933:6933))
        (PORT d[2] (7551:7551:7551) (6710:6710:6710))
        (PORT d[3] (6329:6329:6329) (5436:5436:5436))
        (PORT d[4] (6626:6626:6626) (5950:5950:5950))
        (PORT d[5] (6820:6820:6820) (6103:6103:6103))
        (PORT d[6] (8667:8667:8667) (7719:7719:7719))
        (PORT d[7] (7028:7028:7028) (5953:5953:5953))
        (PORT d[8] (5076:5076:5076) (4582:4582:4582))
        (PORT d[9] (5681:5681:5681) (5121:5121:5121))
        (PORT d[10] (7178:7178:7178) (6368:6368:6368))
        (PORT d[11] (6740:6740:6740) (6285:6285:6285))
        (PORT d[12] (5782:5782:5782) (5150:5150:5150))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT ena (14077:14077:14077) (15634:15634:15634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9305:9305:9305) (8495:8495:8495))
        (PORT clk (2490:2490:2490) (2513:2513:2513))
        (PORT ena (14077:14077:14077) (15634:15634:15634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5192:5192:5192) (4926:4926:4926))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (14081:14081:14081) (15638:15638:15638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (14081:14081:14081) (15638:15638:15638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2253:2253:2253) (1995:1995:1995))
        (PORT datab (926:926:926) (786:786:786))
        (PORT datac (2491:2491:2491) (2278:2278:2278))
        (PORT datad (4788:4788:4788) (4277:4277:4277))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6280:6280:6280) (5446:5446:5446))
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT ena (13471:13471:13471) (14916:14916:14916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7255:7255:7255) (6456:6456:6456))
        (PORT d[1] (9478:9478:9478) (8384:8384:8384))
        (PORT d[2] (8331:8331:8331) (7277:7277:7277))
        (PORT d[3] (9975:9975:9975) (8891:8891:8891))
        (PORT d[4] (6293:6293:6293) (5699:5699:5699))
        (PORT d[5] (6444:6444:6444) (5769:5769:5769))
        (PORT d[6] (8690:8690:8690) (7744:7744:7744))
        (PORT d[7] (8851:8851:8851) (7498:7498:7498))
        (PORT d[8] (5649:5649:5649) (5166:5166:5166))
        (PORT d[9] (7417:7417:7417) (6623:6623:6623))
        (PORT d[10] (7777:7777:7777) (6859:6859:6859))
        (PORT d[11] (6259:6259:6259) (5604:5604:5604))
        (PORT d[12] (6273:6273:6273) (5649:5649:5649))
        (PORT clk (2453:2453:2453) (2480:2480:2480))
        (PORT ena (13467:13467:13467) (14912:14912:14912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (4792:4792:4792))
        (PORT clk (2453:2453:2453) (2480:2480:2480))
        (PORT ena (13467:13467:13467) (14912:14912:14912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3724:3724:3724))
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT ena (13471:13471:13471) (14916:14916:14916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT d[0] (13471:13471:13471) (14916:14916:14916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6484:6484:6484) (5637:5637:5637))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (PORT ena (13757:13757:13757) (15252:15252:15252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (5415:5415:5415))
        (PORT d[1] (7826:7826:7826) (6907:6907:6907))
        (PORT d[2] (7945:7945:7945) (7064:7064:7064))
        (PORT d[3] (5963:5963:5963) (5114:5114:5114))
        (PORT d[4] (6597:6597:6597) (5932:5932:5932))
        (PORT d[5] (7194:7194:7194) (6432:6432:6432))
        (PORT d[6] (8702:8702:8702) (7745:7745:7745))
        (PORT d[7] (6923:6923:6923) (5858:5858:5858))
        (PORT d[8] (5520:5520:5520) (4979:4979:4979))
        (PORT d[9] (5670:5670:5670) (5108:5108:5108))
        (PORT d[10] (7554:7554:7554) (6703:6703:6703))
        (PORT d[11] (7117:7117:7117) (6617:6617:6617))
        (PORT d[12] (5814:5814:5814) (5192:5192:5192))
        (PORT clk (2474:2474:2474) (2495:2495:2495))
        (PORT ena (13753:13753:13753) (15248:15248:15248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (5604:5604:5604))
        (PORT clk (2474:2474:2474) (2495:2495:2495))
        (PORT ena (13753:13753:13753) (15248:15248:15248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5606:5606:5606) (5299:5299:5299))
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (PORT ena (13757:13757:13757) (15252:15252:15252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2499:2499:2499))
        (PORT d[0] (13757:13757:13757) (15252:15252:15252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4057:4057:4057))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (12734:12734:12734) (14124:14124:14124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6866:6866:6866) (6093:6093:6093))
        (PORT d[1] (9418:9418:9418) (8315:8315:8315))
        (PORT d[2] (5757:5757:5757) (4958:4958:4958))
        (PORT d[3] (7858:7858:7858) (6763:6763:6763))
        (PORT d[4] (5821:5821:5821) (5221:5221:5221))
        (PORT d[5] (6422:6422:6422) (5720:5720:5720))
        (PORT d[6] (8737:8737:8737) (7748:7748:7748))
        (PORT d[7] (7804:7804:7804) (6657:6657:6657))
        (PORT d[8] (6709:6709:6709) (6057:6057:6057))
        (PORT d[9] (5570:5570:5570) (4936:4936:4936))
        (PORT d[10] (8686:8686:8686) (7712:7712:7712))
        (PORT d[11] (5840:5840:5840) (5203:5203:5203))
        (PORT d[12] (7003:7003:7003) (6255:6255:6255))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (PORT ena (12730:12730:12730) (14120:14120:14120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6885:6885:6885) (6248:6248:6248))
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (PORT ena (12730:12730:12730) (14120:14120:14120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6744:6744:6744) (6297:6297:6297))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (12734:12734:12734) (14124:14124:14124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT d[0] (12734:12734:12734) (14124:14124:14124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4325:4325:4325))
        (PORT datab (2495:2495:2495) (2149:2149:2149))
        (PORT datac (4214:4214:4214) (3616:3616:3616))
        (PORT datad (1149:1149:1149) (949:949:949))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (5755:5755:5755))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (13082:13082:13082) (14470:14470:14470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7696:7696:7696) (6842:6842:6842))
        (PORT d[1] (9956:9956:9956) (8805:8805:8805))
        (PORT d[2] (8719:8719:8719) (7628:7628:7628))
        (PORT d[3] (8020:8020:8020) (7168:7168:7168))
        (PORT d[4] (6641:6641:6641) (6007:6007:6007))
        (PORT d[5] (6883:6883:6883) (6150:6150:6150))
        (PORT d[6] (9095:9095:9095) (8104:8104:8104))
        (PORT d[7] (9252:9252:9252) (7853:7853:7853))
        (PORT d[8] (6006:6006:6006) (5482:5482:5482))
        (PORT d[9] (7803:7803:7803) (6968:6968:6968))
        (PORT d[10] (8101:8101:8101) (7155:7155:7155))
        (PORT d[11] (7305:7305:7305) (6511:6511:6511))
        (PORT d[12] (6690:6690:6690) (6017:6017:6017))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (13078:13078:13078) (14466:14466:14466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3025:3025:3025))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (13078:13078:13078) (14466:14466:14466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4275:4275:4275))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (13082:13082:13082) (14470:14470:14470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT d[0] (13082:13082:13082) (14470:14470:14470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4831:4831:4831) (4324:4324:4324))
        (PORT datab (3256:3256:3256) (2613:2613:2613))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (2928:2928:2928) (2336:2336:2336))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~184\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5089:5089:5089) (4690:4690:4690))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (3986:3986:3986) (3570:3570:3570))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1377:1377:1377))
        (PORT datac (884:884:884) (825:825:825))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1519:1519:1519))
        (PORT d[1] (1988:1988:1988) (1744:1744:1744))
        (PORT d[2] (2412:2412:2412) (2097:2097:2097))
        (PORT d[3] (2804:2804:2804) (2366:2366:2366))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (4983:4983:4983) (5478:5478:5478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1594:1594:1594))
        (PORT d[1] (2090:2090:2090) (1852:1852:1852))
        (PORT d[2] (3402:3402:3402) (2928:2928:2928))
        (PORT d[3] (3283:3283:3283) (2837:2837:2837))
        (PORT d[4] (2571:2571:2571) (2220:2220:2220))
        (PORT d[5] (9100:9100:9100) (8149:8149:8149))
        (PORT d[6] (3983:3983:3983) (3413:3413:3413))
        (PORT d[7] (7067:7067:7067) (6581:6581:6581))
        (PORT d[8] (4082:4082:4082) (3575:3575:3575))
        (PORT d[9] (2956:2956:2956) (2588:2588:2588))
        (PORT d[10] (4723:4723:4723) (4041:4041:4041))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4979:4979:4979) (5474:5474:5474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2620:2620:2620))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4979:4979:4979) (5474:5474:5474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (2983:2983:2983))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (4983:4983:4983) (5478:5478:5478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT d[0] (4983:4983:4983) (5478:5478:5478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~185\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5089:5089:5089) (4690:4690:4690))
        (PORT datab (2827:2827:2827) (2356:2356:2356))
        (PORT datac (4214:4214:4214) (3616:3616:3616))
        (PORT datad (4789:4789:4789) (4278:4278:4278))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6143:6143:6143) (5345:5345:5345))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (14434:14434:14434) (16027:16027:16027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6823:6823:6823) (6024:6024:6024))
        (PORT d[1] (7923:7923:7923) (7013:7013:7013))
        (PORT d[2] (7182:7182:7182) (6381:6381:6381))
        (PORT d[3] (6367:6367:6367) (5484:5484:5484))
        (PORT d[4] (6940:6940:6940) (6210:6210:6210))
        (PORT d[5] (6806:6806:6806) (6087:6087:6087))
        (PORT d[6] (8709:8709:8709) (7751:7751:7751))
        (PORT d[7] (7394:7394:7394) (6272:6272:6272))
        (PORT d[8] (5093:5093:5093) (4587:4587:4587))
        (PORT d[9] (5720:5720:5720) (5156:5156:5156))
        (PORT d[10] (7220:7220:7220) (6402:6402:6402))
        (PORT d[11] (6328:6328:6328) (5919:5919:5919))
        (PORT d[12] (5448:5448:5448) (4851:4851:4851))
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (PORT ena (14430:14430:14430) (16023:16023:16023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6157:6157:6157) (5363:5363:5363))
        (PORT clk (2492:2492:2492) (2515:2515:2515))
        (PORT ena (14430:14430:14430) (16023:16023:16023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4554:4554:4554))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (14434:14434:14434) (16027:16027:16027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT d[0] (14434:14434:14434) (16027:16027:16027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (3643:3643:3643))
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (PORT ena (12004:12004:12004) (13294:13294:13294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8301:8301:8301) (7337:7337:7337))
        (PORT d[1] (9719:9719:9719) (8601:8601:8601))
        (PORT d[2] (6482:6482:6482) (5596:5596:5596))
        (PORT d[3] (8666:8666:8666) (7498:7498:7498))
        (PORT d[4] (6278:6278:6278) (5674:5674:5674))
        (PORT d[5] (7213:7213:7213) (6419:6419:6419))
        (PORT d[6] (9815:9815:9815) (8697:8697:8697))
        (PORT d[7] (6026:6026:6026) (5104:5104:5104))
        (PORT d[8] (7898:7898:7898) (7129:7129:7129))
        (PORT d[9] (6356:6356:6356) (5656:5656:5656))
        (PORT d[10] (9834:9834:9834) (8738:8738:8738))
        (PORT d[11] (7470:7470:7470) (6647:6647:6647))
        (PORT d[12] (8071:8071:8071) (7207:7207:7207))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (12000:12000:12000) (13290:13290:13290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7793:7793:7793) (6790:6790:6790))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (12000:12000:12000) (13290:13290:13290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (2994:2994:2994))
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (PORT ena (12004:12004:12004) (13294:13294:13294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2537:2537:2537))
        (PORT d[0] (12004:12004:12004) (13294:13294:13294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a325\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~186\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3246:3246:3246) (2971:2971:2971))
        (PORT datab (3788:3788:3788) (3250:3250:3250))
        (PORT datac (5621:5621:5621) (4797:4797:4797))
        (PORT datad (1206:1206:1206) (999:999:999))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2686:2686:2686))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT ena (10896:10896:10896) (12055:12055:12055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7281:7281:7281) (6393:6393:6393))
        (PORT d[1] (10960:10960:10960) (9693:9693:9693))
        (PORT d[2] (8011:8011:8011) (6928:6928:6928))
        (PORT d[3] (9522:9522:9522) (8266:8266:8266))
        (PORT d[4] (6700:6700:6700) (6059:6059:6059))
        (PORT d[5] (8460:8460:8460) (7536:7536:7536))
        (PORT d[6] (10559:10559:10559) (9369:9369:9369))
        (PORT d[7] (6901:6901:6901) (5895:5895:5895))
        (PORT d[8] (4690:4690:4690) (4165:4165:4165))
        (PORT d[9] (7157:7157:7157) (6363:6363:6363))
        (PORT d[10] (10712:10712:10712) (9532:9532:9532))
        (PORT d[11] (8301:8301:8301) (7388:7388:7388))
        (PORT d[12] (8794:8794:8794) (7840:7840:7840))
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (PORT ena (10892:10892:10892) (12051:12051:12051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (4915:4915:4915))
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (PORT ena (10892:10892:10892) (12051:12051:12051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (2879:2879:2879))
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT ena (10896:10896:10896) (12055:12055:12055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (PORT d[0] (10896:10896:10896) (12055:12055:12055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3399:3399:3399))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (12013:12013:12013) (13302:13302:13302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7607:7607:7607) (6748:6748:6748))
        (PORT d[1] (10098:10098:10098) (8901:8901:8901))
        (PORT d[2] (6135:6135:6135) (5295:5295:5295))
        (PORT d[3] (8658:8658:8658) (7488:7488:7488))
        (PORT d[4] (6211:6211:6211) (5599:5599:5599))
        (PORT d[5] (7213:7213:7213) (6418:6418:6418))
        (PORT d[6] (9465:9465:9465) (8386:8386:8386))
        (PORT d[7] (5656:5656:5656) (4775:4775:4775))
        (PORT d[8] (7421:7421:7421) (6684:6684:6684))
        (PORT d[9] (6021:6021:6021) (5367:5367:5367))
        (PORT d[10] (9467:9467:9467) (8417:8417:8417))
        (PORT d[11] (7090:7090:7090) (6319:6319:6319))
        (PORT d[12] (7732:7732:7732) (6895:6895:6895))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT ena (12009:12009:12009) (13298:13298:13298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3217:3217:3217))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT ena (12009:12009:12009) (13298:13298:13298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (2979:2979:2979))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (12013:12013:12013) (13302:13302:13302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT d[0] (12013:12013:12013) (13302:13302:13302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~187\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3240:3240:3240) (2964:2964:2964))
        (PORT datac (1189:1189:1189) (1045:1045:1045))
        (PORT datad (1553:1553:1553) (1287:1287:1287))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~188\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5680:5680:5680) (4838:4838:4838))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (4262:4262:4262) (3886:3886:3886))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[5\]\~189\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (3990:3990:3990) (3574:3574:3574))
        (PORT datad (1502:1502:1502) (1307:1307:1307))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1329:1329:1329))
        (PORT datab (1930:1930:1930) (1631:1631:1631))
        (PORT datac (1074:1074:1074) (1029:1029:1029))
        (PORT datad (747:747:747) (606:606:606))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT asdata (1618:1618:1618) (1490:1490:1490))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (704:704:704))
        (PORT datab (3592:3592:3592) (3129:3129:3129))
        (PORT datac (845:845:845) (762:762:762))
        (PORT datad (488:488:488) (468:468:468))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1160:1160:1160) (958:958:958))
        (PORT datad (1192:1192:1192) (1056:1056:1056))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1158:1158:1158))
        (PORT datab (1777:1777:1777) (1446:1446:1446))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[5\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (824:824:824))
        (PORT datab (1037:1037:1037) (944:944:944))
        (PORT datac (258:258:258) (277:277:277))
        (PORT datad (1122:1122:1122) (932:932:932))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2077:2077:2077))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1356:1356:1356))
        (PORT datab (1468:1468:1468) (1352:1352:1352))
        (PORT datac (1384:1384:1384) (1246:1246:1246))
        (PORT datad (275:275:275) (329:329:329))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1113:1113:1113))
        (PORT datab (1912:1912:1912) (1642:1642:1642))
        (PORT datac (1955:1955:1955) (1714:1714:1714))
        (PORT datad (2589:2589:2589) (2255:2255:2255))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (710:710:710))
        (PORT datab (842:842:842) (673:673:673))
        (PORT datad (1889:1889:1889) (1628:1628:1628))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1260:1260:1260) (1139:1139:1139))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1496:1496:1496))
        (PORT datab (1563:1563:1563) (1368:1368:1368))
        (PORT datac (1665:1665:1665) (1489:1489:1489))
        (PORT datad (2006:2006:2006) (1757:1757:1757))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4206:4206:4206))
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT ena (15596:15596:15596) (17681:17681:17681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (4758:4758:4758))
        (PORT d[1] (8708:8708:8708) (7766:7766:7766))
        (PORT d[2] (6645:6645:6645) (5860:5860:5860))
        (PORT d[3] (7636:7636:7636) (6730:6730:6730))
        (PORT d[4] (8710:8710:8710) (7405:7405:7405))
        (PORT d[5] (5832:5832:5832) (5068:5068:5068))
        (PORT d[6] (8437:8437:8437) (7395:7395:7395))
        (PORT d[7] (4094:4094:4094) (3810:3810:3810))
        (PORT d[8] (5111:5111:5111) (4637:4637:4637))
        (PORT d[9] (7715:7715:7715) (6535:6535:6535))
        (PORT d[10] (7444:7444:7444) (6608:6608:6608))
        (PORT d[11] (5547:5547:5547) (4997:4997:4997))
        (PORT d[12] (5133:5133:5133) (4658:4658:4658))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (PORT ena (15592:15592:15592) (17677:17677:17677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5554:5554:5554) (4942:4942:4942))
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (PORT ena (15592:15592:15592) (17677:17677:17677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3538:3538:3538))
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT ena (15596:15596:15596) (17681:17681:17681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2524:2524:2524))
        (PORT d[0] (15596:15596:15596) (17681:17681:17681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4197:4197:4197))
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT ena (14927:14927:14927) (16933:16933:16933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (4366:4366:4366))
        (PORT d[1] (9097:9097:9097) (8111:8111:8111))
        (PORT d[2] (7493:7493:7493) (6620:6620:6620))
        (PORT d[3] (8429:8429:8429) (7475:7475:7475))
        (PORT d[4] (9529:9529:9529) (8151:8151:8151))
        (PORT d[5] (6581:6581:6581) (5742:5742:5742))
        (PORT d[6] (9243:9243:9243) (8115:8115:8115))
        (PORT d[7] (5907:5907:5907) (5384:5384:5384))
        (PORT d[8] (5948:5948:5948) (5378:5378:5378))
        (PORT d[9] (8499:8499:8499) (7239:7239:7239))
        (PORT d[10] (8241:8241:8241) (7319:7319:7319))
        (PORT d[11] (6364:6364:6364) (5732:5732:5732))
        (PORT d[12] (5944:5944:5944) (5383:5383:5383))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT ena (14923:14923:14923) (16929:16929:16929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7507:7507:7507) (6699:6699:6699))
        (PORT clk (2444:2444:2444) (2471:2471:2471))
        (PORT ena (14923:14923:14923) (16929:16929:16929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3171:3171:3171))
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT ena (14927:14927:14927) (16933:16933:16933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2475:2475:2475))
        (PORT d[0] (14927:14927:14927) (16933:16933:16933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4965:4965:4965) (4448:4448:4448))
        (PORT datab (4707:4707:4707) (4068:4068:4068))
        (PORT datac (2863:2863:2863) (2491:2491:2491))
        (PORT datad (2555:2555:2555) (2100:2100:2100))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4804:4804:4804) (4360:4360:4360))
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (PORT ena (14431:14431:14431) (16090:16090:16090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6039:6039:6039) (5416:5416:5416))
        (PORT d[1] (8621:8621:8621) (7606:7606:7606))
        (PORT d[2] (6263:6263:6263) (5485:5485:5485))
        (PORT d[3] (6912:6912:6912) (6133:6133:6133))
        (PORT d[4] (6898:6898:6898) (5989:5989:5989))
        (PORT d[5] (5755:5755:5755) (4998:4998:4998))
        (PORT d[6] (7648:7648:7648) (6578:6578:6578))
        (PORT d[7] (4424:4424:4424) (4051:4051:4051))
        (PORT d[8] (4789:4789:4789) (4340:4340:4340))
        (PORT d[9] (6638:6638:6638) (5726:5726:5726))
        (PORT d[10] (7037:7037:7037) (6211:6211:6211))
        (PORT d[11] (6185:6185:6185) (5678:5678:5678))
        (PORT d[12] (5157:5157:5157) (4626:4626:4626))
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (PORT ena (14427:14427:14427) (16086:16086:16086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3594:3594:3594))
        (PORT clk (2479:2479:2479) (2503:2503:2503))
        (PORT ena (14427:14427:14427) (16086:16086:16086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3693:3693:3693))
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (PORT ena (14431:14431:14431) (16090:16090:16090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (PORT d[0] (14431:14431:14431) (16090:16090:16090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1491:1491:1491))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4364:4364:4364))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (4790:4790:4790) (5223:5223:5223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6438:6438:6438) (5767:5767:5767))
        (PORT d[1] (6973:6973:6973) (6066:6066:6066))
        (PORT d[2] (6674:6674:6674) (5823:5823:5823))
        (PORT d[3] (7710:7710:7710) (6845:6845:6845))
        (PORT d[4] (6923:6923:6923) (6017:6017:6017))
        (PORT d[5] (5016:5016:5016) (4350:4350:4350))
        (PORT d[6] (7599:7599:7599) (6543:6543:6543))
        (PORT d[7] (5106:5106:5106) (4654:4654:4654))
        (PORT d[8] (5040:5040:5040) (4533:4533:4533))
        (PORT d[9] (6358:6358:6358) (5487:5487:5487))
        (PORT d[10] (7101:7101:7101) (6269:6269:6269))
        (PORT d[11] (6165:6165:6165) (5670:5670:5670))
        (PORT d[12] (5111:5111:5111) (4586:4586:4586))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (4786:4786:4786) (5219:5219:5219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (5131:5131:5131))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (4786:4786:4786) (5219:5219:5219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3755:3755:3755))
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT ena (4790:4790:4790) (5223:5223:5223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2508:2508:2508))
        (PORT d[0] (4790:4790:4790) (5223:5223:5223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (1965:1965:1965) (1699:1699:1699))
        (PORT datac (4903:4903:4903) (4401:4401:4401))
        (PORT datad (1818:1818:1818) (1547:1547:1547))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4750:4750:4750) (4307:4307:4307))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (4464:4464:4464) (4853:4853:4853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5714:5714:5714) (5125:5125:5125))
        (PORT d[1] (7351:7351:7351) (6403:6403:6403))
        (PORT d[2] (6765:6765:6765) (5925:5925:5925))
        (PORT d[3] (8098:8098:8098) (7192:7192:7192))
        (PORT d[4] (7330:7330:7330) (6387:6387:6387))
        (PORT d[5] (5455:5455:5455) (4738:4738:4738))
        (PORT d[6] (7265:7265:7265) (6283:6283:6283))
        (PORT d[7] (5496:5496:5496) (5005:5005:5005))
        (PORT d[8] (5500:5500:5500) (4944:4944:4944))
        (PORT d[9] (6780:6780:6780) (5865:5865:5865))
        (PORT d[10] (7444:7444:7444) (6568:6568:6568))
        (PORT d[11] (6565:6565:6565) (6027:6027:6027))
        (PORT d[12] (5467:5467:5467) (4891:4891:4891))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (4460:4460:4460) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (3854:3854:3854))
        (PORT clk (2455:2455:2455) (2484:2484:2484))
        (PORT ena (4460:4460:4460) (4849:4849:4849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4083:4083:4083))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (4464:4464:4464) (4853:4853:4853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT d[0] (4464:4464:4464) (4853:4853:4853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (4342:4342:4342))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (14074:14074:14074) (15693:15693:15693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (4770:4770:4770))
        (PORT d[1] (6979:6979:6979) (6074:6074:6074))
        (PORT d[2] (6331:6331:6331) (5535:5535:5535))
        (PORT d[3] (7732:7732:7732) (6869:6869:6869))
        (PORT d[4] (6901:6901:6901) (6000:6000:6000))
        (PORT d[5] (5404:5404:5404) (4694:4694:4694))
        (PORT d[6] (8012:8012:8012) (6910:6910:6910))
        (PORT d[7] (5127:5127:5127) (4679:4679:4679))
        (PORT d[8] (5092:5092:5092) (4580:4580:4580))
        (PORT d[9] (6409:6409:6409) (5536:5536:5536))
        (PORT d[10] (6702:6702:6702) (5895:5895:5895))
        (PORT d[11] (6599:6599:6599) (6053:6053:6053))
        (PORT d[12] (5087:5087:5087) (4568:4568:4568))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (14070:14070:14070) (15689:15689:15689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7966:7966:7966) (7211:7211:7211))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (14070:14070:14070) (15689:15689:15689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4042:4042:4042))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (14074:14074:14074) (15693:15693:15693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT d[0] (14074:14074:14074) (15693:15693:15693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4205:4205:4205))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (14584:14584:14584) (16550:16550:16550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4368:4368:4368))
        (PORT d[1] (9474:9474:9474) (8458:8458:8458))
        (PORT d[2] (7870:7870:7870) (6959:6959:6959))
        (PORT d[3] (8514:8514:8514) (7559:7559:7559))
        (PORT d[4] (9929:9929:9929) (8493:8493:8493))
        (PORT d[5] (6984:6984:6984) (6093:6093:6093))
        (PORT d[6] (9648:9648:9648) (8470:8470:8470))
        (PORT d[7] (6268:6268:6268) (5704:5704:5704))
        (PORT d[8] (6336:6336:6336) (5727:5727:5727))
        (PORT d[9] (8874:8874:8874) (7572:7572:7572))
        (PORT d[10] (8610:8610:8610) (7642:7642:7642))
        (PORT d[11] (4180:4180:4180) (3807:3807:3807))
        (PORT d[12] (6314:6314:6314) (5711:5711:5711))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (14580:14580:14580) (16546:16546:16546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5996:5996:5996) (5336:5336:5336))
        (PORT clk (2468:2468:2468) (2494:2494:2494))
        (PORT ena (14580:14580:14580) (16546:16546:16546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3149:3149:3149))
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT ena (14584:14584:14584) (16550:16550:16550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2498:2498:2498))
        (PORT d[0] (14584:14584:14584) (16550:16550:16550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4333:4333:4333))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (14430:14430:14430) (16089:16089:16089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6401:6401:6401) (5732:5732:5732))
        (PORT d[1] (6544:6544:6544) (5680:5680:5680))
        (PORT d[2] (5962:5962:5962) (5211:5211:5211))
        (PORT d[3] (6582:6582:6582) (5830:5830:5830))
        (PORT d[4] (6498:6498:6498) (5637:5637:5637))
        (PORT d[5] (5798:5798:5798) (5032:5032:5032))
        (PORT d[6] (7590:7590:7590) (6534:6534:6534))
        (PORT d[7] (4775:4775:4775) (4361:4361:4361))
        (PORT d[8] (4647:4647:4647) (4178:4178:4178))
        (PORT d[9] (5917:5917:5917) (5102:5102:5102))
        (PORT d[10] (7140:7140:7140) (6271:6271:6271))
        (PORT d[11] (6199:6199:6199) (5695:5695:5695))
        (PORT d[12] (4669:4669:4669) (4201:4201:4201))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (14426:14426:14426) (16085:16085:16085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4060:4060:4060))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (14426:14426:14426) (16085:16085:16085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3710:3710:3710))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (14430:14430:14430) (16089:16089:16089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT d[0] (14430:14430:14430) (16089:16089:16089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4956:4956:4956) (4436:4436:4436))
        (PORT datab (4700:4700:4700) (4059:4059:4059))
        (PORT datac (2701:2701:2701) (2229:2229:2229))
        (PORT datad (1915:1915:1915) (1645:1645:1645))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1074:1074:1074))
        (PORT datab (1624:1624:1624) (1379:1379:1379))
        (PORT datac (4904:4904:4904) (4404:4404:4404))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4188:4188:4188) (3745:3745:3745))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4899:4899:4899) (4478:4478:4478))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (3928:3928:3928))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (15596:15596:15596) (17682:17682:17682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (4757:4757:4757))
        (PORT d[1] (9325:9325:9325) (8278:8278:8278))
        (PORT d[2] (6633:6633:6633) (5844:5844:5844))
        (PORT d[3] (7623:7623:7623) (6715:6715:6715))
        (PORT d[4] (8709:8709:8709) (7385:7385:7385))
        (PORT d[5] (5778:5778:5778) (5029:5029:5029))
        (PORT d[6] (8464:8464:8464) (7412:7412:7412))
        (PORT d[7] (4511:4511:4511) (4178:4178:4178))
        (PORT d[8] (4774:4774:4774) (4345:4345:4345))
        (PORT d[9] (7668:7668:7668) (6489:6489:6489))
        (PORT d[10] (7469:7469:7469) (6611:6611:6611))
        (PORT d[11] (5206:5206:5206) (4705:4705:4705))
        (PORT d[12] (5159:5159:5159) (4675:4675:4675))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (15592:15592:15592) (17678:17678:17678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7654:7654:7654) (6403:6403:6403))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (15592:15592:15592) (17678:17678:17678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3255:3255:3255))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (15596:15596:15596) (17682:17682:17682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT d[0] (15596:15596:15596) (17682:17682:17682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4227:4227:4227))
        (PORT clk (2482:2482:2482) (2510:2510:2510))
        (PORT ena (15262:15262:15262) (17308:17308:17308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5660:5660:5660) (5092:5092:5092))
        (PORT d[1] (9052:9052:9052) (8079:8079:8079))
        (PORT d[2] (7113:7113:7113) (6280:6280:6280))
        (PORT d[3] (8007:8007:8007) (7079:7079:7079))
        (PORT d[4] (9120:9120:9120) (7759:7759:7759))
        (PORT d[5] (6207:6207:6207) (5410:5410:5410))
        (PORT d[6] (8844:8844:8844) (7757:7757:7757))
        (PORT d[7] (4899:4899:4899) (4528:4528:4528))
        (PORT d[8] (5567:5567:5567) (5033:5033:5033))
        (PORT d[9] (8107:8107:8107) (6888:6888:6888))
        (PORT d[10] (7905:7905:7905) (7013:7013:7013))
        (PORT d[11] (5571:5571:5571) (5024:5024:5024))
        (PORT d[12] (5549:5549:5549) (5030:5030:5030))
        (PORT clk (2479:2479:2479) (2506:2506:2506))
        (PORT ena (15258:15258:15258) (17304:17304:17304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6286:6286:6286) (5507:5507:5507))
        (PORT clk (2479:2479:2479) (2506:2506:2506))
        (PORT ena (15258:15258:15258) (17304:17304:17304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (3591:3591:3591))
        (PORT clk (2482:2482:2482) (2510:2510:2510))
        (PORT ena (15262:15262:15262) (17308:17308:17308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2510:2510:2510))
        (PORT d[0] (15262:15262:15262) (17308:17308:17308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2316:2316:2316) (2035:2035:2035))
        (PORT datac (4898:4898:4898) (4396:4396:4396))
        (PORT datad (2615:2615:2615) (2156:2156:2156))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3142:3142:3142))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (4538:4538:4538) (4898:4898:4898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (4682:4682:4682))
        (PORT d[1] (8124:8124:8124) (7104:7104:7104))
        (PORT d[2] (7969:7969:7969) (7018:7018:7018))
        (PORT d[3] (8894:8894:8894) (7910:7910:7910))
        (PORT d[4] (8152:8152:8152) (7138:7138:7138))
        (PORT d[5] (4623:4623:4623) (3940:3940:3940))
        (PORT d[6] (8391:8391:8391) (7293:7293:7293))
        (PORT d[7] (6323:6323:6323) (5744:5744:5744))
        (PORT d[8] (6748:6748:6748) (6058:6058:6058))
        (PORT d[9] (7574:7574:7574) (6579:6579:6579))
        (PORT d[10] (7930:7930:7930) (6987:6987:6987))
        (PORT d[11] (3611:3611:3611) (3230:3230:3230))
        (PORT d[12] (4259:4259:4259) (3796:3796:3796))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (4534:4534:4534) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4052:4052:4052))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (4534:4534:4534) (4894:4894:4894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2325:2325:2325))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (4538:4538:4538) (4898:4898:4898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT d[0] (4538:4538:4538) (4898:4898:4898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4765:4765:4765) (4325:4325:4325))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (14421:14421:14421) (16081:16081:16081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (5733:5733:5733))
        (PORT d[1] (6928:6928:6928) (6023:6023:6023))
        (PORT d[2] (6342:6342:6342) (5537:5537:5537))
        (PORT d[3] (7346:7346:7346) (6523:6523:6523))
        (PORT d[4] (6877:6877:6877) (5973:5973:5973))
        (PORT d[5] (5775:5775:5775) (5012:5012:5012))
        (PORT d[6] (7598:7598:7598) (6542:6542:6542))
        (PORT d[7] (4782:4782:4782) (4363:4363:4363))
        (PORT d[8] (4341:4341:4341) (3927:3927:3927))
        (PORT d[9] (6311:6311:6311) (5441:5441:5441))
        (PORT d[10] (7058:7058:7058) (6234:6234:6234))
        (PORT d[11] (6206:6206:6206) (5704:5704:5704))
        (PORT d[12] (5066:5066:5066) (4544:4544:4544))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (14417:14417:14417) (16077:16077:16077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4519:4519:4519))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (14417:14417:14417) (16077:16077:16077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (3719:3719:3719))
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT ena (14421:14421:14421) (16081:16081:16081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (PORT d[0] (14421:14421:14421) (16081:16081:16081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4958:4958:4958) (4439:4439:4439))
        (PORT datab (4702:4702:4702) (4061:4061:4061))
        (PORT datac (1499:1499:1499) (1288:1288:1288))
        (PORT datad (1592:1592:1592) (1398:1398:1398))
        (IOPATH dataa combout (420:420:420) (377:377:377))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (PORT datab (4701:4701:4701) (4060:4060:4060))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (4223:4223:4223) (3779:3779:3779))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3867:3867:3867) (3507:3507:3507))
        (PORT datab (3636:3636:3636) (3119:3119:3119))
        (PORT datac (3606:3606:3606) (3146:3146:3146))
        (PORT datad (2385:2385:2385) (1871:1871:1871))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[7\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (4896:4896:4896) (4474:4474:4474))
        (PORT datad (1911:1911:1911) (1672:1672:1672))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (518:518:518))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (841:841:841) (743:743:743))
        (PORT datad (1637:1637:1637) (1400:1400:1400))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (449:449:449))
        (PORT datab (1622:1622:1622) (1483:1483:1483))
        (PORT datad (893:893:893) (823:823:823))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[7\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1084:1084:1084))
        (PORT datab (4646:4646:4646) (4033:4033:4033))
        (PORT datac (278:278:278) (305:305:305))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1976:1976:1976) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1113:1113:1113))
        (PORT datab (2006:2006:2006) (1747:1747:1747))
        (PORT datac (2494:2494:2494) (2135:2135:2135))
        (PORT datad (2501:2501:2501) (2157:2157:2157))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (1516:1516:1516) (1308:1308:1308))
        (PORT datad (752:752:752) (620:620:620))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1294:1294:1294))
        (PORT datab (949:949:949) (898:898:898))
        (PORT datac (1686:1686:1686) (1489:1489:1489))
        (PORT datad (1579:1579:1579) (1439:1439:1439))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2137:2137:2137) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (826:826:826))
        (PORT datab (975:975:975) (926:926:926))
        (PORT datad (1344:1344:1344) (1248:1248:1248))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1409:1409:1409))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1493:1493:1493) (1344:1344:1344))
        (PORT datab (1939:1939:1939) (1642:1642:1642))
        (PORT datac (1067:1067:1067) (1022:1022:1022))
        (PORT datad (807:807:807) (695:695:695))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (1989:1989:1989) (1765:1765:1765))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT asdata (1598:1598:1598) (1468:1468:1468))
        (PORT clrn (2132:2132:2132) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (782:782:782))
        (PORT datab (829:829:829) (717:717:717))
        (PORT datad (485:485:485) (471:471:471))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1105:1105:1105))
        (PORT datab (4193:4193:4193) (3532:3532:3532))
        (PORT datac (1808:1808:1808) (1556:1556:1556))
        (PORT datad (441:441:441) (382:382:382))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (979:979:979))
        (PORT datab (1339:1339:1339) (1211:1211:1211))
        (PORT datad (570:570:570) (532:532:532))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (971:971:971) (945:945:945))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (801:801:801))
        (PORT datad (722:722:722) (600:600:600))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (843:843:843))
        (PORT datab (921:921:921) (808:808:808))
        (PORT datac (293:293:293) (362:362:362))
        (PORT datad (496:496:496) (473:473:473))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (990:990:990) (960:960:960))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (574:574:574))
        (PORT datab (399:399:399) (443:443:443))
        (PORT datad (332:332:332) (372:372:372))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (752:752:752))
        (PORT datab (910:910:910) (753:753:753))
        (PORT datac (547:547:547) (524:524:524))
        (PORT datad (480:480:480) (409:409:409))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT asdata (1261:1261:1261) (1170:1170:1170))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (1128:1128:1128) (953:953:953))
        (PORT datad (898:898:898) (804:804:804))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1340:1340:1340))
        (PORT datab (1120:1120:1120) (1070:1070:1070))
        (PORT datac (773:773:773) (627:627:627))
        (PORT datad (1874:1874:1874) (1593:1593:1593))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT asdata (1571:1571:1571) (1444:1444:1444))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1278:1278:1278))
        (PORT datab (1977:1977:1977) (1734:1734:1734))
        (PORT datac (1305:1305:1305) (1166:1166:1166))
        (PORT datad (1079:1079:1079) (1035:1035:1035))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (813:813:813))
        (PORT datab (1545:1545:1545) (1271:1271:1271))
        (PORT datac (254:254:254) (273:273:273))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2077:2077:2077))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2503:2503:2503))
        (PORT datab (1466:1466:1466) (1349:1349:1349))
        (PORT datac (1380:1380:1380) (1242:1242:1242))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT asdata (1947:1947:1947) (1666:1666:1666))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1417:1417:1417) (1334:1334:1334))
        (PORT datac (1519:1519:1519) (1361:1361:1361))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (298:298:298))
        (PORT datad (301:301:301) (357:357:357))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1275:1275:1275))
        (PORT datab (1209:1209:1209) (1018:1018:1018))
        (PORT datac (298:298:298) (361:361:361))
        (PORT datad (504:504:504) (491:491:491))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (733:733:733) (592:592:592))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1601:1601:1601) (1391:1391:1391))
        (PORT sload (1778:1778:1778) (1962:1962:1962))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT asdata (1576:1576:1576) (1448:1448:1448))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (802:802:802))
        (PORT datad (717:717:717) (591:591:591))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (550:550:550))
        (PORT datab (921:921:921) (809:809:809))
        (PORT datac (898:898:898) (802:802:802))
        (PORT datad (815:815:815) (727:727:727))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (990:990:990) (965:965:965))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (583:583:583))
        (PORT datab (396:396:396) (440:440:440))
        (PORT datad (335:335:335) (376:376:376))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (746:746:746))
        (PORT datab (1134:1134:1134) (951:951:951))
        (PORT datac (904:904:904) (821:821:821))
        (PORT datad (477:477:477) (404:404:404))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT asdata (1316:1316:1316) (1208:1208:1208))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (528:528:528))
        (PORT datab (1130:1130:1130) (954:954:954))
        (PORT datad (897:897:897) (802:802:802))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1727:1727:1727))
        (PORT datab (2443:2443:2443) (2168:2168:2168))
        (PORT datad (1138:1138:1138) (950:950:950))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (916:916:916))
        (PORT datac (2772:2772:2772) (2265:2265:2265))
        (PORT datad (1445:1445:1445) (1251:1251:1251))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1033:1033:1033))
        (PORT datab (1193:1193:1193) (984:984:984))
        (PORT datac (794:794:794) (733:733:733))
        (PORT datad (558:558:558) (512:512:512))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT ena (1562:1562:1562) (1403:1403:1403))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (573:573:573))
        (PORT datab (2096:2096:2096) (1863:1863:1863))
        (PORT datac (1667:1667:1667) (1453:1453:1453))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1110:1110:1110))
        (PORT datac (1446:1446:1446) (1191:1191:1191))
        (PORT datad (1119:1119:1119) (946:946:946))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1732:1732:1732) (1470:1470:1470))
        (PORT clrn (2144:2144:2144) (2076:2076:2076))
        (PORT sload (2030:2030:2030) (1973:1973:1973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (399:399:399))
        (PORT datac (967:967:967) (919:919:919))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4065:4065:4065))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT ena (2463:2463:2463) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4895:4895:4895) (4423:4423:4423))
        (PORT d[1] (7056:7056:7056) (6196:6196:6196))
        (PORT d[2] (5141:5141:5141) (4464:4464:4464))
        (PORT d[3] (5511:5511:5511) (4783:4783:4783))
        (PORT d[4] (7064:7064:7064) (6393:6393:6393))
        (PORT d[5] (6383:6383:6383) (5706:5706:5706))
        (PORT d[6] (8575:8575:8575) (7554:7554:7554))
        (PORT d[7] (4298:4298:4298) (4080:4080:4080))
        (PORT d[8] (4890:4890:4890) (4326:4326:4326))
        (PORT d[9] (5472:5472:5472) (4768:4768:4768))
        (PORT d[10] (7112:7112:7112) (6288:6288:6288))
        (PORT d[11] (6683:6683:6683) (6215:6215:6215))
        (PORT d[12] (5511:5511:5511) (4941:4941:4941))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (2459:2459:2459) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4138:4138:4138))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (2459:2459:2459) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (5083:5083:5083))
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT ena (2463:2463:2463) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (PORT d[0] (2463:2463:2463) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (4447:4447:4447))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (4161:4161:4161) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (5215:5215:5215))
        (PORT d[1] (5937:5937:5937) (5187:5187:5187))
        (PORT d[2] (5858:5858:5858) (5080:5080:5080))
        (PORT d[3] (5086:5086:5086) (4503:4503:4503))
        (PORT d[4] (5962:5962:5962) (5221:5221:5221))
        (PORT d[5] (5960:5960:5960) (5272:5272:5272))
        (PORT d[6] (5918:5918:5918) (5139:5139:5139))
        (PORT d[7] (5272:5272:5272) (4880:4880:4880))
        (PORT d[8] (4364:4364:4364) (3956:3956:3956))
        (PORT d[9] (5134:5134:5134) (4486:4486:4486))
        (PORT d[10] (5427:5427:5427) (4690:4690:4690))
        (PORT d[11] (6287:6287:6287) (5837:5837:5837))
        (PORT d[12] (4659:4659:4659) (4154:4154:4154))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (4157:4157:4157) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5086:5086:5086) (4408:4408:4408))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (4157:4157:4157) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (4387:4387:4387))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (4161:4161:4161) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (4161:4161:4161) (4490:4490:4490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (4504:4504:4504))
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT ena (14116:14116:14116) (15663:15663:15663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6141:6141:6141) (5441:5441:5441))
        (PORT d[1] (8283:8283:8283) (7330:7330:7330))
        (PORT d[2] (7915:7915:7915) (7011:7011:7011))
        (PORT d[3] (5983:5983:5983) (5139:5139:5139))
        (PORT d[4] (6620:6620:6620) (5961:5961:5961))
        (PORT d[5] (6828:6828:6828) (6112:6112:6112))
        (PORT d[6] (8668:8668:8668) (7720:7720:7720))
        (PORT d[7] (7019:7019:7019) (5944:5944:5944))
        (PORT d[8] (5469:5469:5469) (4934:4934:4934))
        (PORT d[9] (5706:5706:5706) (5134:5134:5134))
        (PORT d[10] (7625:7625:7625) (6757:6757:6757))
        (PORT d[11] (6749:6749:6749) (6295:6295:6295))
        (PORT d[12] (5815:5815:5815) (5170:5170:5170))
        (PORT clk (2483:2483:2483) (2505:2505:2505))
        (PORT ena (14112:14112:14112) (15659:15659:15659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7292:7292:7292) (6643:6643:6643))
        (PORT clk (2483:2483:2483) (2505:2505:2505))
        (PORT ena (14112:14112:14112) (15659:15659:15659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8023:8023:8023) (7179:7179:7179))
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT ena (14116:14116:14116) (15663:15663:15663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2509:2509:2509))
        (PORT d[0] (14116:14116:14116) (15663:15663:15663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5873:5873:5873) (4988:4988:4988))
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (PORT ena (14065:14065:14065) (15685:15685:15685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (5110:5110:5110))
        (PORT d[1] (7380:7380:7380) (6424:6424:6424))
        (PORT d[2] (6723:6723:6723) (5888:5888:5888))
        (PORT d[3] (7732:7732:7732) (6870:6870:6870))
        (PORT d[4] (7284:7284:7284) (6343:6343:6343))
        (PORT d[5] (5443:5443:5443) (4729:4729:4729))
        (PORT d[6] (8012:8012:8012) (6911:6911:6911))
        (PORT d[7] (5170:5170:5170) (4714:4714:4714))
        (PORT d[8] (5504:5504:5504) (4943:4943:4943))
        (PORT d[9] (6742:6742:6742) (5831:5831:5831))
        (PORT d[10] (6731:6731:6731) (5913:5913:5913))
        (PORT d[11] (6606:6606:6606) (6061:6061:6061))
        (PORT d[12] (4284:4284:4284) (3832:3832:3832))
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (PORT ena (14061:14061:14061) (15681:15681:15681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6736:6736:6736) (5943:5943:5943))
        (PORT clk (2461:2461:2461) (2489:2489:2489))
        (PORT ena (14061:14061:14061) (15681:15681:15681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (5392:5392:5392))
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (PORT ena (14065:14065:14065) (15685:15685:15685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2493:2493:2493))
        (PORT d[0] (14065:14065:14065) (15685:15685:15685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4529:4529:4529) (4023:4023:4023))
        (PORT datab (3772:3772:3772) (3341:3341:3341))
        (PORT datac (2323:2323:2323) (2078:2078:2078))
        (PORT datad (2239:2239:2239) (1946:1946:1946))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4543:4543:4543) (4037:4037:4037))
        (PORT datab (2465:2465:2465) (2052:2052:2052))
        (PORT datac (1612:1612:1612) (1377:1377:1377))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6913:6913:6913) (5757:5757:5757))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (14888:14888:14888) (16886:16886:16886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6024:6024:6024) (5413:5413:5413))
        (PORT d[1] (8687:8687:8687) (7757:7757:7757))
        (PORT d[2] (7490:7490:7490) (6613:6613:6613))
        (PORT d[3] (8119:8119:8119) (7198:7198:7198))
        (PORT d[4] (9127:9127:9127) (7787:7787:7787))
        (PORT d[5] (6557:6557:6557) (5720:5720:5720))
        (PORT d[6] (8871:8871:8871) (7783:7783:7783))
        (PORT d[7] (5522:5522:5522) (5036:5036:5036))
        (PORT d[8] (5908:5908:5908) (5342:5342:5342))
        (PORT d[9] (8159:8159:8159) (6935:6935:6935))
        (PORT d[10] (8275:8275:8275) (7335:7335:7335))
        (PORT d[11] (5999:5999:5999) (5408:5408:5408))
        (PORT d[12] (5603:5603:5603) (5079:5079:5079))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (14884:14884:14884) (16882:16882:16882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4351:4351:4351) (4000:4000:4000))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (14884:14884:14884) (16882:16882:16882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7752:7752:7752) (6481:6481:6481))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (14888:14888:14888) (16886:16886:16886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT d[0] (14888:14888:14888) (16886:16886:16886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (4605:4605:4605))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (13093:13093:13093) (14489:14489:14489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7625:7625:7625) (6781:6781:6781))
        (PORT d[1] (10306:10306:10306) (9117:9117:9117))
        (PORT d[2] (8785:8785:8785) (7684:7684:7684))
        (PORT d[3] (8044:8044:8044) (7196:7196:7196))
        (PORT d[4] (6713:6713:6713) (6067:6067:6067))
        (PORT d[5] (6834:6834:6834) (6121:6121:6121))
        (PORT d[6] (9487:9487:9487) (8447:8447:8447))
        (PORT d[7] (9227:9227:9227) (7833:7833:7833))
        (PORT d[8] (6009:6009:6009) (5481:5481:5481))
        (PORT d[9] (7846:7846:7846) (7003:7003:7003))
        (PORT d[10] (8152:8152:8152) (7200:7200:7200))
        (PORT d[11] (6290:6290:6290) (5647:5647:5647))
        (PORT d[12] (6662:6662:6662) (5997:5997:5997))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (13089:13089:13089) (14485:14485:14485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6224:6224:6224) (5452:5452:5452))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (13089:13089:13089) (14485:14485:14485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9202:9202:9202) (8257:8257:8257))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (13093:13093:13093) (14489:14489:14489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT d[0] (13093:13093:13093) (14489:14489:14489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4287:4287:4287))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (12381:12381:12381) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8465:8465:8465) (7505:7505:7505))
        (PORT d[1] (10669:10669:10669) (9447:9447:9447))
        (PORT d[2] (9160:9160:9160) (8018:8018:8018))
        (PORT d[3] (7996:7996:7996) (7148:7148:7148))
        (PORT d[4] (7105:7105:7105) (6430:6430:6430))
        (PORT d[5] (7244:7244:7244) (6483:6483:6483))
        (PORT d[6] (9855:9855:9855) (8782:8782:8782))
        (PORT d[7] (9579:9579:9579) (8144:8144:8144))
        (PORT d[8] (5665:5665:5665) (5181:5181:5181))
        (PORT d[9] (8216:8216:8216) (7337:7337:7337))
        (PORT d[10] (8530:8530:8530) (7543:7543:7543))
        (PORT d[11] (7053:7053:7053) (6316:6316:6316))
        (PORT d[12] (7470:7470:7470) (6713:6713:6713))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (12377:12377:12377) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4714:4714:4714) (4326:4326:4326))
        (PORT clk (2500:2500:2500) (2526:2526:2526))
        (PORT ena (12377:12377:12377) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9911:9911:9911) (8874:8874:8874))
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT ena (12381:12381:12381) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2530:2530:2530))
        (PORT d[0] (12381:12381:12381) (13684:13684:13684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3990:3990:3990) (3477:3477:3477))
        (PORT datab (4025:4025:4025) (3518:3518:3518))
        (PORT datac (4904:4904:4904) (4052:4052:4052))
        (PORT datad (3771:3771:3771) (3221:3221:3221))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4163:4163:4163))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (6306:6306:6306) (7005:7005:7005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7366:7366:7366) (6617:6617:6617))
        (PORT d[1] (3690:3690:3690) (3190:3190:3190))
        (PORT d[2] (3018:3018:3018) (2604:2604:2604))
        (PORT d[3] (3109:3109:3109) (2716:2716:2716))
        (PORT d[4] (4034:4034:4034) (3498:3498:3498))
        (PORT d[5] (6733:6733:6733) (5947:5947:5947))
        (PORT d[6] (3322:3322:3322) (2853:2853:2853))
        (PORT d[7] (7153:7153:7153) (6570:6570:6570))
        (PORT d[8] (5484:5484:5484) (4949:4949:4949))
        (PORT d[9] (7129:7129:7129) (6283:6283:6283))
        (PORT d[10] (3694:3694:3694) (3207:3207:3207))
        (PORT d[11] (4125:4125:4125) (3712:3712:3712))
        (PORT d[12] (4646:4646:4646) (4107:4107:4107))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (6302:6302:6302) (7001:7001:7001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8458:8458:8458) (7701:7701:7701))
        (PORT clk (2509:2509:2509) (2536:2536:2536))
        (PORT ena (6302:6302:6302) (7001:7001:7001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3053:3053:3053))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (6306:6306:6306) (7005:7005:7005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT d[0] (6306:6306:6306) (7005:7005:7005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3785:3785:3785) (3148:3148:3148))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (3940:3940:3940) (3432:3432:3432))
        (PORT datad (1393:1393:1393) (1134:1134:1134))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4068:4068:4068) (3643:3643:3643))
        (PORT datab (3451:3451:3451) (3100:3100:3100))
        (PORT datac (2218:2218:2218) (1898:1898:1898))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3995:3995:3995) (3482:3482:3482))
        (PORT datab (4024:4024:4024) (3516:3516:3516))
        (PORT datac (3400:3400:3400) (3060:3060:3060))
        (PORT datad (1815:1815:1815) (1558:1558:1558))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1097:1097:1097))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5359:5359:5359) (5906:5906:5906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1230:1230:1230))
        (PORT d[1] (1666:1666:1666) (1464:1464:1464))
        (PORT d[2] (3815:3815:3815) (3299:3299:3299))
        (PORT d[3] (2211:2211:2211) (1901:1901:1901))
        (PORT d[4] (3368:3368:3368) (2913:2913:2913))
        (PORT d[5] (1620:1620:1620) (1445:1445:1445))
        (PORT d[6] (4764:4764:4764) (4106:4106:4106))
        (PORT d[7] (7477:7477:7477) (6952:6952:6952))
        (PORT d[8] (3044:3044:3044) (2612:2612:2612))
        (PORT d[9] (3123:3123:3123) (2747:2747:2747))
        (PORT d[10] (5772:5772:5772) (4923:4923:4923))
        (PORT d[11] (2390:2390:2390) (2044:2044:2044))
        (PORT d[12] (3031:3031:3031) (2645:2645:2645))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT ena (5355:5355:5355) (5902:5902:5902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (2743:2743:2743))
        (PORT clk (2510:2510:2510) (2539:2539:2539))
        (PORT ena (5355:5355:5355) (5902:5902:5902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1372:1372:1372))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5359:5359:5359) (5906:5906:5906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT d[0] (5359:5359:5359) (5906:5906:5906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5122:5122:5122) (4640:4640:4640))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (11316:11316:11316) (12502:12502:12502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8506:8506:8506) (7623:7623:7623))
        (PORT d[1] (7662:7662:7662) (6869:6869:6869))
        (PORT d[2] (10644:10644:10644) (9491:9491:9491))
        (PORT d[3] (8433:8433:8433) (7305:7305:7305))
        (PORT d[4] (8574:8574:8574) (7755:7755:7755))
        (PORT d[5] (8369:8369:8369) (7494:7494:7494))
        (PORT d[6] (11035:11035:11035) (9848:9848:9848))
        (PORT d[7] (4269:4269:4269) (4057:4057:4057))
        (PORT d[8] (6840:6840:6840) (6236:6236:6236))
        (PORT d[9] (6148:6148:6148) (5503:5503:5503))
        (PORT d[10] (10086:10086:10086) (8906:8906:8906))
        (PORT d[11] (9108:9108:9108) (8115:8115:8115))
        (PORT d[12] (8697:8697:8697) (7822:7822:7822))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (11312:11312:11312) (12498:12498:12498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2376:2376:2376))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (11312:11312:11312) (12498:12498:12498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2626:2626:2626))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (11316:11316:11316) (12502:12502:12502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (11316:11316:11316) (12502:12502:12502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1189:1189:1189))
        (PORT datab (1528:1528:1528) (1300:1300:1300))
        (PORT datac (3059:3059:3059) (2723:2723:2723))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7713:7713:7713) (6441:6441:6441))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (14218:14218:14218) (16135:16135:16135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5176:5176:5176) (4600:4600:4600))
        (PORT d[1] (9474:9474:9474) (8454:8454:8454))
        (PORT d[2] (8222:8222:8222) (7275:7275:7275))
        (PORT d[3] (8893:8893:8893) (7892:7892:7892))
        (PORT d[4] (9934:9934:9934) (8519:8519:8519))
        (PORT d[5] (7306:7306:7306) (6386:6386:6386))
        (PORT d[6] (9622:9622:9622) (8451:8451:8451))
        (PORT d[7] (6344:6344:6344) (5780:5780:5780))
        (PORT d[8] (6679:6679:6679) (6033:6033:6033))
        (PORT d[9] (8940:8940:8940) (7637:7637:7637))
        (PORT d[10] (9031:9031:9031) (8021:8021:8021))
        (PORT d[11] (4063:4063:4063) (3679:3679:3679))
        (PORT d[12] (6377:6377:6377) (5773:5773:5773))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (14214:14214:14214) (16131:16131:16131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7003:7003:7003) (6127:6127:6127))
        (PORT clk (2484:2484:2484) (2510:2510:2510))
        (PORT ena (14214:14214:14214) (16131:16131:16131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8491:8491:8491) (7133:7133:7133))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (14218:14218:14218) (16135:16135:16135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT d[0] (14218:14218:14218) (16135:16135:16135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a351\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4206:4206:4206))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (12639:12639:12639) (14102:14102:14102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4767:4767:4767) (4208:4208:4208))
        (PORT d[1] (8928:8928:8928) (7822:7822:7822))
        (PORT d[2] (8363:8363:8363) (7382:7382:7382))
        (PORT d[3] (9284:9284:9284) (8262:8262:8262))
        (PORT d[4] (8911:8911:8911) (7824:7824:7824))
        (PORT d[5] (6221:6221:6221) (5413:5413:5413))
        (PORT d[6] (8815:8815:8815) (7673:7673:7673))
        (PORT d[7] (2821:2821:2821) (2557:2557:2557))
        (PORT d[8] (7161:7161:7161) (6428:6428:6428))
        (PORT d[9] (8293:8293:8293) (7221:7221:7221))
        (PORT d[10] (7913:7913:7913) (6982:6982:6982))
        (PORT d[11] (4166:4166:4166) (3751:3751:3751))
        (PORT d[12] (5604:5604:5604) (5026:5026:5026))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT ena (12635:12635:12635) (14098:14098:14098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (3484:3484:3484))
        (PORT clk (2489:2489:2489) (2515:2515:2515))
        (PORT ena (12635:12635:12635) (14098:14098:14098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7935:7935:7935) (6785:6785:6785))
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT ena (12639:12639:12639) (14102:14102:14102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2519:2519:2519))
        (PORT d[0] (12639:12639:12639) (14102:14102:14102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3992:3992:3992) (3479:3479:3479))
        (PORT datab (1945:1945:1945) (1718:1718:1718))
        (PORT datac (3978:3978:3978) (3482:3482:3482))
        (PORT datad (1435:1435:1435) (1201:1201:1201))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4442:4442:4442) (3765:3765:3765))
        (PORT datab (4025:4025:4025) (3517:3517:3517))
        (PORT datac (3402:3402:3402) (3062:3062:3062))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[31\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (4025:4025:4025) (3604:3604:3604))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1709:1709:1709))
        (PORT datac (1649:1649:1649) (1506:1506:1506))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[31\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1238:1238:1238))
        (PORT datab (1253:1253:1253) (1055:1055:1055))
        (PORT datac (3154:3154:3154) (2680:2680:2680))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (PORT ena (1578:1578:1578) (1442:1442:1442))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1424:1424:1424))
        (PORT datab (838:838:838) (710:710:710))
        (PORT datad (1090:1090:1090) (908:908:908))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1525:1525:1525) (1368:1368:1368))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (591:591:591))
        (PORT datab (1747:1747:1747) (1538:1538:1538))
        (PORT datac (1920:1920:1920) (1808:1808:1808))
        (PORT datad (781:781:781) (713:713:713))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1004:1004:1004))
        (PORT datac (1163:1163:1163) (983:983:983))
        (PORT datad (1879:1879:1879) (1617:1617:1617))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1005:1005:1005))
        (PORT datab (791:791:791) (664:664:664))
        (PORT datac (789:789:789) (638:638:638))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1735:1735:1735) (1496:1496:1496))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1325:1325:1325) (1243:1243:1243))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT sclr (2274:2274:2274) (2126:2126:2126))
        (PORT sload (1854:1854:1854) (1883:1883:1883))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1136:1136:1136))
        (PORT datab (1566:1566:1566) (1371:1371:1371))
        (PORT datac (1653:1653:1653) (1461:1461:1461))
        (PORT datad (1751:1751:1751) (1583:1583:1583))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (843:843:843))
        (PORT datab (984:984:984) (853:853:853))
        (PORT datad (288:288:288) (348:348:348))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1092:1092:1092))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datac (1097:1097:1097) (901:901:901))
        (PORT datad (907:907:907) (840:840:840))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2241:2241:2241) (1947:1947:1947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (832:832:832) (781:781:781))
        (PORT datad (876:876:876) (784:784:784))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datac (2601:2601:2601) (2228:2228:2228))
        (PORT datad (903:903:903) (833:833:833))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1062:1062:1062))
        (PORT datab (1178:1178:1178) (969:969:969))
        (PORT datac (1853:1853:1853) (1567:1567:1567))
        (PORT datad (309:309:309) (368:368:368))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2542:2542:2542) (2183:2183:2183))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (714:714:714))
        (PORT datab (1795:1795:1795) (1576:1576:1576))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (987:987:987))
        (PORT datab (1124:1124:1124) (958:958:958))
        (PORT datac (1208:1208:1208) (1051:1051:1051))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2241:2241:2241) (1947:1947:1947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (356:356:356))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (885:885:885) (827:827:827))
        (PORT datad (878:878:878) (786:786:786))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2657:2657:2657) (2267:2267:2267))
        (PORT datac (958:958:958) (880:880:880))
        (PORT datad (286:286:286) (346:346:346))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT asdata (1266:1266:1266) (1195:1195:1195))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1382:1382:1382))
        (PORT datab (1558:1558:1558) (1313:1313:1313))
        (PORT datac (1233:1233:1233) (1074:1074:1074))
        (PORT datad (1901:1901:1901) (1596:1596:1596))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2516:2516:2516) (2188:2188:2188))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1124:1124:1124))
        (PORT datab (2208:2208:2208) (1867:1867:1867))
        (PORT datac (1709:1709:1709) (1531:1531:1531))
        (PORT datad (1315:1315:1315) (1195:1195:1195))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1566:1566:1566))
        (PORT datac (1495:1495:1495) (1326:1326:1326))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1077:1077:1077))
        (PORT datab (1560:1560:1560) (1332:1332:1332))
        (PORT datac (1162:1162:1162) (1011:1011:1011))
        (PORT datad (1190:1190:1190) (1009:1009:1009))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT asdata (710:710:710) (774:774:774))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1107:1107:1107))
        (PORT datab (985:985:985) (853:853:853))
        (PORT datad (1374:1374:1374) (1238:1238:1238))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (872:872:872))
        (PORT datab (1202:1202:1202) (1009:1009:1009))
        (PORT datac (1384:1384:1384) (1236:1236:1236))
        (PORT datad (501:501:501) (488:488:488))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (403:403:403))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1530:1530:1530) (1348:1348:1348))
        (PORT sload (2083:2083:2083) (2321:2321:2321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT asdata (1541:1541:1541) (1376:1376:1376))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1731:1731:1731))
        (PORT datab (2384:2384:2384) (2124:2124:2124))
        (PORT datad (521:521:521) (524:524:524))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[2\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (804:804:804))
        (PORT datad (796:796:796) (635:635:635))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (548:548:548))
        (PORT datab (921:921:921) (808:808:808))
        (PORT datac (898:898:898) (802:802:802))
        (PORT datad (508:508:508) (499:499:499))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (989:989:989) (958:958:958))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (581:581:581))
        (PORT datab (397:397:397) (440:440:440))
        (PORT datad (335:335:335) (375:375:375))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (971:971:971))
        (PORT datab (894:894:894) (820:820:820))
        (PORT datac (443:443:443) (392:392:392))
        (PORT datad (822:822:822) (704:704:704))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT asdata (1229:1229:1229) (1150:1150:1150))
        (PORT clrn (2129:2129:2129) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (539:539:539))
        (PORT datab (1130:1130:1130) (955:955:955))
        (PORT datad (896:896:896) (802:802:802))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (897:897:897) (805:805:805))
        (PORT datac (2808:2808:2808) (2532:2532:2532))
        (PORT datad (755:755:755) (624:624:624))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[2\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1520:1520:1520))
        (PORT datab (1140:1140:1140) (974:974:974))
        (PORT datac (1725:1725:1725) (1564:1564:1564))
        (PORT datad (755:755:755) (675:675:675))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2077:2077:2077))
        (PORT ena (1034:1034:1034) (1005:1005:1005))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (914:914:914))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datac (1426:1426:1426) (1196:1196:1196))
        (PORT datad (869:869:869) (799:799:799))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1547:1547:1547) (1265:1265:1265))
        (PORT datac (1505:1505:1505) (1276:1276:1276))
        (PORT datad (1535:1535:1535) (1311:1311:1311))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (736:736:736))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2016:2016:2016) (1777:1777:1777))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT sload (1325:1325:1325) (1387:1387:1387))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1458:1458:1458))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2189:2189:2189))
        (PORT datab (4983:4983:4983) (4419:4419:4419))
        (PORT datac (3132:3132:3132) (2870:2870:2870))
        (PORT datad (1730:1730:1730) (1428:1428:1428))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3230:3230:3230))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (13153:13153:13153) (14945:14945:14945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6719:6719:6719) (5939:5939:5939))
        (PORT d[1] (10640:10640:10640) (9503:9503:9503))
        (PORT d[2] (9400:9400:9400) (8334:8334:8334))
        (PORT d[3] (9984:9984:9984) (8883:8883:8883))
        (PORT d[4] (11198:11198:11198) (9668:9668:9668))
        (PORT d[5] (8445:8445:8445) (7403:7403:7403))
        (PORT d[6] (10778:10778:10778) (9477:9477:9477))
        (PORT d[7] (3252:3252:3252) (2994:2994:2994))
        (PORT d[8] (7921:7921:7921) (7141:7141:7141))
        (PORT d[9] (10132:10132:10132) (8701:8701:8701))
        (PORT d[10] (10162:10162:10162) (9031:9031:9031))
        (PORT d[11] (5004:5004:5004) (4551:4551:4551))
        (PORT d[12] (7563:7563:7563) (6830:6830:6830))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (13149:13149:13149) (14941:14941:14941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5434:5434:5434) (4697:4697:4697))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (13149:13149:13149) (14941:14941:14941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9634:9634:9634) (8155:8155:8155))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (13153:13153:13153) (14945:14945:14945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (13153:13153:13153) (14945:14945:14945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3202:3202:3202))
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT ena (11921:11921:11921) (13309:13309:13309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4309:4309:4309) (3751:3751:3751))
        (PORT d[1] (9286:9286:9286) (8158:8158:8158))
        (PORT d[2] (9206:9206:9206) (8150:8150:8150))
        (PORT d[3] (10070:10070:10070) (8972:8972:8972))
        (PORT d[4] (9364:9364:9364) (8236:8236:8236))
        (PORT d[5] (5012:5012:5012) (4281:4281:4281))
        (PORT d[6] (9617:9617:9617) (8388:8388:8388))
        (PORT d[7] (4362:4362:4362) (3969:3969:3969))
        (PORT d[8] (5142:5142:5142) (4588:4588:4588))
        (PORT d[9] (8725:8725:8725) (7604:7604:7604))
        (PORT d[10] (9178:9178:9178) (8090:8090:8090))
        (PORT d[11] (4527:4527:4527) (4078:4078:4078))
        (PORT d[12] (6416:6416:6416) (5751:5751:5751))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11917:11917:11917) (13305:13305:13305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4884:4884:4884) (4154:4154:4154))
        (PORT clk (2501:2501:2501) (2528:2528:2528))
        (PORT ena (11917:11917:11917) (13305:13305:13305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8733:8733:8733) (7498:7498:7498))
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT ena (11921:11921:11921) (13309:13309:13309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2532:2532:2532))
        (PORT d[0] (11921:11921:11921) (13309:13309:13309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3658:3658:3658) (3189:3189:3189))
        (PORT datac (3223:3223:3223) (2594:2594:2594))
        (PORT datad (1045:1045:1045) (870:870:870))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3054:3054:3054))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (12255:12255:12255) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5245:5245:5245) (4621:4621:4621))
        (PORT d[1] (9278:9278:9278) (8142:8142:8142))
        (PORT d[2] (8813:8813:8813) (7791:7791:7791))
        (PORT d[3] (10046:10046:10046) (8944:8944:8944))
        (PORT d[4] (9356:9356:9356) (8227:8227:8227))
        (PORT d[5] (6603:6603:6603) (5754:5754:5754))
        (PORT d[6] (9201:9201:9201) (8016:8016:8016))
        (PORT d[7] (4340:4340:4340) (3943:3943:3943))
        (PORT d[8] (4690:4690:4690) (4188:4188:4188))
        (PORT d[9] (8717:8717:8717) (7602:7602:7602))
        (PORT d[10] (8774:8774:8774) (7742:7742:7742))
        (PORT d[11] (4553:4553:4553) (4102:4102:4102))
        (PORT d[12] (5959:5959:5959) (5348:5348:5348))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (12251:12251:12251) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4150:4150:4150))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (12251:12251:12251) (13680:13680:13680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8272:8272:8272) (7091:7091:7091))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (12255:12255:12255) (13684:13684:13684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (12255:12255:12255) (13684:13684:13684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3058:3058:3058))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT ena (11918:11918:11918) (13304:13304:13304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (3745:3745:3745))
        (PORT d[1] (9279:9279:9279) (8143:8143:8143))
        (PORT d[2] (8811:8811:8811) (7790:7790:7790))
        (PORT d[3] (10062:10062:10062) (8962:8962:8962))
        (PORT d[4] (9367:9367:9367) (8237:8237:8237))
        (PORT d[5] (4999:4999:4999) (4274:4274:4274))
        (PORT d[6] (7642:7642:7642) (6666:6666:6666))
        (PORT d[7] (4396:4396:4396) (3995:3995:3995))
        (PORT d[8] (4691:4691:4691) (4189:4189:4189))
        (PORT d[9] (8760:8760:8760) (7636:7636:7636))
        (PORT d[10] (9134:9134:9134) (8057:8057:8057))
        (PORT d[11] (4565:4565:4565) (4110:4110:4110))
        (PORT d[12] (6377:6377:6377) (5717:5717:5717))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (11914:11914:11914) (13300:13300:13300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3534:3534:3534) (3228:3228:3228))
        (PORT clk (2500:2500:2500) (2528:2528:2528))
        (PORT ena (11914:11914:11914) (13300:13300:13300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8725:8725:8725) (7490:7490:7490))
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT ena (11918:11918:11918) (13304:13304:13304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (PORT d[0] (11918:11918:11918) (13304:13304:13304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1516:1516:1516))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1587:1587:1587) (1312:1312:1312))
        (PORT datac (3606:3606:3606) (3146:3146:3146))
        (PORT datad (1539:1539:1539) (1281:1281:1281))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3873:3873:3873) (3513:3513:3513))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (3571:3571:3571) (3077:3077:3077))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (3875:3875:3875))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (12443:12443:12443) (14170:14170:14170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (3429:3429:3429))
        (PORT d[1] (11072:11072:11072) (9622:9622:9622))
        (PORT d[2] (10605:10605:10605) (9410:9410:9410))
        (PORT d[3] (8813:8813:8813) (7815:7815:7815))
        (PORT d[4] (7945:7945:7945) (6970:6970:6970))
        (PORT d[5] (9236:9236:9236) (8094:8094:8094))
        (PORT d[6] (8851:8851:8851) (7986:7986:7986))
        (PORT d[7] (4537:4537:4537) (4153:4153:4153))
        (PORT d[8] (8687:8687:8687) (7830:7830:7830))
        (PORT d[9] (4910:4910:4910) (4420:4420:4420))
        (PORT d[10] (7999:7999:7999) (7180:7180:7180))
        (PORT d[11] (6216:6216:6216) (5635:5635:5635))
        (PORT d[12] (7901:7901:7901) (6862:6862:6862))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (12439:12439:12439) (14166:14166:14166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (4838:4838:4838))
        (PORT clk (2493:2493:2493) (2522:2522:2522))
        (PORT ena (12439:12439:12439) (14166:14166:14166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10714:10714:10714) (9125:9125:9125))
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT ena (12443:12443:12443) (14170:14170:14170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2526:2526:2526))
        (PORT d[0] (12443:12443:12443) (14170:14170:14170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (3544:3544:3544))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (12438:12438:12438) (14155:14155:14155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (4453:4453:4453))
        (PORT d[1] (11043:11043:11043) (9601:9601:9601))
        (PORT d[2] (10207:10207:10207) (9068:9068:9068))
        (PORT d[3] (10758:10758:10758) (9583:9583:9583))
        (PORT d[4] (11999:11999:11999) (10391:10391:10391))
        (PORT d[5] (9186:9186:9186) (8054:8054:8054))
        (PORT d[6] (11928:11928:11928) (10509:10509:10509))
        (PORT d[7] (4515:4515:4515) (4129:4129:4129))
        (PORT d[8] (8690:8690:8690) (7829:7829:7829))
        (PORT d[9] (5324:5324:5324) (4780:4780:4780))
        (PORT d[10] (10922:10922:10922) (9714:9714:9714))
        (PORT d[11] (5793:5793:5793) (5261:5261:5261))
        (PORT d[12] (8354:8354:8354) (7547:7547:7547))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (PORT ena (12434:12434:12434) (14151:14151:14151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7022:7022:7022) (6244:6244:6244))
        (PORT clk (2498:2498:2498) (2526:2526:2526))
        (PORT ena (12434:12434:12434) (14151:14151:14151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10403:10403:10403) (8851:8851:8851))
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT ena (12438:12438:12438) (14155:14155:14155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (PORT d[0] (12438:12438:12438) (14155:14155:14155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (2910:2910:2910))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (11546:11546:11546) (12897:12897:12897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (3797:3797:3797))
        (PORT d[1] (10073:10073:10073) (8852:8852:8852))
        (PORT d[2] (9610:9610:9610) (8522:8522:8522))
        (PORT d[3] (10461:10461:10461) (9331:9331:9331))
        (PORT d[4] (6927:6927:6927) (6007:6007:6007))
        (PORT d[5] (4348:4348:4348) (3701:3701:3701))
        (PORT d[6] (10013:10013:10013) (8748:8748:8748))
        (PORT d[7] (2450:2450:2450) (2233:2233:2233))
        (PORT d[8] (5453:5453:5453) (4872:4872:4872))
        (PORT d[9] (3187:3187:3187) (2679:2679:2679))
        (PORT d[10] (5246:5246:5246) (4674:4674:4674))
        (PORT d[11] (5375:5375:5375) (4855:4855:4855))
        (PORT d[12] (6783:6783:6783) (6087:6087:6087))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT ena (11542:11542:11542) (12893:12893:12893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4257:4257:4257))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT ena (11542:11542:11542) (12893:12893:12893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9077:9077:9077) (7808:7808:7808))
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT ena (11546:11546:11546) (12897:12897:12897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2517:2517:2517))
        (PORT d[0] (11546:11546:11546) (12897:12897:12897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3171:3171:3171))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (13145:13145:13145) (14949:14949:14949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (3803:3803:3803))
        (PORT d[1] (11107:11107:11107) (9949:9949:9949))
        (PORT d[2] (10195:10195:10195) (9028:9028:9028))
        (PORT d[3] (10386:10386:10386) (9255:9255:9255))
        (PORT d[4] (11630:11630:11630) (10057:10057:10057))
        (PORT d[5] (8465:8465:8465) (7422:7422:7422))
        (PORT d[6] (11140:11140:11140) (9809:9809:9809))
        (PORT d[7] (3808:3808:3808) (3492:3492:3492))
        (PORT d[8] (7898:7898:7898) (7129:7129:7129))
        (PORT d[9] (10461:10461:10461) (9006:9006:9006))
        (PORT d[10] (10505:10505:10505) (9348:9348:9348))
        (PORT d[11] (5407:5407:5407) (4917:4917:4917))
        (PORT d[12] (7893:7893:7893) (7136:7136:7136))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (13141:13141:13141) (14945:14945:14945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6018:6018:6018) (5391:5391:5391))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (13141:13141:13141) (14945:14945:14945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10017:10017:10017) (8503:8503:8503))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (13145:13145:13145) (14949:14949:14949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (13145:13145:13145) (14949:14949:14949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1386:1386:1386))
        (PORT datab (2875:2875:2875) (2464:2464:2464))
        (PORT datac (3207:3207:3207) (2963:2963:2963))
        (PORT datad (3362:3362:3362) (2814:2814:2814))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2268:2268:2268) (1944:1944:1944))
        (PORT datab (3251:3251:3251) (2996:2996:2996))
        (PORT datac (3491:3491:3491) (3122:3122:3122))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (2770:2770:2770))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (5938:5938:5938) (6616:6616:6616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (4634:4634:4634))
        (PORT d[1] (3264:3264:3264) (2805:2805:2805))
        (PORT d[2] (4135:4135:4135) (3586:3586:3586))
        (PORT d[3] (2736:2736:2736) (2373:2373:2373))
        (PORT d[4] (4520:4520:4520) (3929:3929:3929))
        (PORT d[5] (7116:7116:7116) (6293:6293:6293))
        (PORT d[6] (2927:2927:2927) (2498:2498:2498))
        (PORT d[7] (7997:7997:7997) (7321:7321:7321))
        (PORT d[8] (3933:3933:3933) (3509:3509:3509))
        (PORT d[9] (2238:2238:2238) (1920:1920:1920))
        (PORT d[10] (4064:4064:4064) (3543:3543:3543))
        (PORT d[11] (4506:4506:4506) (4052:4052:4052))
        (PORT d[12] (3115:3115:3115) (2698:2698:2698))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (5934:5934:5934) (6612:6612:6612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2505:2505:2505))
        (PORT clk (2518:2518:2518) (2544:2544:2544))
        (PORT ena (5934:5934:5934) (6612:6612:6612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4346:4346:4346) (3690:3690:3690))
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT ena (5938:5938:5938) (6616:6616:6616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (PORT d[0] (5938:5938:5938) (6616:6616:6616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (2750:2750:2750))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT ena (5988:5988:5988) (6653:6653:6653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (4569:4569:4569))
        (PORT d[1] (3625:3625:3625) (3125:3125:3125))
        (PORT d[2] (4477:4477:4477) (3894:3894:3894))
        (PORT d[3] (2707:2707:2707) (2353:2353:2353))
        (PORT d[4] (4519:4519:4519) (3928:3928:3928))
        (PORT d[5] (7115:7115:7115) (6292:6292:6292))
        (PORT d[6] (2948:2948:2948) (2522:2522:2522))
        (PORT d[7] (7581:7581:7581) (6956:6956:6956))
        (PORT d[8] (3879:3879:3879) (3464:3464:3464))
        (PORT d[9] (2229:2229:2229) (1927:1927:1927))
        (PORT d[10] (4099:4099:4099) (3570:3570:3570))
        (PORT d[11] (4542:4542:4542) (4079:4079:4079))
        (PORT d[12] (3137:3137:3137) (2715:2715:2715))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT ena (5984:5984:5984) (6649:6649:6649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2418:2418:2418))
        (PORT clk (2517:2517:2517) (2543:2543:2543))
        (PORT ena (5984:5984:5984) (6649:6649:6649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (3366:3366:3366))
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT ena (5988:5988:5988) (6653:6653:6653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (PORT d[0] (5988:5988:5988) (6653:6653:6653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (2939:2939:2939))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (11527:11527:11527) (12881:12881:12881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (3796:3796:3796))
        (PORT d[1] (10013:10013:10013) (8805:8805:8805))
        (PORT d[2] (9651:9651:9651) (8559:8559:8559))
        (PORT d[3] (10829:10829:10829) (9654:9654:9654))
        (PORT d[4] (6992:6992:6992) (6032:6032:6032))
        (PORT d[5] (4360:4360:4360) (3709:3709:3709))
        (PORT d[6] (10434:10434:10434) (9108:9108:9108))
        (PORT d[7] (5178:5178:5178) (4705:4705:4705))
        (PORT d[8] (5461:5461:5461) (4881:4881:4881))
        (PORT d[9] (3229:3229:3229) (2712:2712:2712))
        (PORT d[10] (5235:5235:5235) (4661:4661:4661))
        (PORT d[11] (5342:5342:5342) (4830:4830:4830))
        (PORT d[12] (6753:6753:6753) (6061:6061:6061))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (11523:11523:11523) (12877:12877:12877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6626:6626:6626) (5872:5872:5872))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (11523:11523:11523) (12877:12877:12877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9030:9030:9030) (7765:7765:7765))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (11527:11527:11527) (12881:12881:12881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT d[0] (11527:11527:11527) (12881:12881:12881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3497:3497:3497))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (12785:12785:12785) (14542:14542:14542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7108:7108:7108) (6287:6287:6287))
        (PORT d[1] (11057:11057:11057) (9892:9892:9892))
        (PORT d[2] (9811:9811:9811) (8709:8709:8709))
        (PORT d[3] (10399:10399:10399) (9270:9270:9270))
        (PORT d[4] (11596:11596:11596) (10029:10029:10029))
        (PORT d[5] (8833:8833:8833) (7750:7750:7750))
        (PORT d[6] (11183:11183:11183) (9845:9845:9845))
        (PORT d[7] (4118:4118:4118) (3772:3772:3772))
        (PORT d[8] (8223:8223:8223) (7417:7417:7417))
        (PORT d[9] (10534:10534:10534) (9068:9068:9068))
        (PORT d[10] (10554:10554:10554) (9390:9390:9390))
        (PORT d[11] (5407:5407:5407) (4918:4918:4918))
        (PORT d[12] (7967:7967:7967) (7198:7198:7198))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (12781:12781:12781) (14538:14538:14538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6336:6336:6336) (5685:5685:5685))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (12781:12781:12781) (14538:14538:14538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10024:10024:10024) (8511:8511:8511))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (12785:12785:12785) (14542:14542:14542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT d[0] (12785:12785:12785) (14542:14542:14542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2557:2557:2557) (2190:2190:2190))
        (PORT datab (3178:3178:3178) (2905:2905:2905))
        (PORT datac (1421:1421:1421) (1200:1200:1200))
        (PORT datad (3663:3663:3663) (3227:3227:3227))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1628:1628:1628))
        (PORT datab (2132:2132:2132) (1799:1799:1799))
        (PORT datac (3127:3127:3127) (2865:2865:2865))
        (PORT datad (226:226:226) (232:232:232))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (978:978:978))
        (PORT datab (3664:3664:3664) (3233:3233:3233))
        (PORT datac (4936:4936:4936) (4383:4383:4383))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[30\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (3662:3662:3662) (3231:3231:3231))
        (PORT datac (1782:1782:1782) (1525:1525:1525))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[30\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1234:1234:1234))
        (PORT datab (1256:1256:1256) (1058:1058:1058))
        (PORT datac (483:483:483) (407:407:407))
        (PORT datad (1330:1330:1330) (1087:1087:1087))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (PORT ena (1578:1578:1578) (1442:1442:1442))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[30\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (465:465:465))
        (PORT datab (1356:1356:1356) (1176:1176:1176))
        (PORT datac (1265:1265:1265) (1158:1158:1158))
        (PORT datad (1322:1322:1322) (1214:1214:1214))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[30\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1292:1292:1292))
        (PORT datab (1750:1750:1750) (1568:1568:1568))
        (PORT datac (1659:1659:1659) (1488:1488:1488))
        (PORT datad (1248:1248:1248) (1093:1093:1093))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (724:724:724))
        (PORT datab (1193:1193:1193) (1026:1026:1026))
        (PORT datac (808:808:808) (649:649:649))
        (PORT datad (1165:1165:1165) (985:985:985))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (921:921:921))
        (PORT datab (1204:1204:1204) (1035:1035:1035))
        (PORT datac (1051:1051:1051) (1018:1018:1018))
        (PORT datad (1665:1665:1665) (1490:1490:1490))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (924:924:924))
        (PORT datab (935:935:935) (826:826:826))
        (PORT datac (1645:1645:1645) (1490:1490:1490))
        (PORT datad (1058:1058:1058) (1029:1029:1029))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (952:952:952))
        (PORT datab (1183:1183:1183) (991:991:991))
        (PORT datac (1821:1821:1821) (1546:1546:1546))
        (PORT datad (250:250:250) (258:258:258))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (622:622:622))
        (PORT datab (543:543:543) (454:454:454))
        (PORT datac (704:704:704) (571:571:571))
        (PORT datad (482:482:482) (412:412:412))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (292:292:292))
        (PORT datab (1888:1888:1888) (1560:1560:1560))
        (PORT datac (509:509:509) (438:438:438))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (488:488:488) (416:416:416))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1745:1745:1745) (1548:1548:1548))
        (PORT datab (1277:1277:1277) (1128:1128:1128))
        (PORT datac (1511:1511:1511) (1325:1325:1325))
        (PORT datad (2267:2267:2267) (1980:1980:1980))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1542:1542:1542))
        (PORT datab (278:278:278) (289:289:289))
        (PORT datac (234:234:234) (252:252:252))
        (PORT datad (232:232:232) (243:243:243))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (437:437:437))
        (PORT datab (1565:1565:1565) (1315:1315:1315))
        (PORT datac (232:232:232) (250:250:250))
        (PORT datad (235:235:235) (245:245:245))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (918:918:918))
        (PORT datab (1189:1189:1189) (1148:1148:1148))
        (PORT datac (1645:1645:1645) (1490:1490:1490))
        (PORT datad (1091:1091:1091) (950:950:950))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1384:1384:1384))
        (PORT datab (1725:1725:1725) (1530:1530:1530))
        (PORT datac (934:934:934) (878:878:878))
        (PORT datad (858:858:858) (764:764:764))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (695:695:695))
        (PORT datab (527:527:527) (478:478:478))
        (PORT datac (247:247:247) (263:263:263))
        (PORT datad (764:764:764) (672:672:672))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1206:1206:1206))
        (PORT datab (1319:1319:1319) (1191:1191:1191))
        (PORT datac (1262:1262:1262) (1136:1136:1136))
        (PORT datad (1460:1460:1460) (1265:1265:1265))
        (IOPATH dataa combout (408:408:408) (450:450:450))
        (IOPATH datab combout (415:415:415) (453:453:453))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (290:290:290))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (1123:1123:1123) (924:924:924))
        (PORT datad (234:234:234) (245:245:245))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (766:766:766))
        (PORT datab (1082:1082:1082) (912:912:912))
        (PORT datad (788:788:788) (681:681:681))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal122\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (711:711:711))
        (PORT datac (738:738:738) (616:616:616))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (1898:1898:1898))
        (PORT datab (597:597:597) (520:520:520))
        (PORT datac (1465:1465:1465) (1350:1350:1350))
        (PORT datad (852:852:852) (744:744:744))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[32\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1487:1487:1487))
        (PORT datac (2163:2163:2163) (1836:1836:1836))
        (PORT datad (1009:1009:1009) (931:931:931))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (790:790:790))
        (PORT datab (606:606:606) (531:531:531))
        (PORT datac (1251:1251:1251) (1131:1131:1131))
        (PORT datad (1116:1116:1116) (1095:1095:1095))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (990:990:990))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (473:473:473) (438:438:438))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2146:2146:2146))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1854:1854:1854))
        (PORT datab (950:950:950) (835:835:835))
        (PORT datac (1272:1272:1272) (1193:1193:1193))
        (PORT datad (1206:1206:1206) (1062:1062:1062))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (1848:1848:1848))
        (PORT datab (954:954:954) (839:839:839))
        (PORT datac (241:241:241) (262:262:262))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_uncond_cti_non_br\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (701:701:701))
        (PORT datab (889:889:889) (767:767:767))
        (PORT datac (812:812:812) (700:700:700))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1126:1126:1126))
        (PORT datab (1648:1648:1648) (1479:1479:1479))
        (PORT datac (1167:1167:1167) (1029:1029:1029))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1360:1360:1360))
        (PORT datab (1547:1547:1547) (1384:1384:1384))
        (PORT datac (258:258:258) (283:283:283))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1895:1895:1895) (1649:1649:1649))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1132:1132:1132))
        (PORT datab (1593:1593:1593) (1406:1406:1406))
        (PORT datac (1526:1526:1526) (1339:1339:1339))
        (PORT datad (1755:1755:1755) (1588:1588:1588))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2656:2656:2656) (2266:2266:2266))
        (PORT datac (910:910:910) (835:835:835))
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1191:1191:1191))
        (PORT datab (1933:1933:1933) (1683:1683:1683))
        (PORT datac (512:512:512) (439:439:439))
        (PORT datad (1413:1413:1413) (1301:1301:1301))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT asdata (703:703:703) (765:765:765))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2384:2384:2384) (2125:2125:2125))
        (PORT datac (1933:1933:1933) (1689:1689:1689))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[29\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (875:875:875) (753:753:753))
        (PORT datac (2966:2966:2966) (2569:2569:2569))
        (PORT datad (1810:1810:1810) (1496:1496:1496))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (PORT ena (2059:2059:2059) (1893:1893:1893))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (667:667:667))
        (PORT datab (1531:1531:1531) (1317:1317:1317))
        (PORT datad (824:824:824) (688:688:688))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1523:1523:1523) (1362:1362:1362))
        (PORT clrn (2137:2137:2137) (2070:2070:2070))
        (PORT sload (1825:1825:1825) (1702:1702:1702))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[5\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (682:682:682))
        (PORT datab (472:472:472) (407:407:407))
        (PORT datad (2181:2181:2181) (1830:1830:1830))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1027:1027:1027))
        (PORT datab (1236:1236:1236) (1077:1077:1077))
        (PORT datad (1179:1179:1179) (1055:1055:1055))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1289:1289:1289) (1240:1240:1240))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT sclr (2212:2212:2212) (2030:2030:2030))
        (PORT sload (2487:2487:2487) (2419:2419:2419))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (1801:1801:1801))
        (PORT datab (1663:1663:1663) (1442:1442:1442))
        (PORT datac (1659:1659:1659) (1483:1483:1483))
        (PORT datad (1549:1549:1549) (1364:1364:1364))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4601:4601:4601) (4115:4115:4115))
        (PORT datab (1673:1673:1673) (1497:1497:1497))
        (PORT datac (1817:1817:1817) (1602:1602:1602))
        (PORT datad (2407:2407:2407) (2006:2006:2006))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4196:4196:4196))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (9687:9687:9687) (10747:10747:10747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (5723:5723:5723))
        (PORT d[1] (4729:4729:4729) (4067:4067:4067))
        (PORT d[2] (8407:8407:8407) (7502:7502:7502))
        (PORT d[3] (6359:6359:6359) (5533:5533:5533))
        (PORT d[4] (5757:5757:5757) (5053:5053:5053))
        (PORT d[5] (1876:1876:1876) (1579:1579:1579))
        (PORT d[6] (2160:2160:2160) (1833:1833:1833))
        (PORT d[7] (3564:3564:3564) (3247:3247:3247))
        (PORT d[8] (2590:2590:2590) (2206:2206:2206))
        (PORT d[9] (4451:4451:4451) (3925:3925:3925))
        (PORT d[10] (4067:4067:4067) (3526:3526:3526))
        (PORT d[11] (1994:1994:1994) (1744:1744:1744))
        (PORT d[12] (5547:5547:5547) (4757:4757:4757))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (9683:9683:9683) (10743:10743:10743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (2748:2748:2748))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (9683:9683:9683) (10743:10743:10743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2533:2533:2533))
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT ena (9687:9687:9687) (10747:10747:10747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2503:2503:2503))
        (PORT d[0] (9687:9687:9687) (10747:10747:10747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (2923:2923:2923))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (11556:11556:11556) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (3788:3788:3788))
        (PORT d[1] (9673:9673:9673) (8505:8505:8505))
        (PORT d[2] (9625:9625:9625) (8530:8530:8530))
        (PORT d[3] (10462:10462:10462) (9324:9324:9324))
        (PORT d[4] (6930:6930:6930) (6009:6009:6009))
        (PORT d[5] (3521:3521:3521) (2975:2975:2975))
        (PORT d[6] (7712:7712:7712) (6720:6720:6720))
        (PORT d[7] (4773:4773:4773) (4347:4347:4347))
        (PORT d[8] (5439:5439:5439) (4855:4855:4855))
        (PORT d[9] (4422:4422:4422) (3948:3948:3948))
        (PORT d[10] (9605:9605:9605) (8477:8477:8477))
        (PORT d[11] (4956:4956:4956) (4481:4481:4481))
        (PORT d[12] (6775:6775:6775) (6078:6078:6078))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (11552:11552:11552) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (4511:4511:4511))
        (PORT clk (2487:2487:2487) (2514:2514:2514))
        (PORT ena (11552:11552:11552) (12902:12902:12902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1895:1895:1895))
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT ena (11556:11556:11556) (12906:12906:12906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (PORT d[0] (11556:11556:11556) (12906:12906:12906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1050:1050:1050))
        (PORT datab (1673:1673:1673) (1496:1496:1496))
        (PORT datac (1815:1815:1815) (1599:1599:1599))
        (PORT datad (2297:2297:2297) (2045:2045:2045))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4050:4050:4050))
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT ena (10812:10812:10812) (12091:12091:12091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4093:4093:4093))
        (PORT d[1] (9823:9823:9823) (8519:8519:8519))
        (PORT d[2] (10064:10064:10064) (9050:9050:9050))
        (PORT d[3] (10381:10381:10381) (9293:9293:9293))
        (PORT d[4] (7749:7749:7749) (6702:6702:6702))
        (PORT d[5] (3555:3555:3555) (2990:2990:2990))
        (PORT d[6] (7903:7903:7903) (7037:7037:7037))
        (PORT d[7] (3676:3676:3676) (3327:3327:3327))
        (PORT d[8] (5844:5844:5844) (5220:5220:5220))
        (PORT d[9] (3166:3166:3166) (2657:2657:2657))
        (PORT d[10] (6778:6778:6778) (6027:6027:6027))
        (PORT d[11] (5782:5782:5782) (5224:5224:5224))
        (PORT d[12] (2787:2787:2787) (2325:2325:2325))
        (PORT clk (2469:2469:2469) (2500:2500:2500))
        (PORT ena (10808:10808:10808) (12087:12087:12087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5098:5098:5098))
        (PORT clk (2469:2469:2469) (2500:2500:2500))
        (PORT ena (10808:10808:10808) (12087:12087:12087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1462:1462:1462))
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT ena (10812:10812:10812) (12091:12091:12091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2504:2504:2504))
        (PORT d[0] (10812:10812:10812) (12091:12091:12091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (3893:3893:3893))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (9673:9673:9673) (10740:10740:10740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6386:6386:6386) (5716:5716:5716))
        (PORT d[1] (4300:4300:4300) (3722:3722:3722))
        (PORT d[2] (7974:7974:7974) (7124:7124:7124))
        (PORT d[3] (6354:6354:6354) (5521:5521:5521))
        (PORT d[4] (5722:5722:5722) (5023:5023:5023))
        (PORT d[5] (1835:1835:1835) (1547:1547:1547))
        (PORT d[6] (2550:2550:2550) (2178:2178:2178))
        (PORT d[7] (3581:3581:3581) (3257:3257:3257))
        (PORT d[8] (6188:6188:6188) (5551:5551:5551))
        (PORT d[9] (4492:4492:4492) (3959:3959:3959))
        (PORT d[10] (4098:4098:4098) (3552:3552:3552))
        (PORT d[11] (2337:2337:2337) (2038:2038:2038))
        (PORT d[12] (5525:5525:5525) (4726:4726:4726))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (9669:9669:9669) (10736:10736:10736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4757:4757:4757) (4391:4391:4391))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (9669:9669:9669) (10736:10736:10736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (1856:1856:1856))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (9673:9673:9673) (10740:10740:10740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT d[0] (9673:9673:9673) (10740:10740:10740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1491:1491:1491))
        (PORT datab (1671:1671:1671) (1495:1495:1495))
        (PORT datac (1808:1808:1808) (1591:1591:1591))
        (PORT datad (1532:1532:1532) (1304:1304:1304))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (4282:4282:4282) (3873:3873:3873))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (853:853:853))
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT ena (6375:6375:6375) (7040:7040:7040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (829:829:829))
        (PORT d[1] (7808:7808:7808) (6877:6877:6877))
        (PORT d[2] (8339:8339:8339) (7366:7366:7366))
        (PORT d[3] (1979:1979:1979) (1697:1697:1697))
        (PORT d[4] (2652:2652:2652) (2304:2304:2304))
        (PORT d[5] (2088:2088:2088) (1854:1854:1854))
        (PORT d[6] (1236:1236:1236) (1095:1095:1095))
        (PORT d[7] (1262:1262:1262) (1127:1127:1127))
        (PORT d[8] (6487:6487:6487) (5752:5752:5752))
        (PORT d[9] (3697:3697:3697) (3247:3247:3247))
        (PORT d[10] (4154:4154:4154) (3607:3607:3607))
        (PORT d[11] (7386:7386:7386) (6613:6613:6613))
        (PORT d[12] (5222:5222:5222) (4540:4540:4540))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (6371:6371:6371) (7036:7036:7036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2037:2037:2037))
        (PORT clk (2479:2479:2479) (2509:2509:2509))
        (PORT ena (6371:6371:6371) (7036:7036:7036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2868:2868:2868))
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT ena (6375:6375:6375) (7040:7040:7040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2513:2513:2513))
        (PORT d[0] (6375:6375:6375) (7040:7040:7040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1827:1827:1827))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (PORT ena (4883:4883:4883) (5387:5387:5387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (1962:1962:1962))
        (PORT d[1] (9945:9945:9945) (8742:8742:8742))
        (PORT d[2] (3379:3379:3379) (2893:2893:2893))
        (PORT d[3] (2997:2997:2997) (2577:2577:2577))
        (PORT d[4] (4096:4096:4096) (3554:3554:3554))
        (PORT d[5] (9182:9182:9182) (8216:8216:8216))
        (PORT d[6] (3598:3598:3598) (3070:3070:3070))
        (PORT d[7] (7010:7010:7010) (6525:6525:6525))
        (PORT d[8] (6977:6977:6977) (6195:6195:6195))
        (PORT d[9] (6338:6338:6338) (5603:5603:5603))
        (PORT d[10] (4673:4673:4673) (3999:3999:3999))
        (PORT d[11] (6190:6190:6190) (5460:5460:5460))
        (PORT d[12] (5404:5404:5404) (4834:4834:4834))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT ena (4879:4879:4879) (5383:5383:5383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (1987:1987:1987))
        (PORT clk (2527:2527:2527) (2553:2553:2553))
        (PORT ena (4879:4879:4879) (5383:5383:5383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3009:3009:3009))
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (PORT ena (4883:4883:4883) (5387:5387:5387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (PORT d[0] (4883:4883:4883) (5387:5387:5387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1437:1437:1437))
        (PORT datab (407:407:407) (486:486:486))
        (PORT datac (1815:1815:1815) (1500:1500:1500))
        (PORT datad (1926:1926:1926) (1649:1649:1649))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1172:1172:1172))
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT ena (6710:6710:6710) (7416:7416:7416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1562:1562:1562))
        (PORT d[1] (7428:7428:7428) (6543:6543:6543))
        (PORT d[2] (7971:7971:7971) (7056:7056:7056))
        (PORT d[3] (2329:2329:2329) (2001:2001:2001))
        (PORT d[4] (6402:6402:6402) (5579:5579:5579))
        (PORT d[5] (1651:1651:1651) (1467:1467:1467))
        (PORT d[6] (7837:7837:7837) (6866:6866:6866))
        (PORT d[7] (6001:6001:6001) (5417:5417:5417))
        (PORT d[8] (6156:6156:6156) (5474:5474:5474))
        (PORT d[9] (5223:5223:5223) (4643:4643:4643))
        (PORT d[10] (3750:3750:3750) (3247:3247:3247))
        (PORT d[11] (7063:7063:7063) (6332:6332:6332))
        (PORT d[12] (5216:5216:5216) (4521:4521:4521))
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT ena (6706:6706:6706) (7412:7412:7412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (4778:4778:4778))
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT ena (6706:6706:6706) (7412:7412:7412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2531:2531:2531))
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT ena (6710:6710:6710) (7416:7416:7416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT d[0] (6710:6710:6710) (7416:7416:7416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1194:1194:1194))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT ena (5328:5328:5328) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1227:1227:1227))
        (PORT d[1] (1677:1677:1677) (1475:1475:1475))
        (PORT d[2] (3790:3790:3790) (3270:3270:3270))
        (PORT d[3] (1938:1938:1938) (1663:1663:1663))
        (PORT d[4] (3324:3324:3324) (2872:2872:2872))
        (PORT d[5] (9490:9490:9490) (8497:8497:8497))
        (PORT d[6] (4373:4373:4373) (3766:3766:3766))
        (PORT d[7] (7500:7500:7500) (6972:6972:6972))
        (PORT d[8] (4552:4552:4552) (4007:4007:4007))
        (PORT d[9] (3115:3115:3115) (2739:2739:2739))
        (PORT d[10] (5488:5488:5488) (4717:4717:4717))
        (PORT d[11] (1978:1978:1978) (1682:1682:1682))
        (PORT d[12] (2634:2634:2634) (2298:2298:2298))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT ena (5324:5324:5324) (5857:5857:5857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1316:1316:1316))
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (PORT ena (5324:5324:5324) (5857:5857:5857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2758:2758:2758))
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT ena (5328:5328:5328) (5861:5861:5861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2544:2544:2544))
        (PORT d[0] (5328:5328:5328) (5861:5861:5861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1528:1528:1528))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (1683:1683:1683) (1477:1477:1477))
        (PORT datac (360:360:360) (449:449:449))
        (PORT datad (856:856:856) (734:734:734))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (2856:2856:2856))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT ena (11040:11040:11040) (12263:12263:12263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5627:5627:5627) (4993:4993:4993))
        (PORT d[1] (3693:3693:3693) (3173:3173:3173))
        (PORT d[2] (4487:4487:4487) (3912:3912:3912))
        (PORT d[3] (2688:2688:2688) (2327:2327:2327))
        (PORT d[4] (4930:4930:4930) (4293:4293:4293))
        (PORT d[5] (7451:7451:7451) (6597:6597:6597))
        (PORT d[6] (2514:2514:2514) (2148:2148:2148))
        (PORT d[7] (7993:7993:7993) (7322:7322:7322))
        (PORT d[8] (2718:2718:2718) (2326:2326:2326))
        (PORT d[9] (2573:2573:2573) (2234:2234:2234))
        (PORT d[10] (4444:4444:4444) (3880:3880:3880))
        (PORT d[11] (4955:4955:4955) (4446:4446:4446))
        (PORT d[12] (3523:3523:3523) (3065:3065:3065))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (11036:11036:11036) (12259:12259:12259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2074:2074:2074))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (11036:11036:11036) (12259:12259:12259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2715:2715:2715))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT ena (11040:11040:11040) (12263:12263:12263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT d[0] (11040:11040:11040) (12263:12263:12263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (840:840:840))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT ena (6236:6236:6236) (6943:6943:6943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1540:1540:1540))
        (PORT d[1] (1282:1282:1282) (1109:1109:1109))
        (PORT d[2] (4222:4222:4222) (3646:3646:3646))
        (PORT d[3] (1494:1494:1494) (1290:1290:1290))
        (PORT d[4] (1355:1355:1355) (1189:1189:1189))
        (PORT d[5] (1649:1649:1649) (1462:1462:1462))
        (PORT d[6] (4783:4783:4783) (4127:4127:4127))
        (PORT d[7] (7824:7824:7824) (7262:7262:7262))
        (PORT d[8] (1540:1540:1540) (1318:1318:1318))
        (PORT d[9] (3527:3527:3527) (3100:3100:3100))
        (PORT d[10] (4974:4974:4974) (4329:4329:4329))
        (PORT d[11] (2402:2402:2402) (2062:2062:2062))
        (PORT d[12] (3052:3052:3052) (2668:2668:2668))
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT ena (6232:6232:6232) (6939:6939:6939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1290:1290:1290))
        (PORT clk (2508:2508:2508) (2536:2536:2536))
        (PORT ena (6232:6232:6232) (6939:6939:6939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3711:3711:3711))
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT ena (6236:6236:6236) (6943:6943:6943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2540:2540:2540))
        (PORT d[0] (6236:6236:6236) (6943:6943:6943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (2885:2885:2885))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT ena (5573:5573:5573) (6185:6185:6185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (4603:4603:4603))
        (PORT d[1] (2923:2923:2923) (2506:2506:2506))
        (PORT d[2] (4484:4484:4484) (3901:3901:3901))
        (PORT d[3] (2711:2711:2711) (2356:2356:2356))
        (PORT d[4] (4960:4960:4960) (4315:4315:4315))
        (PORT d[5] (7110:7110:7110) (6289:6289:6289))
        (PORT d[6] (5500:5500:5500) (4799:4799:4799))
        (PORT d[7] (7992:7992:7992) (7321:7321:7321))
        (PORT d[8] (2676:2676:2676) (2292:2292:2292))
        (PORT d[9] (2235:2235:2235) (1922:1922:1922))
        (PORT d[10] (4107:4107:4107) (3579:3579:3579))
        (PORT d[11] (4476:4476:4476) (4027:4027:4027))
        (PORT d[12] (3106:3106:3106) (2690:2690:2690))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5569:5569:5569) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (5136:5136:5136))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5569:5569:5569) (6181:6181:6181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2716:2716:2716))
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT ena (5573:5573:5573) (6185:6185:6185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2549:2549:2549))
        (PORT d[0] (5573:5573:5573) (6185:6185:6185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1533:1533:1533))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1555:1555:1555))
        (PORT datab (1672:1672:1672) (1495:1495:1495))
        (PORT datac (1810:1810:1810) (1594:1594:1594))
        (PORT datad (1943:1943:1943) (1682:1682:1682))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (3882:3882:3882))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (9335:9335:9335) (10358:10358:10358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6012:6012:6012) (5387:5387:5387))
        (PORT d[1] (5118:5118:5118) (4419:4419:4419))
        (PORT d[2] (7950:7950:7950) (7096:7096:7096))
        (PORT d[3] (5985:5985:5985) (5206:5206:5206))
        (PORT d[4] (5315:5315:5315) (4655:4655:4655))
        (PORT d[5] (4164:4164:4164) (3577:3577:3577))
        (PORT d[6] (2563:2563:2563) (2198:2198:2198))
        (PORT d[7] (5876:5876:5876) (5327:5327:5327))
        (PORT d[8] (6168:6168:6168) (5530:5530:5530))
        (PORT d[9] (4054:4054:4054) (3568:3568:3568))
        (PORT d[10] (3672:3672:3672) (3173:3173:3173))
        (PORT d[11] (2369:2369:2369) (2086:2086:2086))
        (PORT d[12] (5182:5182:5182) (4437:4437:4437))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (9331:9331:9331) (10354:10354:10354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3067:3067:3067))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (9331:9331:9331) (10354:10354:10354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2125:2125:2125))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (9335:9335:9335) (10358:10358:10358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT d[0] (9335:9335:9335) (10358:10358:10358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (1718:1718:1718))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1816:1816:1816) (1600:1600:1600))
        (PORT datad (1483:1483:1483) (1280:1280:1280))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1433:1433:1433))
        (PORT datab (4505:4505:4505) (4057:4057:4057))
        (PORT datac (4282:4282:4282) (3874:3874:3874))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[0\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (4465:4465:4465) (4026:4026:4026))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (822:822:822) (735:735:735))
        (PORT datad (1221:1221:1221) (1088:1088:1088))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (848:848:848) (786:786:786))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1304:1304:1304))
        (PORT datab (284:284:284) (297:297:297))
        (PORT datad (865:865:865) (793:793:793))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1276:1276:1276))
        (PORT datab (340:340:340) (395:395:395))
        (PORT datac (1155:1155:1155) (982:982:982))
        (PORT datad (300:300:300) (355:355:355))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (389:389:389))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1294:1294:1294) (1177:1177:1177))
        (PORT sload (2083:2083:2083) (2321:2321:2321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT asdata (1534:1534:1534) (1368:1368:1368))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2142:2142:2142) (2073:2073:2073))
        (PORT ena (1605:1605:1605) (1455:1455:1455))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (987:987:987) (956:956:956))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (576:576:576))
        (PORT datab (879:879:879) (820:820:820))
        (PORT datad (355:355:355) (397:397:397))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (419:419:419))
        (PORT datab (400:400:400) (444:444:444))
        (PORT datac (1826:1826:1826) (1533:1533:1533))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT asdata (1306:1306:1306) (1202:1202:1202))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1024:1024:1024))
        (PORT datac (510:510:510) (515:515:515))
        (PORT datad (455:455:455) (383:383:383))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (779:779:779) (695:695:695))
        (PORT datac (839:839:839) (741:741:741))
        (PORT datad (1638:1638:1638) (1401:1401:1401))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1724:1724:1724))
        (PORT datab (2382:2382:2382) (2122:2122:2122))
        (PORT datad (465:465:465) (388:388:388))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[0\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1135:1135:1135))
        (PORT datab (1874:1874:1874) (1540:1540:1540))
        (PORT datac (228:228:228) (243:243:243))
        (PORT datad (820:820:820) (718:718:718))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (PORT ena (2059:2059:2059) (1893:1893:1893))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1574:1574:1574))
        (PORT datac (2026:2026:2026) (1849:1849:1849))
        (PORT datad (1573:1573:1573) (1412:1412:1412))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (697:697:697))
        (PORT datab (923:923:923) (870:870:870))
        (PORT datac (256:256:256) (274:274:274))
        (PORT datad (250:250:250) (267:267:267))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1231:1231:1231))
        (PORT datab (1782:1782:1782) (1625:1625:1625))
        (PORT datac (2014:2014:2014) (1803:1803:1803))
        (PORT datad (795:795:795) (713:713:713))
        (IOPATH dataa combout (375:375:375) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1044:1044:1044))
        (PORT datab (1035:1035:1035) (948:948:948))
        (PORT datac (704:704:704) (592:592:592))
        (PORT datad (256:256:256) (267:267:267))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_force_xor\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (285:285:285))
        (PORT datab (1034:1034:1034) (947:947:947))
        (PORT datac (434:434:434) (379:379:379))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1104:1104:1104))
        (PORT datac (2574:2574:2574) (2157:2157:2157))
        (PORT datad (1837:1837:1837) (1710:1710:1710))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1070:1070:1070))
        (PORT datab (2066:2066:2066) (1852:1852:1852))
        (PORT datac (758:758:758) (604:604:604))
        (PORT datad (233:233:233) (244:244:244))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (916:916:916))
        (PORT datab (1195:1195:1195) (1063:1063:1063))
        (PORT datac (1645:1645:1645) (1490:1490:1490))
        (PORT datad (840:840:840) (741:741:741))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (996:996:996))
        (PORT datab (1169:1169:1169) (998:998:998))
        (PORT datad (560:560:560) (561:561:561))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1275:1275:1275) (1219:1219:1219))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1184:1184:1184))
        (PORT datab (1289:1289:1289) (1158:1158:1158))
        (PORT datac (1125:1125:1125) (1009:1009:1009))
        (PORT datad (2705:2705:2705) (2452:2452:2452))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (2711:2711:2711))
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT ena (11401:11401:11401) (13009:13009:13009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5672:5672:5672) (5076:5076:5076))
        (PORT d[1] (9914:9914:9914) (8594:8594:8594))
        (PORT d[2] (9744:9744:9744) (8782:8782:8782))
        (PORT d[3] (7659:7659:7659) (6789:6789:6789))
        (PORT d[4] (7054:7054:7054) (6150:6150:6150))
        (PORT d[5] (7240:7240:7240) (6093:6093:6093))
        (PORT d[6] (7997:7997:7997) (7210:7210:7210))
        (PORT d[7] (3710:3710:3710) (3397:3397:3397))
        (PORT d[8] (5616:5616:5616) (5119:5119:5119))
        (PORT d[9] (4509:4509:4509) (4053:4053:4053))
        (PORT d[10] (6843:6843:6843) (6143:6143:6143))
        (PORT d[11] (6606:6606:6606) (6071:6071:6071))
        (PORT d[12] (6826:6826:6826) (5922:5922:5922))
        (PORT clk (2438:2438:2438) (2467:2467:2467))
        (PORT ena (11397:11397:11397) (13005:13005:13005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6191:6191:6191) (5828:5828:5828))
        (PORT clk (2438:2438:2438) (2467:2467:2467))
        (PORT ena (11397:11397:11397) (13005:13005:13005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3099:3099:3099))
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT ena (11401:11401:11401) (13009:13009:13009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2471:2471:2471))
        (PORT d[0] (11401:11401:11401) (13009:13009:13009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (1806:1806:1806))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9494:9494:9494) (10479:10479:10479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (4979:4979:4979))
        (PORT d[1] (7514:7514:7514) (6632:6632:6632))
        (PORT d[2] (9383:9383:9383) (8280:8280:8280))
        (PORT d[3] (5864:5864:5864) (5051:5051:5051))
        (PORT d[4] (10025:10025:10025) (8956:8956:8956))
        (PORT d[5] (5226:5226:5226) (4549:4549:4549))
        (PORT d[6] (7633:7633:7633) (6767:6767:6767))
        (PORT d[7] (3423:3423:3423) (3214:3214:3214))
        (PORT d[8] (3852:3852:3852) (3420:3420:3420))
        (PORT d[9] (6136:6136:6136) (5494:5494:5494))
        (PORT d[10] (7055:7055:7055) (6375:6375:6375))
        (PORT d[11] (6711:6711:6711) (6062:6062:6062))
        (PORT d[12] (7654:7654:7654) (6638:6638:6638))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (9490:9490:9490) (10475:10475:10475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3534:3534:3534))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (9490:9490:9490) (10475:10475:10475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3105:3105:3105))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9494:9494:9494) (10479:10479:10479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT d[0] (9494:9494:9494) (10479:10479:10479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1529:1529:1529))
        (PORT datab (3606:3606:3606) (3315:3315:3315))
        (PORT datac (3671:3671:3671) (3052:3052:3052))
        (PORT datad (2801:2801:2801) (2413:2413:2413))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3470:3470:3470))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (11751:11751:11751) (13398:13398:13398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (4689:4689:4689))
        (PORT d[1] (10292:10292:10292) (8930:8930:8930))
        (PORT d[2] (10085:10085:10085) (9087:9087:9087))
        (PORT d[3] (7972:7972:7972) (7070:7070:7070))
        (PORT d[4] (7480:7480:7480) (6531:6531:6531))
        (PORT d[5] (7231:7231:7231) (6093:6093:6093))
        (PORT d[6] (8053:8053:8053) (7264:7264:7264))
        (PORT d[7] (4071:4071:4071) (3728:3728:3728))
        (PORT d[8] (5606:5606:5606) (5115:5115:5115))
        (PORT d[9] (4428:4428:4428) (3949:3949:3949))
        (PORT d[10] (7257:7257:7257) (6514:6514:6514))
        (PORT d[11] (6957:6957:6957) (6295:6295:6295))
        (PORT d[12] (7163:7163:7163) (6213:6213:6213))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (11747:11747:11747) (13394:13394:13394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8061:8061:8061) (7314:7314:7314))
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (PORT ena (11747:11747:11747) (13394:13394:13394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3485:3485:3485))
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT ena (11751:11751:11751) (13398:13398:13398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2492:2492:2492))
        (PORT d[0] (11751:11751:11751) (13398:13398:13398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3083:3083:3083))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (11393:11393:11393) (13001:13001:13001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (4757:4757:4757))
        (PORT d[1] (9557:9557:9557) (8264:8264:8264))
        (PORT d[2] (9733:9733:9733) (8772:8772:8772))
        (PORT d[3] (7575:7575:7575) (6712:6712:6712))
        (PORT d[4] (6709:6709:6709) (5855:5855:5855))
        (PORT d[5] (6831:6831:6831) (5733:5733:5733))
        (PORT d[6] (7648:7648:7648) (6896:6896:6896))
        (PORT d[7] (3671:3671:3671) (3362:3362:3362))
        (PORT d[8] (5257:5257:5257) (4806:4806:4806))
        (PORT d[9] (5732:5732:5732) (5148:5148:5148))
        (PORT d[10] (6499:6499:6499) (5828:5828:5828))
        (PORT d[11] (6238:6238:6238) (5751:5751:5751))
        (PORT d[12] (6390:6390:6390) (5534:5534:5534))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (11389:11389:11389) (12997:12997:12997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4269:4269:4269))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (11389:11389:11389) (12997:12997:12997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3124:3124:3124))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (11393:11393:11393) (13001:13001:13001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT d[0] (11393:11393:11393) (13001:13001:13001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2198:2198:2198))
        (PORT datab (2843:2843:2843) (2451:2451:2451))
        (PORT datac (3556:3556:3556) (3276:3276:3276))
        (PORT datad (2074:2074:2074) (1887:1887:1887))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (4666:4666:4666) (4230:4230:4230))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3300:3300:3300))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (11752:11752:11752) (13399:13399:13399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (4720:4720:4720))
        (PORT d[1] (9916:9916:9916) (8610:8610:8610))
        (PORT d[2] (10125:10125:10125) (9121:9121:9121))
        (PORT d[3] (8044:8044:8044) (7131:7131:7131))
        (PORT d[4] (7103:7103:7103) (6221:6221:6221))
        (PORT d[5] (7632:7632:7632) (6444:6444:6444))
        (PORT d[6] (8401:8401:8401) (7577:7577:7577))
        (PORT d[7] (4153:4153:4153) (3802:3802:3802))
        (PORT d[8] (5247:5247:5247) (4816:4816:4816))
        (PORT d[9] (4531:4531:4531) (4073:4073:4073))
        (PORT d[10] (7601:7601:7601) (6809:6809:6809))
        (PORT d[11] (6920:6920:6920) (6262:6262:6262))
        (PORT d[12] (7208:7208:7208) (6259:6259:6259))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (11748:11748:11748) (13395:13395:13395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4413:4413:4413))
        (PORT clk (2464:2464:2464) (2494:2494:2494))
        (PORT ena (11748:11748:11748) (13395:13395:13395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3459:3459:3459))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (11752:11752:11752) (13399:13399:13399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT d[0] (11752:11752:11752) (13399:13399:13399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3089:3089:3089))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (11400:11400:11400) (13008:13008:13008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5658:5658:5658) (5060:5060:5060))
        (PORT d[1] (9873:9873:9873) (8512:8512:8512))
        (PORT d[2] (9704:9704:9704) (8747:8747:8747))
        (PORT d[3] (7588:7588:7588) (6728:6728:6728))
        (PORT d[4] (7075:7075:7075) (6164:6164:6164))
        (PORT d[5] (6832:6832:6832) (5734:5734:5734))
        (PORT d[6] (7618:7618:7618) (6870:6870:6870))
        (PORT d[7] (3751:3751:3751) (3430:3430:3430))
        (PORT d[8] (5226:5226:5226) (4780:4780:4780))
        (PORT d[9] (5660:5660:5660) (5089:5089:5089))
        (PORT d[10] (6458:6458:6458) (5795:5795:5795))
        (PORT d[11] (6238:6238:6238) (5752:5752:5752))
        (PORT d[12] (6795:6795:6795) (5887:5887:5887))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (11396:11396:11396) (13004:13004:13004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7447:7447:7447) (6669:6669:6669))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (11396:11396:11396) (13004:13004:13004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3150:3150:3150))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (11400:11400:11400) (13008:13008:13008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT d[0] (11400:11400:11400) (13008:13008:13008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3436:3436:3436))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (11395:11395:11395) (12993:12993:12993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5055:5055:5055))
        (PORT d[1] (9961:9961:9961) (8637:8637:8637))
        (PORT d[2] (9715:9715:9715) (8757:8757:8757))
        (PORT d[3] (8769:8769:8769) (7804:7804:7804))
        (PORT d[4] (6764:6764:6764) (5910:5910:5910))
        (PORT d[5] (7223:7223:7223) (6084:6084:6084))
        (PORT d[6] (8044:8044:8044) (7254:7254:7254))
        (PORT d[7] (3702:3702:3702) (3393:3393:3393))
        (PORT d[8] (5641:5641:5641) (5141:5141:5141))
        (PORT d[9] (4504:4504:4504) (4047:4047:4047))
        (PORT d[10] (6893:6893:6893) (6187:6187:6187))
        (PORT d[11] (6612:6612:6612) (6078:6078:6078))
        (PORT d[12] (6796:6796:6796) (5896:5896:5896))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (11391:11391:11391) (12989:12989:12989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5721:5721:5721) (5169:5169:5169))
        (PORT clk (2443:2443:2443) (2474:2474:2474))
        (PORT ena (11391:11391:11391) (12989:12989:12989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3079:3079:3079))
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT ena (11395:11395:11395) (12993:12993:12993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2478:2478:2478))
        (PORT d[0] (11395:11395:11395) (12993:12993:12993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1470:1470:1470) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2710:2710:2710))
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT ena (10079:10079:10079) (11285:11285:11285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (4563:4563:4563))
        (PORT d[1] (9060:9060:9060) (7855:7855:7855))
        (PORT d[2] (9344:9344:9344) (8404:8404:8404))
        (PORT d[3] (9643:9643:9643) (8643:8643:8643))
        (PORT d[4] (7241:7241:7241) (6233:6233:6233))
        (PORT d[5] (5103:5103:5103) (4367:4367:4367))
        (PORT d[6] (7123:7123:7123) (6338:6338:6338))
        (PORT d[7] (2423:2423:2423) (2221:2221:2221))
        (PORT d[8] (6276:6276:6276) (5613:5613:5613))
        (PORT d[9] (4087:4087:4087) (3647:3647:3647))
        (PORT d[10] (5992:5992:5992) (5334:5334:5334))
        (PORT d[11] (7870:7870:7870) (7226:7226:7226))
        (PORT d[12] (6431:6431:6431) (5541:5541:5541))
        (PORT clk (2426:2426:2426) (2457:2457:2457))
        (PORT ena (10075:10075:10075) (11281:11281:11281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6017:6017:6017) (5401:5401:5401))
        (PORT clk (2426:2426:2426) (2457:2457:2457))
        (PORT ena (10075:10075:10075) (11281:11281:11281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (1900:1900:1900))
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT ena (10079:10079:10079) (11285:11285:11285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2461:2461:2461))
        (PORT d[0] (10079:10079:10079) (11285:11285:11285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2798:2798:2798) (2384:2384:2384))
        (PORT datab (2843:2843:2843) (2451:2451:2451))
        (PORT datac (3554:3554:3554) (3273:3273:3273))
        (PORT datad (1160:1160:1160) (1002:1002:1002))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1519:1519:1519))
        (PORT datab (3605:3605:3605) (3314:3314:3314))
        (PORT datac (3081:3081:3081) (2544:2544:2544))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2669:2669:2669))
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT ena (10445:10445:10445) (11688:11688:11688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (4912:4912:4912))
        (PORT d[1] (9091:9091:9091) (7897:7897:7897))
        (PORT d[2] (9682:9682:9682) (8712:8712:8712))
        (PORT d[3] (10016:10016:10016) (8974:8974:8974))
        (PORT d[4] (7656:7656:7656) (6600:6600:6600))
        (PORT d[5] (2957:2957:2957) (2445:2445:2445))
        (PORT d[6] (7511:7511:7511) (6684:6684:6684))
        (PORT d[7] (2852:2852:2852) (2599:2599:2599))
        (PORT d[8] (6676:6676:6676) (5974:5974:5974))
        (PORT d[9] (4068:4068:4068) (3626:3626:3626))
        (PORT d[10] (6404:6404:6404) (5690:5690:5690))
        (PORT d[11] (6137:6137:6137) (5545:5545:5545))
        (PORT d[12] (6814:6814:6814) (5884:5884:5884))
        (PORT clk (2452:2452:2452) (2482:2482:2482))
        (PORT ena (10441:10441:10441) (11684:11684:11684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (2732:2732:2732))
        (PORT clk (2452:2452:2452) (2482:2482:2482))
        (PORT ena (10441:10441:10441) (11684:11684:11684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2189:2189:2189))
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT ena (10445:10445:10445) (11688:11688:11688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (PORT d[0] (10445:10445:10445) (11688:11688:11688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2682:2682:2682))
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT ena (10444:10444:10444) (11687:11687:11687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (3480:3480:3480))
        (PORT d[1] (8689:8689:8689) (7545:7545:7545))
        (PORT d[2] (9681:9681:9681) (8711:8711:8711))
        (PORT d[3] (10033:10033:10033) (8981:8981:8981))
        (PORT d[4] (7312:7312:7312) (6285:6285:6285))
        (PORT d[5] (3037:3037:3037) (2503:2503:2503))
        (PORT d[6] (7547:7547:7547) (6711:6711:6711))
        (PORT d[7] (2882:2882:2882) (2625:2625:2625))
        (PORT d[8] (6637:6637:6637) (5938:5938:5938))
        (PORT d[9] (4457:4457:4457) (3970:3970:3970))
        (PORT d[10] (6360:6360:6360) (5657:5657:5657))
        (PORT d[11] (7890:7890:7890) (7249:7249:7249))
        (PORT d[12] (6855:6855:6855) (5917:5917:5917))
        (PORT clk (2447:2447:2447) (2478:2478:2478))
        (PORT ena (10440:10440:10440) (11683:11683:11683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4115:4115:4115))
        (PORT clk (2447:2447:2447) (2478:2478:2478))
        (PORT ena (10440:10440:10440) (11683:11683:11683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (1942:1942:1942))
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT ena (10444:10444:10444) (11687:11687:11687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2482:2482:2482))
        (PORT d[0] (10444:10444:10444) (11687:11687:11687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1475:1475:1475) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3021:3021:3021))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (10052:10052:10052) (11262:11262:11262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4791:4791:4791) (4176:4176:4176))
        (PORT d[1] (8248:8248:8248) (7145:7145:7145))
        (PORT d[2] (8941:8941:8941) (8059:8059:8059))
        (PORT d[3] (9239:9239:9239) (8287:8287:8287))
        (PORT d[4] (6865:6865:6865) (5899:5899:5899))
        (PORT d[5] (3874:3874:3874) (3284:3284:3284))
        (PORT d[6] (6726:6726:6726) (5978:5978:5978))
        (PORT d[7] (2807:2807:2807) (2564:2564:2564))
        (PORT d[8] (5867:5867:5867) (5245:5245:5245))
        (PORT d[9] (4086:4086:4086) (3640:3640:3640))
        (PORT d[10] (5653:5653:5653) (5022:5022:5022))
        (PORT d[11] (7057:7057:7057) (6517:6517:6517))
        (PORT d[12] (5920:5920:5920) (5087:5087:5087))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (10048:10048:10048) (11258:11258:11258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (4308:4308:4308))
        (PORT clk (2434:2434:2434) (2463:2463:2463))
        (PORT ena (10048:10048:10048) (11258:11258:11258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1885:1885:1885))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (10052:10052:10052) (11262:11262:11262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT d[0] (10052:10052:10052) (11262:11262:11262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2690:2690:2690))
        (PORT clk (2424:2424:2424) (2454:2454:2454))
        (PORT ena (10078:10078:10078) (11284:11284:11284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5217:5217:5217) (4557:4557:4557))
        (PORT d[1] (8292:8292:8292) (7185:7185:7185))
        (PORT d[2] (8915:8915:8915) (8057:8057:8057))
        (PORT d[3] (9681:9681:9681) (8675:8675:8675))
        (PORT d[4] (6922:6922:6922) (5934:5934:5934))
        (PORT d[5] (5145:5145:5145) (4399:4399:4399))
        (PORT d[6] (6744:6744:6744) (5999:5999:5999))
        (PORT d[7] (2856:2856:2856) (2606:2606:2606))
        (PORT d[8] (6237:6237:6237) (5577:5577:5577))
        (PORT d[9] (4126:4126:4126) (3682:3682:3682))
        (PORT d[10] (6013:6013:6013) (5326:5326:5326))
        (PORT d[11] (7470:7470:7470) (6880:6880:6880))
        (PORT d[12] (6382:6382:6382) (5498:5498:5498))
        (PORT clk (2421:2421:2421) (2450:2450:2450))
        (PORT ena (10074:10074:10074) (11280:11280:11280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7514:7514:7514) (6704:6704:6704))
        (PORT clk (2421:2421:2421) (2450:2450:2450))
        (PORT ena (10074:10074:10074) (11280:11280:11280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2264:2264:2264))
        (PORT clk (2424:2424:2424) (2454:2454:2454))
        (PORT ena (10078:10078:10078) (11284:11284:11284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2454:2454:2454))
        (PORT d[0] (10078:10078:10078) (11284:11284:11284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1921:1921:1921) (1648:1648:1648))
        (PORT datab (3599:3599:3599) (3308:3308:3308))
        (PORT datac (1145:1145:1145) (981:981:981))
        (PORT datad (2803:2803:2803) (2414:2414:2414))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1107:1107:1107))
        (PORT datab (832:832:832) (705:705:705))
        (PORT datac (3554:3554:3554) (3273:3273:3273))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (4536:4536:4536) (4021:4021:4021))
        (PORT datac (4669:4669:4669) (4233:4233:4233))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4714:4714:4714) (4273:4273:4273))
        (PORT datab (2844:2844:2844) (2452:2452:2452))
        (PORT datac (3552:3552:3552) (3272:3272:3272))
        (PORT datad (2886:2886:2886) (2441:2441:2441))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (413:413:413))
        (PORT datab (4537:4537:4537) (4022:4022:4022))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (393:393:393))
        (PORT datab (318:318:318) (373:373:373))
        (PORT datac (841:841:841) (733:733:733))
        (PORT datad (1455:1455:1455) (1220:1220:1220))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1727:1727:1727))
        (PORT datab (875:875:875) (753:753:753))
        (PORT datad (2341:2341:2341) (2085:2085:2085))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[4\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1981:1981:1981) (1732:1732:1732))
        (PORT datab (1872:1872:1872) (1537:1537:1537))
        (PORT datac (731:731:731) (625:625:625))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (PORT ena (2059:2059:2059) (1893:1893:1893))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (1882:1882:1882))
        (PORT datab (1336:1336:1336) (1184:1184:1184))
        (PORT datac (1666:1666:1666) (1523:1523:1523))
        (PORT datad (1576:1576:1576) (1415:1415:1415))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (788:788:788))
        (PORT datab (1240:1240:1240) (1102:1102:1102))
        (PORT datac (901:901:901) (846:846:846))
        (PORT datad (541:541:541) (488:488:488))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (436:436:436))
        (PORT datac (916:916:916) (851:851:851))
        (PORT datad (939:939:939) (888:888:888))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1768:1768:1768))
        (PORT datab (1264:1264:1264) (1127:1127:1127))
        (PORT datad (2100:2100:2100) (1880:1880:1880))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (658:658:658))
        (PORT datab (811:811:811) (689:689:689))
        (PORT datac (1621:1621:1621) (1451:1451:1451))
        (PORT datad (440:440:440) (376:376:376))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1108:1108:1108))
        (PORT datab (1316:1316:1316) (1153:1153:1153))
        (PORT datac (1213:1213:1213) (1095:1095:1095))
        (PORT datad (2105:2105:2105) (1886:1886:1886))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (295:295:295))
        (PORT datab (282:282:282) (295:295:295))
        (PORT datac (454:454:454) (393:393:393))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1545:1545:1545) (1381:1381:1381))
        (PORT datad (1501:1501:1501) (1317:1317:1317))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1582:1582:1582) (1384:1384:1384))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1103:1103:1103))
        (PORT datab (974:974:974) (904:904:904))
        (PORT datac (1455:1455:1455) (1278:1278:1278))
        (PORT datad (1804:1804:1804) (1557:1557:1557))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (930:930:930))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (1181:1181:1181) (998:998:998))
        (PORT datad (1109:1109:1109) (907:907:907))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (585:585:585))
        (PORT datab (1117:1117:1117) (936:936:936))
        (PORT datac (241:241:241) (262:262:262))
        (PORT datad (3021:3021:3021) (2659:2659:2659))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (816:816:816))
        (PORT datab (531:531:531) (436:436:436))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1434:1434:1434) (1243:1243:1243))
        (IOPATH dataa combout (420:420:420) (392:392:392))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1348:1348:1348))
        (PORT datab (2078:2078:2078) (1766:1766:1766))
        (PORT datac (1439:1439:1439) (1192:1192:1192))
        (PORT datad (1551:1551:1551) (1311:1311:1311))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (PORT ena (1909:1909:1909) (1678:1678:1678))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (958:958:958) (855:855:855))
        (PORT datac (840:840:840) (767:767:767))
        (PORT datad (760:760:760) (618:618:618))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (843:843:843))
        (PORT datab (921:921:921) (808:808:808))
        (PORT datac (560:560:560) (544:544:544))
        (PORT datad (526:526:526) (497:497:497))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (1180:1180:1180) (1095:1095:1095))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (585:585:585))
        (PORT datab (396:396:396) (439:439:439))
        (PORT datad (336:336:336) (377:377:377))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (752:752:752))
        (PORT datab (910:910:910) (753:753:753))
        (PORT datac (838:838:838) (772:772:772))
        (PORT datad (441:441:441) (380:380:380))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT asdata (1271:1271:1271) (1170:1170:1170))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1248:1248:1248))
        (PORT datab (923:923:923) (802:802:802))
        (PORT datac (275:275:275) (338:338:338))
        (PORT datad (882:882:882) (777:777:777))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (792:792:792))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1278:1278:1278))
        (PORT datab (342:342:342) (398:398:398))
        (PORT datac (1149:1149:1149) (974:974:974))
        (PORT datad (302:302:302) (357:357:357))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (383:383:383))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1296:1296:1296) (1171:1171:1171))
        (PORT sload (2083:2083:2083) (2321:2321:2321))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT asdata (1535:1535:1535) (1373:1373:1373))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1293:1293:1293))
        (PORT datab (905:905:905) (814:814:814))
        (PORT datac (276:276:276) (339:339:339))
        (PORT datad (876:876:876) (777:777:777))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (731:731:731))
        (PORT datab (618:618:618) (552:552:552))
        (PORT datac (790:790:790) (691:691:691))
        (PORT datad (791:791:791) (702:702:702))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT ena (1562:1562:1562) (1403:1403:1403))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1925:1925:1925))
        (PORT datab (1222:1222:1222) (1014:1014:1014))
        (PORT datac (1205:1205:1205) (1078:1078:1078))
        (PORT datad (234:234:234) (244:244:244))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1603:1603:1603))
        (PORT datab (1298:1298:1298) (1147:1147:1147))
        (PORT datac (1506:1506:1506) (1318:1318:1318))
        (PORT datad (901:901:901) (829:829:829))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (967:967:967))
        (PORT datac (1264:1264:1264) (1157:1157:1157))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT asdata (747:747:747) (809:809:809))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT ena (1011:1011:1011) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1118:1118:1118))
        (PORT datab (1562:1562:1562) (1344:1344:1344))
        (PORT datad (1544:1544:1544) (1355:1355:1355))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1793:1793:1793) (1546:1546:1546))
        (PORT datac (1517:1517:1517) (1350:1350:1350))
        (PORT datad (1533:1533:1533) (1322:1322:1322))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (765:765:765))
        (PORT datab (590:590:590) (542:542:542))
        (PORT datac (558:558:558) (540:540:540))
        (PORT datad (491:491:491) (475:475:475))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1498:1498:1498) (1328:1328:1328))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (299:299:299))
        (PORT datac (874:874:874) (823:823:823))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|tx_shift_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (546:546:546))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datac (888:888:888) (815:815:815))
        (PORT datad (496:496:496) (473:473:473))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (580:580:580))
        (PORT datab (550:550:550) (539:539:539))
        (PORT datac (541:541:541) (509:509:509))
        (PORT datad (526:526:526) (498:498:498))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (282:282:282))
        (PORT datab (275:275:275) (285:285:285))
        (PORT datac (901:901:901) (832:832:832))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|qualified_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (549:549:549))
        (PORT datab (356:356:356) (417:417:417))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2065:2065:2065))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1896:1896:1896) (1618:1618:1618))
        (PORT datac (1804:1804:1804) (1589:1589:1589))
        (PORT datad (491:491:491) (466:466:466))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1067:1067:1067))
        (PORT datab (273:273:273) (283:283:283))
        (PORT datad (288:288:288) (347:347:347))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (840:840:840))
        (PORT datab (1931:1931:1931) (1661:1661:1661))
        (PORT datac (977:977:977) (931:931:931))
        (PORT datad (819:819:819) (753:753:753))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (381:381:381))
        (PORT datab (2096:2096:2096) (1863:1863:1863))
        (PORT datad (2061:2061:2061) (1712:1712:1712))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2565:2565:2565) (2178:2178:2178))
        (PORT clrn (2127:2127:2127) (2059:2059:2059))
        (PORT sload (2446:2446:2446) (2353:2353:2353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (1952:1952:1952) (1709:1709:1709))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3424:3424:3424))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (14553:14553:14553) (16511:16511:16511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (4358:4358:4358))
        (PORT d[1] (9087:9087:9087) (8105:8105:8105))
        (PORT d[2] (7865:7865:7865) (6952:6952:6952))
        (PORT d[3] (8514:8514:8514) (7551:7551:7551))
        (PORT d[4] (9535:9535:9535) (8158:8158:8158))
        (PORT d[5] (6940:6940:6940) (6060:6060:6060))
        (PORT d[6] (9251:9251:9251) (8123:8123:8123))
        (PORT d[7] (5958:5958:5958) (5429:5429:5429))
        (PORT d[8] (6298:6298:6298) (5691:5691:5691))
        (PORT d[9] (8549:8549:8549) (7286:7286:7286))
        (PORT d[10] (8652:8652:8652) (7675:7675:7675))
        (PORT d[11] (4150:4150:4150) (3781:3781:3781))
        (PORT d[12] (5989:5989:5989) (5424:5424:5424))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (14549:14549:14549) (16507:16507:16507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9118:9118:9118) (7682:7682:7682))
        (PORT clk (2460:2460:2460) (2486:2486:2486))
        (PORT ena (14549:14549:14549) (16507:16507:16507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8122:8122:8122) (6808:6808:6808))
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT ena (14553:14553:14553) (16511:16511:16511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2490:2490:2490))
        (PORT d[0] (14553:14553:14553) (16511:16511:16511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (3843:3843:3843))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (3581:3581:3581) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (3683:3683:3683))
        (PORT d[1] (8108:8108:8108) (7112:7112:7112))
        (PORT d[2] (4468:4468:4468) (3857:3857:3857))
        (PORT d[3] (4739:4739:4739) (4116:4116:4116))
        (PORT d[4] (4583:4583:4583) (4029:4029:4029))
        (PORT d[5] (6800:6800:6800) (6087:6087:6087))
        (PORT d[6] (9364:9364:9364) (8247:8247:8247))
        (PORT d[7] (4609:4609:4609) (4343:4343:4343))
        (PORT d[8] (5649:5649:5649) (5003:5003:5003))
        (PORT d[9] (6297:6297:6297) (5508:5508:5508))
        (PORT d[10] (7595:7595:7595) (6720:6720:6720))
        (PORT d[11] (4608:4608:4608) (4023:4023:4023))
        (PORT d[12] (6217:6217:6217) (5575:5575:5575))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (PORT ena (3577:3577:3577) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (3639:3639:3639))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (PORT ena (3577:3577:3577) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4323:4323:4323))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (3581:3581:3581) (3931:3931:3931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT d[0] (3581:3581:3581) (3931:3931:3931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4532:4532:4532) (4026:4026:4026))
        (PORT datab (3946:3946:3946) (3312:3312:3312))
        (PORT datad (2043:2043:2043) (1660:1660:1660))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3328:3328:3328))
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT ena (14758:14758:14758) (16463:16463:16463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6039:6039:6039) (5415:5415:5415))
        (PORT d[1] (8269:8269:8269) (7302:7302:7302))
        (PORT d[2] (6226:6226:6226) (5459:5459:5459))
        (PORT d[3] (6911:6911:6911) (6123:6123:6123))
        (PORT d[4] (7264:7264:7264) (6304:6304:6304))
        (PORT d[5] (5748:5748:5748) (4991:4991:4991))
        (PORT d[6] (7245:7245:7245) (6214:6214:6214))
        (PORT d[7] (4412:4412:4412) (4041:4041:4041))
        (PORT d[8] (4759:4759:4759) (4313:4313:4313))
        (PORT d[9] (6361:6361:6361) (5485:5485:5485))
        (PORT d[10] (6715:6715:6715) (5937:5937:5937))
        (PORT d[11] (5778:5778:5778) (5319:5319:5319))
        (PORT d[12] (5125:5125:5125) (4599:4599:4599))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (14754:14754:14754) (16459:16459:16459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4508:4508:4508))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (14754:14754:14754) (16459:16459:16459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6678:6678:6678) (5673:5673:5673))
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT ena (14758:14758:14758) (16463:16463:16463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT d[0] (14758:14758:14758) (16463:16463:16463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2665:2665:2665))
        (PORT clk (2455:2455:2455) (2481:2481:2481))
        (PORT ena (13006:13006:13006) (14506:14506:14506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (4708:4708:4708))
        (PORT d[1] (8126:8126:8126) (7103:7103:7103))
        (PORT d[2] (7585:7585:7585) (6673:6673:6673))
        (PORT d[3] (8886:8886:8886) (7902:7902:7902))
        (PORT d[4] (8154:8154:8154) (7139:7139:7139))
        (PORT d[5] (5775:5775:5775) (5014:5014:5014))
        (PORT d[6] (8377:8377:8377) (7276:7276:7276))
        (PORT d[7] (6280:6280:6280) (5709:5709:5709))
        (PORT d[8] (6709:6709:6709) (6022:6022:6022))
        (PORT d[9] (7601:7601:7601) (6597:6597:6597))
        (PORT d[10] (7530:7530:7530) (6644:6644:6644))
        (PORT d[11] (3676:3676:3676) (3308:3308:3308))
        (PORT d[12] (4801:4801:4801) (4307:4307:4307))
        (PORT clk (2452:2452:2452) (2477:2477:2477))
        (PORT ena (13002:13002:13002) (14502:14502:14502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4057:4057:4057))
        (PORT clk (2452:2452:2452) (2477:2477:2477))
        (PORT ena (13002:13002:13002) (14502:14502:14502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7143:7143:7143) (6098:6098:6098))
        (PORT clk (2455:2455:2455) (2481:2481:2481))
        (PORT ena (13006:13006:13006) (14506:14506:14506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2481:2481:2481))
        (PORT d[0] (13006:13006:13006) (14506:14506:14506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2482:2482:2482))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4540:4540:4540) (4034:4034:4034))
        (PORT datab (3779:3779:3779) (3349:3349:3349))
        (PORT datac (2727:2727:2727) (2415:2415:2415))
        (PORT datad (2367:2367:2367) (1996:1996:1996))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (3778:3778:3778) (3347:3347:3347))
        (PORT datac (4636:4636:4636) (4215:4215:4215))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (3847:3847:3847))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT ena (2814:2814:2814) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4000:4000:4000))
        (PORT d[1] (7749:7749:7749) (6800:6800:6800))
        (PORT d[2] (4773:4773:4773) (4138:4138:4138))
        (PORT d[3] (4443:4443:4443) (3877:3877:3877))
        (PORT d[4] (7491:7491:7491) (6772:6772:6772))
        (PORT d[5] (6790:6790:6790) (6076:6076:6076))
        (PORT d[6] (8960:8960:8960) (7899:7899:7899))
        (PORT d[7] (4554:4554:4554) (4289:4289:4289))
        (PORT d[8] (5325:5325:5325) (4717:4717:4717))
        (PORT d[9] (5872:5872:5872) (5133:5133:5133))
        (PORT d[10] (6692:6692:6692) (5912:5912:5912))
        (PORT d[11] (7521:7521:7521) (6939:6939:6939))
        (PORT d[12] (5931:5931:5931) (5314:5314:5314))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (2810:2810:2810) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4517:4517:4517) (3947:3947:3947))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (2810:2810:2810) (3091:3091:3091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (4691:4691:4691))
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT ena (2814:2814:2814) (3095:3095:3095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2521:2521:2521))
        (PORT d[0] (2814:2814:2814) (3095:3095:3095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3508:3508:3508))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT ena (4582:4582:4582) (4961:4961:4961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (5505:5505:5505))
        (PORT d[1] (6068:6068:6068) (5313:5313:5313))
        (PORT d[2] (5434:5434:5434) (4705:4705:4705))
        (PORT d[3] (5868:5868:5868) (5215:5215:5215))
        (PORT d[4] (6029:6029:6029) (5292:5292:5292))
        (PORT d[5] (5929:5929:5929) (5255:5255:5255))
        (PORT d[6] (5939:5939:5939) (5163:5163:5163))
        (PORT d[7] (4882:4882:4882) (4529:4529:4529))
        (PORT d[8] (4403:4403:4403) (4004:4004:4004))
        (PORT d[9] (6761:6761:6761) (5853:5853:5853))
        (PORT d[10] (5483:5483:5483) (4758:4758:4758))
        (PORT d[11] (5911:5911:5911) (5503:5503:5503))
        (PORT d[12] (4691:4691:4691) (4185:4185:4185))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT ena (4578:4578:4578) (4957:4957:4957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (4835:4835:4835))
        (PORT clk (2502:2502:2502) (2525:2525:2525))
        (PORT ena (4578:4578:4578) (4957:4957:4957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5479:5479:5479) (4721:4721:4721))
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT ena (4582:4582:4582) (4961:4961:4961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2529:2529:2529))
        (PORT d[0] (4582:4582:4582) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (3463:3463:3463))
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (PORT ena (7693:7693:7693) (8544:8544:8544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6153:6153:6153) (5538:5538:5538))
        (PORT d[1] (6006:6006:6006) (5235:5235:5235))
        (PORT d[2] (5892:5892:5892) (5126:5126:5126))
        (PORT d[3] (5065:5065:5065) (4477:4477:4477))
        (PORT d[4] (6730:6730:6730) (5856:5856:5856))
        (PORT d[5] (6343:6343:6343) (5634:5634:5634))
        (PORT d[6] (6278:6278:6278) (5455:5455:5455))
        (PORT d[7] (5642:5642:5642) (5216:5216:5216))
        (PORT d[8] (4384:4384:4384) (3979:3979:3979))
        (PORT d[9] (5515:5515:5515) (4826:4826:4826))
        (PORT d[10] (5450:5450:5450) (4716:4716:4716))
        (PORT d[11] (3989:3989:3989) (3604:3604:3604))
        (PORT d[12] (5100:5100:5100) (4542:4542:4542))
        (PORT clk (2478:2478:2478) (2506:2506:2506))
        (PORT ena (7689:7689:7689) (8540:8540:8540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (4582:4582:4582))
        (PORT clk (2478:2478:2478) (2506:2506:2506))
        (PORT ena (7689:7689:7689) (8540:8540:8540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5890:5890:5890) (5140:5140:5140))
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (PORT ena (7693:7693:7693) (8544:8544:8544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (PORT d[0] (7693:7693:7693) (8544:8544:8544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1494:1494:1494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1494:1494:1494))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1672:1672:1672))
        (PORT datab (3774:3774:3774) (3343:3343:3343))
        (PORT datac (1181:1181:1181) (1002:1002:1002))
        (PORT datad (4465:4465:4465) (3976:3976:3976))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3368:3368:3368))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT ena (14773:14773:14773) (16476:16476:16476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5999:5999:5999) (5378:5378:5378))
        (PORT d[1] (8201:8201:8201) (7249:7249:7249))
        (PORT d[2] (6239:6239:6239) (5475:5475:5475))
        (PORT d[3] (6953:6953:6953) (6176:6176:6176))
        (PORT d[4] (6920:6920:6920) (6014:6014:6014))
        (PORT d[5] (5429:5429:5429) (4705:4705:4705))
        (PORT d[6] (7158:7158:7158) (6143:6143:6143))
        (PORT d[7] (4404:4404:4404) (4032:4032:4032))
        (PORT d[8] (5185:5185:5185) (4684:4684:4684))
        (PORT d[9] (6317:6317:6317) (5443:5443:5443))
        (PORT d[10] (7376:7376:7376) (6453:6453:6453))
        (PORT d[11] (5728:5728:5728) (5279:5279:5279))
        (PORT d[12] (5161:5161:5161) (4625:4625:4625))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT ena (14769:14769:14769) (16472:16472:16472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3560:3560:3560))
        (PORT clk (2485:2485:2485) (2508:2508:2508))
        (PORT ena (14769:14769:14769) (16472:16472:16472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (5674:5674:5674))
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT ena (14773:14773:14773) (16476:16476:16476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2512:2512:2512))
        (PORT d[0] (14773:14773:14773) (16476:16476:16476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1496:1496:1496))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4530:4530:4530) (4024:4024:4024))
        (PORT datab (2200:2200:2200) (1785:1785:1785))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (2627:2627:2627) (2342:2342:2342))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3444:3444:3444))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (15261:15261:15261) (17307:17307:17307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5652:5652:5652) (5081:5081:5081))
        (PORT d[1] (9411:9411:9411) (8386:8386:8386))
        (PORT d[2] (7118:7118:7118) (6288:6288:6288))
        (PORT d[3] (7728:7728:7728) (6844:6844:6844))
        (PORT d[4] (9121:9121:9121) (7779:7779:7779))
        (PORT d[5] (6205:6205:6205) (5408:5408:5408))
        (PORT d[6] (8851:8851:8851) (7764:7764:7764))
        (PORT d[7] (4875:4875:4875) (4509:4509:4509))
        (PORT d[8] (5557:5557:5557) (5026:5026:5026))
        (PORT d[9] (8114:8114:8114) (6896:6896:6896))
        (PORT d[10] (7864:7864:7864) (6980:6980:6980))
        (PORT d[11] (5947:5947:5947) (5363:5363:5363))
        (PORT d[12] (5557:5557:5557) (5038:5038:5038))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (15257:15257:15257) (17303:17303:17303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4006:4006:4006))
        (PORT clk (2472:2472:2472) (2501:2501:2501))
        (PORT ena (15257:15257:15257) (17303:17303:17303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7774:7774:7774) (6497:6497:6497))
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT ena (15261:15261:15261) (17307:17307:17307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2505:2505:2505))
        (PORT d[0] (15261:15261:15261) (17307:17307:17307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4176:4176:4176))
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT ena (3255:3255:3255) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3338:3338:3338))
        (PORT d[1] (8480:8480:8480) (7446:7446:7446))
        (PORT d[2] (5184:5184:5184) (4505:4505:4505))
        (PORT d[3] (4370:4370:4370) (3797:3797:3797))
        (PORT d[4] (4171:4171:4171) (3654:3654:3654))
        (PORT d[5] (7628:7628:7628) (6816:6816:6816))
        (PORT d[6] (8113:8113:8113) (7110:7110:7110))
        (PORT d[7] (5019:5019:5019) (4717:4717:4717))
        (PORT d[8] (5008:5008:5008) (4439:4439:4439))
        (PORT d[9] (6685:6685:6685) (5856:5856:5856))
        (PORT d[10] (6305:6305:6305) (5554:5554:5554))
        (PORT d[11] (5347:5347:5347) (4675:4675:4675))
        (PORT d[12] (6586:6586:6586) (5903:5903:5903))
        (PORT clk (2462:2462:2462) (2489:2489:2489))
        (PORT ena (3251:3251:3251) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8825:8825:8825) (8067:8067:8067))
        (PORT clk (2462:2462:2462) (2489:2489:2489))
        (PORT ena (3251:3251:3251) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (6190:6190:6190))
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT ena (3255:3255:3255) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (PORT d[0] (3255:3255:3255) (3582:3582:3582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3507:3507:3507))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (PORT ena (2572:2572:2572) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4056:4056:4056))
        (PORT d[1] (7739:7739:7739) (6786:6786:6786))
        (PORT d[2] (4830:4830:4830) (4174:4174:4174))
        (PORT d[3] (4787:4787:4787) (4169:4169:4169))
        (PORT d[4] (7525:7525:7525) (6800:6800:6800))
        (PORT d[5] (6774:6774:6774) (6057:6057:6057))
        (PORT d[6] (8995:8995:8995) (7925:7925:7925))
        (PORT d[7] (4222:4222:4222) (3982:3982:3982))
        (PORT d[8] (5282:5282:5282) (4681:4681:4681))
        (PORT d[9] (5913:5913:5913) (5168:5168:5168))
        (PORT d[10] (7167:7167:7167) (6341:6341:6341))
        (PORT d[11] (7095:7095:7095) (6578:6578:6578))
        (PORT d[12] (5849:5849:5849) (5250:5250:5250))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (2568:2568:2568) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3115:3115:3115))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (2568:2568:2568) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (4734:4734:4734))
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (PORT ena (2572:2572:2572) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (PORT d[0] (2572:2572:2572) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4505:4505:4505))
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (PORT ena (3497:3497:3497) (3853:3853:3853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3352:3352:3352))
        (PORT d[1] (8481:8481:8481) (7447:7447:7447))
        (PORT d[2] (5510:5510:5510) (4789:4789:4789))
        (PORT d[3] (4431:4431:4431) (3837:3837:3837))
        (PORT d[4] (5368:5368:5368) (4747:4747:4747))
        (PORT d[5] (7592:7592:7592) (6791:6791:6791))
        (PORT d[6] (8126:8126:8126) (7125:7125:7125))
        (PORT d[7] (5374:5374:5374) (5035:5035:5035))
        (PORT d[8] (5058:5058:5058) (4482:4482:4482))
        (PORT d[9] (4744:4744:4744) (4183:4183:4183))
        (PORT d[10] (6350:6350:6350) (5596:5596:5596))
        (PORT d[11] (5353:5353:5353) (4682:4682:4682))
        (PORT d[12] (4295:4295:4295) (3846:3846:3846))
        (PORT clk (2454:2454:2454) (2481:2481:2481))
        (PORT ena (3493:3493:3493) (3849:3849:3849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3736:3736:3736) (3205:3205:3205))
        (PORT clk (2454:2454:2454) (2481:2481:2481))
        (PORT ena (3493:3493:3493) (3849:3849:3849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6894:6894:6894) (6157:6157:6157))
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (PORT ena (3497:3497:3497) (3853:3853:3853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (PORT d[0] (3497:3497:3497) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4544:4544:4544) (4038:4038:4038))
        (PORT datab (2094:2094:2094) (1718:1718:1718))
        (PORT datac (3736:3736:3736) (3316:3316:3316))
        (PORT datad (1696:1696:1696) (1361:1361:1361))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4541:4541:4541) (4035:4035:4035))
        (PORT datab (2685:2685:2685) (2292:2292:2292))
        (PORT datac (1321:1321:1321) (1048:1048:1048))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4693:4693:4693) (4256:4256:4256))
        (PORT datab (268:268:268) (276:276:276))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (4476:4476:4476) (4047:4047:4047))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4540:4540:4540) (4034:4034:4034))
        (PORT datab (3779:3779:3779) (3348:3348:3348))
        (PORT datac (4636:4636:4636) (4215:4215:4215))
        (PORT datad (1906:1906:1906) (1633:1633:1633))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[26\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (412:412:412))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (434:434:434) (382:382:382))
        (PORT datad (4477:4477:4477) (4048:4048:4048))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[26\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1279:1279:1279))
        (PORT datab (934:934:934) (810:810:810))
        (PORT datac (226:226:226) (242:242:242))
        (PORT datad (3549:3549:3549) (3055:3055:3055))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (PORT ena (1919:1919:1919) (1722:1722:1722))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[4\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (361:361:361))
        (PORT datab (2202:2202:2202) (1790:1790:1790))
        (PORT datac (1532:1532:1532) (1315:1315:1315))
        (PORT datad (592:592:592) (602:602:602))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (1876:1876:1876))
        (PORT datab (868:868:868) (702:702:702))
        (PORT datad (467:467:467) (391:391:391))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2199:2199:2199) (1864:1864:1864))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1239:1239:1239) (1086:1086:1086))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1528:1528:1528) (1353:1353:1353))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (1719:1719:1719))
        (PORT datab (974:974:974) (924:924:924))
        (PORT datac (1544:1544:1544) (1346:1346:1346))
        (PORT datad (1345:1345:1345) (1250:1250:1250))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1413:1413:1413))
        (PORT datac (284:284:284) (349:349:349))
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1338:1338:1338))
        (PORT datab (1935:1935:1935) (1637:1637:1637))
        (PORT datac (1070:1070:1070) (1025:1025:1025))
        (PORT datad (798:798:798) (636:636:636))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1919:1919:1919) (1732:1732:1732))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1093:1093:1093))
        (PORT datac (1543:1543:1543) (1378:1378:1378))
        (PORT datad (1574:1574:1574) (1438:1438:1438))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[28\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1084:1084:1084))
        (PORT datab (321:321:321) (338:338:338))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (688:688:688) (566:566:566))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1976:1976:1976) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (711:711:711))
        (PORT datab (1692:1692:1692) (1475:1475:1475))
        (PORT datad (1741:1741:1741) (1431:1431:1431))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1829:1829:1829) (1587:1587:1587))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (697:697:697))
        (PORT datac (1872:1872:1872) (1579:1579:1579))
        (PORT datad (752:752:752) (600:600:600))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[3\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (305:305:305))
        (PORT datab (1111:1111:1111) (929:929:929))
        (PORT datac (493:493:493) (434:434:434))
        (PORT datad (273:273:273) (281:281:281))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (PORT ena (1586:1586:1586) (1457:1457:1457))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1299:1299:1299))
        (PORT datab (974:974:974) (924:924:924))
        (PORT datac (1637:1637:1637) (1457:1457:1457))
        (PORT datad (1816:1816:1816) (1587:1587:1587))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (843:843:843))
        (PORT datac (1479:1479:1479) (1289:1289:1289))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1036:1036:1036))
        (PORT datab (1222:1222:1222) (1109:1109:1109))
        (PORT datac (1077:1077:1077) (889:889:889))
        (PORT datad (1230:1230:1230) (1116:1116:1116))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1623:1623:1623) (1480:1480:1480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1067:1067:1067))
        (PORT datab (937:937:937) (817:817:817))
        (PORT datac (1546:1546:1546) (1338:1338:1338))
        (PORT datad (1562:1562:1562) (1399:1399:1399))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1662:1662:1662) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (846:846:846))
        (PORT datab (985:985:985) (943:943:943))
        (PORT datac (843:843:843) (772:772:772))
        (PORT datad (932:932:932) (885:885:885))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (813:813:813))
        (PORT datab (995:995:995) (927:927:927))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2093:2093:2093))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1390:1390:1390) (1309:1309:1309))
        (PORT sload (2645:2645:2645) (2434:2434:2434))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1606:1606:1606))
        (PORT datab (927:927:927) (806:806:806))
        (PORT datac (915:915:915) (884:884:884))
        (PORT datad (1188:1188:1188) (1076:1076:1076))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1669:1669:1669) (1515:1515:1515))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (995:995:995) (954:954:954))
        (PORT datac (1287:1287:1287) (1166:1166:1166))
        (PORT datad (1175:1175:1175) (1071:1071:1071))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1076:1076:1076))
        (PORT datab (596:596:596) (554:554:554))
        (PORT datac (1978:1978:1978) (1730:1730:1730))
        (PORT datad (446:446:446) (387:387:387))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1625:1625:1625))
        (PORT datab (1571:1571:1571) (1316:1316:1316))
        (PORT datac (907:907:907) (815:815:815))
        (PORT datad (1598:1598:1598) (1431:1431:1431))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1853:1853:1853) (1609:1609:1609))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1075:1075:1075))
        (PORT datab (2023:2023:2023) (1764:1764:1764))
        (PORT datac (285:285:285) (351:351:351))
        (PORT datad (1087:1087:1087) (928:928:928))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1437:1437:1437))
        (PORT datab (903:903:903) (848:848:848))
        (PORT datac (1547:1547:1547) (1339:1339:1339))
        (PORT datad (881:881:881) (784:784:784))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1662:1662:1662) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (390:390:390))
        (PORT datac (1308:1308:1308) (1220:1220:1220))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1077:1077:1077))
        (PORT datab (327:327:327) (384:384:384))
        (PORT datac (1978:1978:1978) (1730:1730:1730))
        (PORT datad (813:813:813) (693:693:693))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (693:693:693))
        (PORT datab (1869:1869:1869) (1568:1568:1568))
        (PORT datad (1260:1260:1260) (1083:1083:1083))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1732:1732:1732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1410:1410:1410))
        (PORT datac (1185:1185:1185) (1072:1072:1072))
        (PORT datad (285:285:285) (345:345:345))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (328:328:328))
        (PORT datab (1414:1414:1414) (1315:1315:1315))
        (PORT datac (1264:1264:1264) (1137:1137:1137))
        (PORT datad (1389:1389:1389) (1154:1154:1154))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2129:2129:2129))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT clrn (2120:2120:2120) (2052:2052:2052))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1422:1422:1422))
        (PORT datac (1987:1987:1987) (1775:1775:1775))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[24\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (762:762:762))
        (PORT datab (4845:4845:4845) (4102:4102:4102))
        (PORT datac (1532:1532:1532) (1272:1272:1272))
        (PORT datad (1242:1242:1242) (1053:1053:1053))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2128:2128:2128))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (1617:1617:1617) (1476:1476:1476))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1509:1509:1509) (1296:1296:1296))
        (PORT datac (1103:1103:1103) (1101:1101:1101))
        (PORT datad (1476:1476:1476) (1240:1240:1240))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2151:2151:2151))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2074:2074:2074))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (940:940:940) (865:865:865))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2601:2601:2601))
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT ena (9571:9571:9571) (10532:10532:10532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5563:5563:5563) (4888:4888:4888))
        (PORT d[1] (7117:7117:7117) (6336:6336:6336))
        (PORT d[2] (8699:8699:8699) (7743:7743:7743))
        (PORT d[3] (6461:6461:6461) (5542:5542:5542))
        (PORT d[4] (8016:8016:8016) (7125:7125:7125))
        (PORT d[5] (6891:6891:6891) (5783:5783:5783))
        (PORT d[6] (7556:7556:7556) (6733:6733:6733))
        (PORT d[7] (4597:4597:4597) (4325:4325:4325))
        (PORT d[8] (6214:6214:6214) (5564:5564:5564))
        (PORT d[9] (5378:5378:5378) (4863:4863:4863))
        (PORT d[10] (7107:7107:7107) (6465:6465:6465))
        (PORT d[11] (7533:7533:7533) (6864:6864:6864))
        (PORT d[12] (9240:9240:9240) (7832:7832:7832))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (9567:9567:9567) (10528:10528:10528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4186:4186:4186))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (9567:9567:9567) (10528:10528:10528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6670:6670:6670) (5860:5860:5860))
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT ena (9571:9571:9571) (10532:10532:10532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT d[0] (9571:9571:9571) (10532:10532:10532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3561:3561:3561))
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT ena (9144:9144:9144) (10088:10088:10088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (4643:4643:4643))
        (PORT d[1] (6689:6689:6689) (5912:5912:5912))
        (PORT d[2] (8542:8542:8542) (7531:7531:7531))
        (PORT d[3] (5418:5418:5418) (4650:4650:4650))
        (PORT d[4] (9677:9677:9677) (8645:8645:8645))
        (PORT d[5] (4796:4796:4796) (4151:4151:4151))
        (PORT d[6] (6788:6788:6788) (6010:6010:6010))
        (PORT d[7] (4543:4543:4543) (4231:4231:4231))
        (PORT d[8] (5845:5845:5845) (5247:5247:5247))
        (PORT d[9] (5308:5308:5308) (4766:4766:4766))
        (PORT d[10] (6221:6221:6221) (5633:5633:5633))
        (PORT d[11] (8227:8227:8227) (7412:7412:7412))
        (PORT d[12] (7275:7275:7275) (6301:6301:6301))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT ena (9140:9140:9140) (10084:10084:10084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6769:6769:6769) (6042:6042:6042))
        (PORT clk (2463:2463:2463) (2492:2492:2492))
        (PORT ena (9140:9140:9140) (10084:10084:10084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5835:5835:5835) (5027:5027:5027))
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT ena (9144:9144:9144) (10088:10088:10088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2496:2496:2496))
        (PORT d[0] (9144:9144:9144) (10088:10088:10088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4659:4659:4659) (4375:4375:4375))
        (PORT datac (2854:2854:2854) (2400:2400:2400))
        (PORT datad (1476:1476:1476) (1230:1230:1230))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3192:3192:3192))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (8780:8780:8780) (9677:9677:9677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (4274:4274:4274))
        (PORT d[1] (7142:7142:7142) (6345:6345:6345))
        (PORT d[2] (8568:8568:8568) (7554:7554:7554))
        (PORT d[3] (5078:5078:5078) (4331:4331:4331))
        (PORT d[4] (9265:9265:9265) (8278:8278:8278))
        (PORT d[5] (4418:4418:4418) (3821:3821:3821))
        (PORT d[6] (6397:6397:6397) (5663:5663:5663))
        (PORT d[7] (4546:4546:4546) (4217:4217:4217))
        (PORT d[8] (5832:5832:5832) (5228:5228:5228))
        (PORT d[9] (5338:5338:5338) (4793:4793:4793))
        (PORT d[10] (6241:6241:6241) (5642:5642:5642))
        (PORT d[11] (7556:7556:7556) (6851:6851:6851))
        (PORT d[12] (6891:6891:6891) (5961:5961:5961))
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (PORT ena (8776:8776:8776) (9673:9673:9673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5043:5043:5043))
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (PORT ena (8776:8776:8776) (9673:9673:9673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (4682:4682:4682))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (8780:8780:8780) (9677:9677:9677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT d[0] (8780:8780:8780) (9677:9677:9677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (2795:2795:2795))
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT ena (9802:9802:9802) (10837:10837:10837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6117:6117:6117) (5348:5348:5348))
        (PORT d[1] (7153:7153:7153) (6339:6339:6339))
        (PORT d[2] (9723:9723:9723) (8580:8580:8580))
        (PORT d[3] (6216:6216:6216) (5367:5367:5367))
        (PORT d[4] (6798:6798:6798) (5980:5980:5980))
        (PORT d[5] (5603:5603:5603) (4880:4880:4880))
        (PORT d[6] (7641:7641:7641) (6775:6775:6775))
        (PORT d[7] (3367:3367:3367) (3149:3149:3149))
        (PORT d[8] (6642:6642:6642) (5971:5971:5971))
        (PORT d[9] (4093:4093:4093) (3611:3611:3611))
        (PORT d[10] (7427:7427:7427) (6703:6703:6703))
        (PORT d[11] (6732:6732:6732) (6071:6071:6071))
        (PORT d[12] (7991:7991:7991) (6941:6941:6941))
        (PORT clk (2451:2451:2451) (2481:2481:2481))
        (PORT ena (9798:9798:9798) (10833:10833:10833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3560:3560:3560))
        (PORT clk (2451:2451:2451) (2481:2481:2481))
        (PORT ena (9798:9798:9798) (10833:10833:10833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (2703:2703:2703))
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT ena (9802:9802:9802) (10837:10837:10837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2485:2485:2485))
        (PORT d[0] (9802:9802:9802) (10837:10837:10837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2778:2778:2778) (2381:2381:2381))
        (PORT datab (2064:2064:2064) (1783:1783:1783))
        (PORT datac (4603:4603:4603) (4337:4337:4337))
        (PORT datad (457:457:457) (392:392:392))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (4893:4893:4893) (4513:4513:4513))
        (PORT datac (2731:2731:2731) (2340:2340:2340))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2778:2778:2778) (2381:2381:2381))
        (PORT datab (4893:4893:4893) (4513:4513:4513))
        (PORT datac (4591:4591:4591) (4322:4322:4322))
        (PORT datad (1935:1935:1935) (1692:1692:1692))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3122:3122:3122))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT ena (8790:8790:8790) (9696:9696:9696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4261:4261:4261))
        (PORT d[1] (7132:7132:7132) (6335:6335:6335))
        (PORT d[2] (8166:8166:8166) (7201:7201:7201))
        (PORT d[3] (5046:5046:5046) (4314:4314:4314))
        (PORT d[4] (9290:9290:9290) (8296:8296:8296))
        (PORT d[5] (4445:4445:4445) (3839:3839:3839))
        (PORT d[6] (6718:6718:6718) (5943:5943:5943))
        (PORT d[7] (4187:4187:4187) (3923:3923:3923))
        (PORT d[8] (5442:5442:5442) (4882:4882:4882))
        (PORT d[9] (4940:4940:4940) (4442:4442:4442))
        (PORT d[10] (5823:5823:5823) (5295:5295:5295))
        (PORT d[11] (7896:7896:7896) (7116:7116:7116))
        (PORT d[12] (6834:6834:6834) (5904:5904:5904))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (8786:8786:8786) (9692:9692:9692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3296:3296:3296))
        (PORT clk (2480:2480:2480) (2509:2509:2509))
        (PORT ena (8786:8786:8786) (9692:9692:9692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5469:5469:5469) (4702:4702:4702))
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT ena (8790:8790:8790) (9696:9696:9696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2513:2513:2513))
        (PORT d[0] (8790:8790:8790) (9696:9696:9696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1497:1497:1497))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3537:3537:3537))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9151:9151:9151) (10095:10095:10095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (4643:4643:4643))
        (PORT d[1] (6713:6713:6713) (5925:5925:5925))
        (PORT d[2] (8929:8929:8929) (7879:7879:7879))
        (PORT d[3] (5460:5460:5460) (4686:4686:4686))
        (PORT d[4] (9678:9678:9678) (8646:8646:8646))
        (PORT d[5] (4799:4799:4799) (4165:4165:4165))
        (PORT d[6] (6795:6795:6795) (6018:6018:6018))
        (PORT d[7] (4904:4904:4904) (4529:4529:4529))
        (PORT d[8] (6238:6238:6238) (5599:5599:5599))
        (PORT d[9] (5707:5707:5707) (5113:5113:5113))
        (PORT d[10] (6637:6637:6637) (6005:6005:6005))
        (PORT d[11] (7927:7927:7927) (7178:7178:7178))
        (PORT d[12] (7276:7276:7276) (6302:6302:6302))
        (PORT clk (2458:2458:2458) (2487:2487:2487))
        (PORT ena (9147:9147:9147) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6372:6372:6372) (5741:5741:5741))
        (PORT clk (2458:2458:2458) (2487:2487:2487))
        (PORT ena (9147:9147:9147) (10091:10091:10091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (5004:5004:5004))
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT ena (9151:9151:9151) (10095:10095:10095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2491:2491:2491))
        (PORT d[0] (9151:9151:9151) (10095:10095:10095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2564:2564:2564))
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT ena (8784:8784:8784) (9681:9681:9681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (3903:3903:3903))
        (PORT d[1] (7071:7071:7071) (6260:6260:6260))
        (PORT d[2] (7035:7035:7035) (6215:6215:6215))
        (PORT d[3] (5012:5012:5012) (4281:4281:4281))
        (PORT d[4] (8792:8792:8792) (7850:7850:7850))
        (PORT d[5] (4443:4443:4443) (3834:3834:3834))
        (PORT d[6] (6700:6700:6700) (5923:5923:5923))
        (PORT d[7] (4515:4515:4515) (4188:4188:4188))
        (PORT d[8] (5426:5426:5426) (4863:4863:4863))
        (PORT d[9] (5249:5249:5249) (4708:4708:4708))
        (PORT d[10] (6210:6210:6210) (5626:5626:5626))
        (PORT d[11] (7174:7174:7174) (6511:6511:6511))
        (PORT d[12] (6863:6863:6863) (5928:5928:5928))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (8780:8780:8780) (9677:9677:9677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7199:7199:7199) (6479:6479:6479))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (8780:8780:8780) (9677:9677:9677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (4334:4334:4334))
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT ena (8784:8784:8784) (9681:9681:9681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2509:2509:2509))
        (PORT d[0] (8784:8784:8784) (9681:9681:9681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2777:2777:2777) (2380:2380:2380))
        (PORT datab (1899:1899:1899) (1609:1609:1609))
        (PORT datac (4592:4592:4592) (4323:4323:4323))
        (PORT datad (2466:2466:2466) (2088:2088:2088))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (2889:2889:2889))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (8674:8674:8674) (9613:9613:9613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3257:3257:3257))
        (PORT d[1] (7132:7132:7132) (6337:6337:6337))
        (PORT d[2] (8186:8186:8186) (7211:7211:7211))
        (PORT d[3] (4638:4638:4638) (3961:3961:3961))
        (PORT d[4] (8832:8832:8832) (7886:7886:7886))
        (PORT d[5] (3805:3805:3805) (3298:3298:3298))
        (PORT d[6] (6718:6718:6718) (5943:5943:5943))
        (PORT d[7] (4228:4228:4228) (3956:3956:3956))
        (PORT d[8] (5465:5465:5465) (4898:4898:4898))
        (PORT d[9] (4939:4939:4939) (4441:4441:4441))
        (PORT d[10] (6520:6520:6520) (5884:5884:5884))
        (PORT d[11] (7853:7853:7853) (7082:7082:7082))
        (PORT d[12] (6490:6490:6490) (5592:5592:5592))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (8670:8670:8670) (9609:9609:9609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3652:3652:3652))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (8670:8670:8670) (9609:9609:9609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5468:5468:5468) (4701:4701:4701))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (8674:8674:8674) (9613:9613:9613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT d[0] (8674:8674:8674) (9613:9613:9613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2302:2302:2302) (1942:1942:1942))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (4597:4597:4597) (4328:4328:4328))
        (PORT datad (1936:1936:1936) (1682:1682:1682))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (2886:2886:2886))
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT ena (9590:9590:9590) (10559:10559:10559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5556:5556:5556) (4880:4880:4880))
        (PORT d[1] (7186:7186:7186) (6405:6405:6405))
        (PORT d[2] (8688:8688:8688) (7732:7732:7732))
        (PORT d[3] (6495:6495:6495) (5570:5570:5570))
        (PORT d[4] (7671:7671:7671) (6822:6822:6822))
        (PORT d[5] (6928:6928:6928) (5809:5809:5809))
        (PORT d[6] (7200:7200:7200) (6411:6411:6411))
        (PORT d[7] (4195:4195:4195) (3975:3975:3975))
        (PORT d[8] (5893:5893:5893) (5288:5288:5288))
        (PORT d[9] (5346:5346:5346) (4835:4835:4835))
        (PORT d[10] (6627:6627:6627) (6045:6045:6045))
        (PORT d[11] (7526:7526:7526) (6853:6853:6853))
        (PORT d[12] (9275:9275:9275) (7867:7867:7867))
        (PORT clk (2463:2463:2463) (2493:2493:2493))
        (PORT ena (9586:9586:9586) (10555:10555:10555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (5030:5030:5030))
        (PORT clk (2463:2463:2463) (2493:2493:2493))
        (PORT ena (9586:9586:9586) (10555:10555:10555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6693:6693:6693) (5878:5878:5878))
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT ena (9590:9590:9590) (10559:10559:10559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT d[0] (9590:9590:9590) (10559:10559:10559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3244:3244:3244))
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT ena (9191:9191:9191) (10118:10118:10118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (4507:4507:4507))
        (PORT d[1] (8161:8161:8161) (7265:7265:7265))
        (PORT d[2] (8243:8243:8243) (7324:7324:7324))
        (PORT d[3] (6144:6144:6144) (5253:5253:5253))
        (PORT d[4] (8023:8023:8023) (7131:7131:7131))
        (PORT d[5] (6463:6463:6463) (5399:5399:5399))
        (PORT d[6] (6801:6801:6801) (6053:6053:6053))
        (PORT d[7] (4613:4613:4613) (4341:4341:4341))
        (PORT d[8] (5452:5452:5452) (4893:4893:4893))
        (PORT d[9] (5744:5744:5744) (5165:5165:5165))
        (PORT d[10] (6251:6251:6251) (5702:5702:5702))
        (PORT d[11] (7549:7549:7549) (6882:6882:6882))
        (PORT d[12] (8890:8890:8890) (7516:7516:7516))
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (PORT ena (9187:9187:9187) (10114:10114:10114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (5817:5817:5817))
        (PORT clk (2480:2480:2480) (2510:2510:2510))
        (PORT ena (9187:9187:9187) (10114:10114:10114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (5455:5455:5455))
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT ena (9191:9191:9191) (10118:10118:10118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2514:2514:2514))
        (PORT d[0] (9191:9191:9191) (10118:10118:10118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (2931:2931:2931))
        (PORT clk (2481:2481:2481) (2506:2506:2506))
        (PORT ena (8766:8766:8766) (9666:9666:9666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (3899:3899:3899))
        (PORT d[1] (7172:7172:7172) (6373:6373:6373))
        (PORT d[2] (8186:8186:8186) (7210:7210:7210))
        (PORT d[3] (5328:5328:5328) (4561:4561:4561))
        (PORT d[4] (8831:8831:8831) (7885:7885:7885))
        (PORT d[5] (4429:4429:4429) (3817:3817:3817))
        (PORT d[6] (6027:6027:6027) (5331:5331:5331))
        (PORT d[7] (4213:4213:4213) (3932:3932:3932))
        (PORT d[8] (5433:5433:5433) (4871:4871:4871))
        (PORT d[9] (4930:4930:4930) (4431:4431:4431))
        (PORT d[10] (6246:6246:6246) (5653:5653:5653))
        (PORT d[11] (7845:7845:7845) (7073:7073:7073))
        (PORT d[12] (6796:6796:6796) (5857:5857:5857))
        (PORT clk (2478:2478:2478) (2502:2502:2502))
        (PORT ena (8762:8762:8762) (9662:9662:9662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (3979:3979:3979))
        (PORT clk (2478:2478:2478) (2502:2502:2502))
        (PORT ena (8762:8762:8762) (9662:9662:9662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (4754:4754:4754))
        (PORT clk (2481:2481:2481) (2506:2506:2506))
        (PORT ena (8766:8766:8766) (9666:9666:9666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2506:2506:2506))
        (PORT d[0] (8766:8766:8766) (9666:9666:9666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1490:1490:1490))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3573:3573:3573) (3261:3261:3261))
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT ena (10239:10239:10239) (11287:11287:11287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6330:6330:6330) (5581:5581:5581))
        (PORT d[1] (7575:7575:7575) (6789:6789:6789))
        (PORT d[2] (9463:9463:9463) (8437:8437:8437))
        (PORT d[3] (7294:7294:7294) (6282:6282:6282))
        (PORT d[4] (8798:8798:8798) (7832:7832:7832))
        (PORT d[5] (7693:7693:7693) (6486:6486:6486))
        (PORT d[6] (8444:8444:8444) (7533:7533:7533))
        (PORT d[7] (4177:4177:4177) (3909:3909:3909))
        (PORT d[8] (5059:5059:5059) (4549:4549:4549))
        (PORT d[9] (4565:4565:4565) (4117:4117:4117))
        (PORT d[10] (7848:7848:7848) (7129:7129:7129))
        (PORT d[11] (7166:7166:7166) (6503:6503:6503))
        (PORT d[12] (10390:10390:10390) (8865:8865:8865))
        (PORT clk (2463:2463:2463) (2493:2493:2493))
        (PORT ena (10235:10235:10235) (11283:11283:11283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7061:7061:7061) (6291:6291:6291))
        (PORT clk (2463:2463:2463) (2493:2493:2493))
        (PORT ena (10235:10235:10235) (11283:11283:11283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7458:7458:7458) (6558:6558:6558))
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT ena (10239:10239:10239) (11287:11287:11287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2497:2497:2497))
        (PORT d[0] (10239:10239:10239) (11287:11287:11287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4654:4654:4654) (4370:4370:4370))
        (PORT datab (2224:2224:2224) (1876:1876:1876))
        (PORT datac (2731:2731:2731) (2340:2340:2340))
        (PORT datad (2921:2921:2921) (2329:2329:2329))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4653:4653:4653) (4368:4368:4368))
        (PORT datab (2992:2992:2992) (2574:2574:2574))
        (PORT datac (2903:2903:2903) (2476:2476:2476))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4473:4473:4473) (3726:3726:3726))
        (PORT datab (4892:4892:4892) (4511:4511:4511))
        (PORT datac (224:224:224) (240:240:240))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[22\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4478:4478:4478) (3731:3731:3731))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (385:385:385))
        (PORT datab (2361:2361:2361) (1981:1981:1981))
        (PORT datac (903:903:903) (829:829:829))
        (PORT datad (811:811:811) (670:670:670))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[22\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (539:539:539))
        (PORT datab (3005:3005:3005) (2443:2443:2443))
        (PORT datac (782:782:782) (669:669:669))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (PORT ena (1638:1638:1638) (1498:1498:1498))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (1832:1832:1832))
        (PORT datac (845:845:845) (733:733:733))
        (PORT datad (2252:2252:2252) (1904:1904:1904))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1153:1153:1153) (1030:1030:1030))
        (PORT datad (1954:1954:1954) (1725:1725:1725))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~195\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3449:3449:3449) (3056:3056:3056))
        (PORT datab (4912:4912:4912) (4429:4429:4429))
        (PORT datac (4691:4691:4691) (4334:4334:4334))
        (PORT datad (1613:1613:1613) (1387:1387:1387))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4411:4411:4411))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (2540:2540:2540) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (4690:4690:4690))
        (PORT d[1] (7477:7477:7477) (6545:6545:6545))
        (PORT d[2] (5194:5194:5194) (4514:4514:4514))
        (PORT d[3] (4740:4740:4740) (4145:4145:4145))
        (PORT d[4] (7472:7472:7472) (6747:6747:6747))
        (PORT d[5] (6432:6432:6432) (5749:5749:5749))
        (PORT d[6] (8575:8575:8575) (7555:7555:7555))
        (PORT d[7] (4291:4291:4291) (4071:4071:4071))
        (PORT d[8] (4933:4933:4933) (4361:4361:4361))
        (PORT d[9] (5888:5888:5888) (5139:5139:5139))
        (PORT d[10] (7200:7200:7200) (6367:6367:6367))
        (PORT d[11] (7129:7129:7129) (6603:6603:6603))
        (PORT d[12] (5501:5501:5501) (4933:4933:4933))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (2536:2536:2536) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8871:8871:8871) (8109:8109:8109))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (2536:2536:2536) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5684:5684:5684) (4912:4912:4912))
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT ena (2540:2540:2540) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2533:2533:2533))
        (PORT d[0] (2540:2540:2540) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (4747:4747:4747))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (2539:2539:2539) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4367:4367:4367))
        (PORT d[1] (7023:7023:7023) (6152:6152:6152))
        (PORT d[2] (4814:4814:4814) (4175:4175:4175))
        (PORT d[3] (4821:4821:4821) (4195:4195:4195))
        (PORT d[4] (7517:7517:7517) (6791:6791:6791))
        (PORT d[5] (6391:6391:6391) (5716:5716:5716))
        (PORT d[6] (8939:8939:8939) (7875:7875:7875))
        (PORT d[7] (4234:4234:4234) (4019:4019:4019))
        (PORT d[8] (5305:5305:5305) (4698:4698:4698))
        (PORT d[9] (5904:5904:5904) (5158:5158:5158))
        (PORT d[10] (7167:7167:7167) (6341:6341:6341))
        (PORT d[11] (7094:7094:7094) (6577:6577:6577))
        (PORT d[12] (5849:5849:5849) (5249:5249:5249))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (2535:2535:2535) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (2819:2819:2819))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (2535:2535:2535) (2773:2773:2773))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (4609:4609:4609))
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT ena (2539:2539:2539) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2529:2529:2529))
        (PORT d[0] (2539:2539:2539) (2777:2777:2777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (4725:4725:4725))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (3573:3573:3573) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (2987:2987:2987))
        (PORT d[1] (8853:8853:8853) (7773:7773:7773))
        (PORT d[2] (5237:5237:5237) (4562:4562:4562))
        (PORT d[3] (3726:3726:3726) (3229:3229:3229))
        (PORT d[4] (3796:3796:3796) (3320:3320:3320))
        (PORT d[5] (7567:7567:7567) (6776:6776:6776))
        (PORT d[6] (8495:8495:8495) (7452:7452:7452))
        (PORT d[7] (5429:5429:5429) (5090:5090:5090))
        (PORT d[8] (5448:5448:5448) (4836:4836:4836))
        (PORT d[9] (5126:5126:5126) (4523:4523:4523))
        (PORT d[10] (6327:6327:6327) (5578:5578:5578))
        (PORT d[11] (5318:5318:5318) (4657:4657:4657))
        (PORT d[12] (4732:4732:4732) (4233:4233:4233))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (3569:3569:3569) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (3512:3512:3512))
        (PORT clk (2470:2470:2470) (2495:2495:2495))
        (PORT ena (3569:3569:3569) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3149:3149:3149))
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT ena (3573:3573:3573) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2499:2499:2499))
        (PORT d[0] (3573:3573:3573) (3923:3923:3923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~192\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3447:3447:3447) (3055:3055:3055))
        (PORT datab (2034:2034:2034) (1785:1785:1785))
        (PORT datac (4857:4857:4857) (4395:4395:4395))
        (PORT datad (1153:1153:1153) (984:984:984))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3135:3135:3135))
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT ena (13828:13828:13828) (15314:15314:15314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6875:6875:6875) (6118:6118:6118))
        (PORT d[1] (9088:9088:9088) (8038:8038:8038))
        (PORT d[2] (8046:8046:8046) (7002:7002:7002))
        (PORT d[3] (9149:9149:9149) (8191:8191:8191))
        (PORT d[4] (6641:6641:6641) (5984:5984:5984))
        (PORT d[5] (6446:6446:6446) (5764:5764:5764))
        (PORT d[6] (8625:8625:8625) (7670:7670:7670))
        (PORT d[7] (8431:8431:8431) (7119:7119:7119))
        (PORT d[8] (5311:5311:5311) (4857:4857:4857))
        (PORT d[9] (7096:7096:7096) (6348:6348:6348))
        (PORT d[10] (6722:6722:6722) (5962:5962:5962))
        (PORT d[11] (6278:6278:6278) (5643:5643:5643))
        (PORT d[12] (5884:5884:5884) (5297:5297:5297))
        (PORT clk (2453:2453:2453) (2480:2480:2480))
        (PORT ena (13824:13824:13824) (15310:15310:15310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (4977:4977:4977))
        (PORT clk (2453:2453:2453) (2480:2480:2480))
        (PORT ena (13824:13824:13824) (15310:15310:15310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6487:6487:6487) (5674:5674:5674))
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT ena (13828:13828:13828) (15314:15314:15314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2484:2484:2484))
        (PORT d[0] (13828:13828:13828) (15314:15314:15314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~193\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (1931:1931:1931))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (4854:4854:4854) (4391:4391:4391))
        (PORT datad (3997:3997:3997) (3551:3551:3551))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (3888:3888:3888))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (14109:14109:14109) (15656:15656:15656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6444:6444:6444) (5683:5683:5683))
        (PORT d[1] (8284:8284:8284) (7331:7331:7331))
        (PORT d[2] (7574:7574:7574) (6735:6735:6735))
        (PORT d[3] (5935:5935:5935) (5046:5046:5046))
        (PORT d[4] (6236:6236:6236) (5628:5628:5628))
        (PORT d[5] (6373:6373:6373) (5700:5700:5700))
        (PORT d[6] (8604:8604:8604) (7656:7656:7656))
        (PORT d[7] (7005:7005:7005) (5927:5927:5927))
        (PORT d[8] (5477:5477:5477) (4943:4943:4943))
        (PORT d[9] (5712:5712:5712) (5141:5141:5141))
        (PORT d[10] (7583:7583:7583) (6724:6724:6724))
        (PORT d[11] (7139:7139:7139) (6638:6638:6638))
        (PORT d[12] (4697:4697:4697) (4235:4235:4235))
        (PORT clk (2478:2478:2478) (2501:2501:2501))
        (PORT ena (14105:14105:14105) (15652:15652:15652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (4628:4628:4628))
        (PORT clk (2478:2478:2478) (2501:2501:2501))
        (PORT ena (14105:14105:14105) (15652:15652:15652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (5294:5294:5294))
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT ena (14109:14109:14109) (15656:15656:15656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (PORT d[0] (14109:14109:14109) (15656:15656:15656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4405:4405:4405))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT ena (2198:2198:2198) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5293:5293:5293) (4769:4769:4769))
        (PORT d[1] (7355:7355:7355) (6440:6440:6440))
        (PORT d[2] (5657:5657:5657) (4904:4904:4904))
        (PORT d[3] (5087:5087:5087) (4444:4444:4444))
        (PORT d[4] (7002:7002:7002) (6334:6334:6334))
        (PORT d[5] (6348:6348:6348) (5634:5634:5634))
        (PORT d[6] (8186:8186:8186) (7209:7209:7209))
        (PORT d[7] (4656:4656:4656) (4384:4384:4384))
        (PORT d[8] (4259:4259:4259) (3801:3801:3801))
        (PORT d[9] (5040:5040:5040) (4388:4388:4388))
        (PORT d[10] (7098:7098:7098) (6268:6268:6268))
        (PORT d[11] (6660:6660:6660) (6190:6190:6190))
        (PORT d[12] (5034:5034:5034) (4514:4514:4514))
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (PORT ena (2194:2194:2194) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4098:4098:4098))
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (PORT ena (2194:2194:2194) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5752:5752:5752) (4972:4972:4972))
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT ena (2198:2198:2198) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2543:2543:2543))
        (PORT d[0] (2198:2198:2198) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4356:4356:4356))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (2501:2501:2501) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (4789:4789:4789))
        (PORT d[1] (7063:7063:7063) (6204:6204:6204))
        (PORT d[2] (5233:5233:5233) (4549:4549:4549))
        (PORT d[3] (5450:5450:5450) (4742:4742:4742))
        (PORT d[4] (7041:7041:7041) (6370:6370:6370))
        (PORT d[5] (6368:6368:6368) (5689:5689:5689))
        (PORT d[6] (8609:8609:8609) (7580:7580:7580))
        (PORT d[7] (4299:4299:4299) (4081:4081:4081))
        (PORT d[8] (4925:4925:4925) (4352:4352:4352))
        (PORT d[9] (5465:5465:5465) (4760:4760:4760))
        (PORT d[10] (6740:6740:6740) (5958:5958:5958))
        (PORT d[11] (6682:6682:6682) (6214:6214:6214))
        (PORT d[12] (5503:5503:5503) (4931:4931:4931))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT ena (2497:2497:2497) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (4261:4261:4261))
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (PORT ena (2497:2497:2497) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6098:6098:6098) (5257:5257:5257))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (2501:2501:2501) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (2501:2501:2501) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (4795:4795:4795))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (14075:14075:14075) (15694:15694:15694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6412:6412:6412) (5743:5743:5743))
        (PORT d[1] (6978:6978:6978) (6073:6073:6073))
        (PORT d[2] (6333:6333:6333) (5536:5536:5536))
        (PORT d[3] (7724:7724:7724) (6861:6861:6861))
        (PORT d[4] (6934:6934:6934) (6028:6028:6028))
        (PORT d[5] (5042:5042:5042) (4358:4358:4358))
        (PORT d[6] (8005:8005:8005) (6903:6903:6903))
        (PORT d[7] (5120:5120:5120) (4671:4671:4671))
        (PORT d[8] (5081:5081:5081) (4570:4570:4570))
        (PORT d[9] (6336:6336:6336) (5470:5470:5470))
        (PORT d[10] (6750:6750:6750) (5936:5936:5936))
        (PORT d[11] (6584:6584:6584) (6036:6036:6036))
        (PORT d[12] (5087:5087:5087) (4567:4567:4567))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (14071:14071:14071) (15690:15690:15690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6285:6285:6285) (5572:5572:5572))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (14071:14071:14071) (15690:15690:15690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6642:6642:6642) (5745:5745:5745))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (14075:14075:14075) (15694:15694:15694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT d[0] (14075:14075:14075) (15694:15694:15694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~190\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3447:3447:3447) (3054:3054:3054))
        (PORT datab (2656:2656:2656) (2295:2295:2295))
        (PORT datac (4856:4856:4856) (4394:4394:4394))
        (PORT datad (2411:2411:2411) (2138:2138:2138))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~191\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2516:2516:2516) (2086:2086:2086))
        (PORT datab (2662:2662:2662) (2301:2301:2301))
        (PORT datac (4854:4854:4854) (4392:4392:4392))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~194\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4736:4736:4736) (4374:4374:4374))
        (PORT datab (265:265:265) (271:271:271))
        (PORT datac (4774:4774:4774) (4312:4312:4312))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4268:4268:4268))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT ena (3150:3150:3150) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6844:6844:6844) (6019:6019:6019))
        (PORT d[1] (8238:8238:8238) (7267:7267:7267))
        (PORT d[2] (7501:7501:7501) (6662:6662:6662))
        (PORT d[3] (6737:6737:6737) (5807:5807:5807))
        (PORT d[4] (6597:6597:6597) (5921:5921:5921))
        (PORT d[5] (6340:6340:6340) (5655:5655:5655))
        (PORT d[6] (8683:8683:8683) (7719:7719:7719))
        (PORT d[7] (7414:7414:7414) (6295:6295:6295))
        (PORT d[8] (4740:4740:4740) (4275:4275:4275))
        (PORT d[9] (5611:5611:5611) (5033:5033:5033))
        (PORT d[10] (6792:6792:6792) (6022:6022:6022))
        (PORT d[11] (6351:6351:6351) (5930:5930:5930))
        (PORT d[12] (5098:5098:5098) (4577:4577:4577))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (3146:3146:3146) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5413:5413:5413))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (3146:3146:3146) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (5556:5556:5556))
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT ena (3150:3150:3150) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2526:2526:2526))
        (PORT d[0] (3150:3150:3150) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5603:5603:5603) (5297:5297:5297))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (12997:12997:12997) (14498:14498:14498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4472:4472:4472) (3965:3965:3965))
        (PORT d[1] (8476:8476:8476) (7421:7421:7421))
        (PORT d[2] (7954:7954:7954) (7009:7009:7009))
        (PORT d[3] (8894:8894:8894) (7911:7911:7911))
        (PORT d[4] (8504:8504:8504) (7454:7454:7454))
        (PORT d[5] (5799:5799:5799) (5042:5042:5042))
        (PORT d[6] (8429:8429:8429) (7328:7328:7328))
        (PORT d[7] (2899:2899:2899) (2677:2677:2677))
        (PORT d[8] (6718:6718:6718) (6032:6032:6032))
        (PORT d[9] (7938:7938:7938) (6901:6901:6901))
        (PORT d[10] (7899:7899:7899) (6968:6968:6968))
        (PORT d[11] (4168:4168:4168) (3753:3753:3753))
        (PORT d[12] (5197:5197:5197) (4658:4658:4658))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (12993:12993:12993) (14494:14494:14494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4023:4023:4023))
        (PORT clk (2473:2473:2473) (2500:2500:2500))
        (PORT ena (12993:12993:12993) (14494:14494:14494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4048:4048:4048))
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT ena (12997:12997:12997) (14498:14498:14498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (PORT d[0] (12997:12997:12997) (14498:14498:14498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~197\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3447:3447:3447) (3054:3054:3054))
        (PORT datab (4910:4910:4910) (4426:4426:4426))
        (PORT datac (3103:3103:3103) (2603:2603:2603))
        (PORT datad (2214:2214:2214) (1942:1942:1942))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4393:4393:4393))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (2189:2189:2189) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5282:5282:5282) (4759:4759:4759))
        (PORT d[1] (7064:7064:7064) (6204:6204:6204))
        (PORT d[2] (5178:5178:5178) (4496:4496:4496))
        (PORT d[3] (5180:5180:5180) (4508:4508:4508))
        (PORT d[4] (7068:7068:7068) (6391:6391:6391))
        (PORT d[5] (6353:6353:6353) (5631:5631:5631))
        (PORT d[6] (8553:8553:8553) (7529:7529:7529))
        (PORT d[7] (4602:4602:4602) (4340:4340:4340))
        (PORT d[8] (4911:4911:4911) (4335:4335:4335))
        (PORT d[9] (5739:5739:5739) (4996:4996:4996))
        (PORT d[10] (7073:7073:7073) (6250:6250:6250))
        (PORT d[11] (6675:6675:6675) (6206:6206:6206))
        (PORT d[12] (5116:5116:5116) (4572:4572:4572))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (2185:2185:2185) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (4457:4457:4457))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (2185:2185:2185) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (4933:4933:4933))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (2189:2189:2189) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (2189:2189:2189) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4140:4140:4140) (3855:3855:3855))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (13774:13774:13774) (15280:15280:15280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (5069:5069:5069))
        (PORT d[1] (7811:7811:7811) (6897:6897:6897))
        (PORT d[2] (7929:7929:7929) (7054:7054:7054))
        (PORT d[3] (5627:5627:5627) (4828:4828:4828))
        (PORT d[4] (6196:6196:6196) (5594:5594:5594))
        (PORT d[5] (7243:7243:7243) (6472:6472:6472))
        (PORT d[6] (8691:8691:8691) (7740:7740:7740))
        (PORT d[7] (6652:6652:6652) (5613:5613:5613))
        (PORT d[8] (5825:5825:5825) (5255:5255:5255))
        (PORT d[9] (5709:5709:5709) (5143:5143:5143))
        (PORT d[10] (7921:7921:7921) (7023:7023:7023))
        (PORT d[11] (7574:7574:7574) (7007:7007:7007))
        (PORT d[12] (5823:5823:5823) (5202:5202:5202))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (13770:13770:13770) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (4643:4643:4643))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (13770:13770:13770) (15276:15276:15276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6462:6462:6462) (5614:5614:5614))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (13774:13774:13774) (15280:15280:15280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT d[0] (13774:13774:13774) (15280:15280:15280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~196\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3052:3052:3052))
        (PORT datab (4908:4908:4908) (4425:4425:4425))
        (PORT datac (2673:2673:2673) (2316:2316:2316))
        (PORT datad (2419:2419:2419) (1980:1980:1980))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~198\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4736:4736:4736) (4373:4373:4373))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (226:226:226) (242:242:242))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[12\]\~199\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (4818:4818:4818) (4346:4346:4346))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (382:382:382))
        (PORT datab (2359:2359:2359) (1979:1979:1979))
        (PORT datad (809:809:809) (667:667:667))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[12\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (534:534:534))
        (PORT datab (4192:4192:4192) (3531:3531:3531))
        (PORT datac (778:778:778) (665:665:665))
        (PORT datad (440:440:440) (378:378:378))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2597:2597:2597) (2485:2485:2485))
        (PORT ena (1638:1638:1638) (1498:1498:1498))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1100:1100:1100))
        (PORT datab (882:882:882) (736:736:736))
        (PORT datad (779:779:779) (671:671:671))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1800:1800:1800) (1553:1553:1553))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1458:1458:1458))
        (PORT datab (1013:1013:1013) (925:925:925))
        (PORT datac (870:870:870) (806:806:806))
        (PORT datad (882:882:882) (823:823:823))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (960:960:960))
        (PORT datab (793:793:793) (644:644:644))
        (PORT datad (560:560:560) (561:561:561))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (988:988:988) (958:958:958))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2155:2155:2155) (1859:1859:1859))
        (PORT datad (1603:1603:1603) (1401:1401:1401))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1339:1339:1339))
        (PORT datab (1237:1237:1237) (1109:1109:1109))
        (PORT datac (828:828:828) (769:769:769))
        (PORT datad (892:892:892) (829:829:829))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (339:339:339) (394:394:394))
        (PORT datac (321:321:321) (384:384:384))
        (PORT datad (880:880:880) (811:811:811))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (846:846:846))
        (PORT datab (935:935:935) (846:846:846))
        (PORT datac (1169:1169:1169) (1052:1052:1052))
        (PORT datad (884:884:884) (819:819:819))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (984:984:984))
        (PORT datab (1178:1178:1178) (941:941:941))
        (PORT datac (1388:1388:1388) (1131:1131:1131))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2200:2200:2200))
        (PORT datab (1326:1326:1326) (1171:1171:1171))
        (PORT datac (2216:2216:2216) (1956:1956:1956))
        (PORT datad (1221:1221:1221) (1108:1108:1108))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (824:824:824))
        (PORT datab (1116:1116:1116) (936:936:936))
        (PORT datac (1788:1788:1788) (1468:1468:1468))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (475:475:475))
        (PORT datab (381:381:381) (451:451:451))
        (PORT datac (815:815:815) (706:706:706))
        (PORT datad (1950:1950:1950) (1720:1720:1720))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1200:1200:1200))
        (PORT datab (1117:1117:1117) (956:956:956))
        (PORT datad (1125:1125:1125) (951:951:951))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|decode3\|w_anode3545w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (823:823:823))
        (PORT datab (1158:1158:1158) (966:966:966))
        (PORT datac (1747:1747:1747) (1455:1455:1455))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~275\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3878:3878:3878) (3149:3149:3149))
        (PORT datab (4574:4574:4574) (3957:3957:3957))
        (PORT datac (5164:5164:5164) (4751:4751:4751))
        (PORT datad (4851:4851:4851) (4375:4375:4375))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (5146:5146:5146))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (13450:13450:13450) (14887:14887:14887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7315:7315:7315) (6506:6506:6506))
        (PORT d[1] (9527:9527:9527) (8439:8439:8439))
        (PORT d[2] (8356:8356:8356) (7296:7296:7296))
        (PORT d[3] (9623:9623:9623) (8610:8610:8610))
        (PORT d[4] (6579:6579:6579) (5915:5915:5915))
        (PORT d[5] (6428:6428:6428) (5751:5751:5751))
        (PORT d[6] (8689:8689:8689) (7743:7743:7743))
        (PORT d[7] (8792:8792:8792) (7438:7438:7438))
        (PORT d[8] (5217:5217:5217) (4766:4766:4766))
        (PORT d[9] (7451:7451:7451) (6648:6648:6648))
        (PORT d[10] (7697:7697:7697) (6788:6788:6788))
        (PORT d[11] (6287:6287:6287) (5644:5644:5644))
        (PORT d[12] (6312:6312:6312) (5677:5677:5677))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13446:13446:13446) (14883:14883:14883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (3890:3890:3890))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13446:13446:13446) (14883:14883:14883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8808:8808:8808) (7906:7906:7906))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (13450:13450:13450) (14887:14887:14887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT d[0] (13450:13450:13450) (14887:14887:14887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5992:5992:5992) (5200:5200:5200))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT ena (14442:14442:14442) (16034:16034:16034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6562:6562:6562) (5817:5817:5817))
        (PORT d[1] (7936:7936:7936) (7020:7020:7020))
        (PORT d[2] (7495:7495:7495) (6656:6656:6656))
        (PORT d[3] (6750:6750:6750) (5807:5807:5807))
        (PORT d[4] (6215:6215:6215) (5613:5613:5613))
        (PORT d[5] (6403:6403:6403) (5729:5729:5729))
        (PORT d[6] (8630:8630:8630) (7676:7676:7676))
        (PORT d[7] (7414:7414:7414) (6294:6294:6294))
        (PORT d[8] (5028:5028:5028) (4534:4534:4534))
        (PORT d[9] (5659:5659:5659) (5096:5096:5096))
        (PORT d[10] (7422:7422:7422) (6522:6522:6522))
        (PORT d[11] (6303:6303:6303) (5629:5629:5629))
        (PORT d[12] (5159:5159:5159) (4619:4619:4619))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT ena (14438:14438:14438) (16030:16030:16030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5749:5749:5749) (5407:5407:5407))
        (PORT clk (2497:2497:2497) (2520:2520:2520))
        (PORT ena (14438:14438:14438) (16030:16030:16030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7305:7305:7305) (6565:6565:6565))
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT ena (14442:14442:14442) (16034:16034:16034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (PORT d[0] (14442:14442:14442) (16034:16034:16034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~277\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4915:4915:4915) (4417:4417:4417))
        (PORT datac (2731:2731:2731) (2287:2287:2287))
        (PORT datad (1717:1717:1717) (1536:1536:1536))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5167:5167:5167) (4427:4427:4427))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (14184:14184:14184) (15720:15720:15720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6496:6496:6496) (5786:5786:5786))
        (PORT d[1] (8384:8384:8384) (7431:7431:7431))
        (PORT d[2] (6930:6930:6930) (6040:6040:6040))
        (PORT d[3] (8442:8442:8442) (7571:7571:7571))
        (PORT d[4] (6544:6544:6544) (5920:5920:5920))
        (PORT d[5] (6818:6818:6818) (6085:6085:6085))
        (PORT d[6] (8731:8731:8731) (7776:7776:7776))
        (PORT d[7] (7330:7330:7330) (6162:6162:6162))
        (PORT d[8] (5150:5150:5150) (4678:4678:4678))
        (PORT d[9] (6385:6385:6385) (5749:5749:5749))
        (PORT d[10] (7138:7138:7138) (6323:6323:6323))
        (PORT d[11] (6664:6664:6664) (5986:5986:5986))
        (PORT d[12] (5448:5448:5448) (4900:4900:4900))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (14180:14180:14180) (15716:15716:15716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (5319:5319:5319))
        (PORT clk (2477:2477:2477) (2504:2504:2504))
        (PORT ena (14180:14180:14180) (15716:15716:15716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7659:7659:7659) (6897:6897:6897))
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT ena (14184:14184:14184) (15720:15720:15720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2508:2508:2508))
        (PORT d[0] (14184:14184:14184) (15720:15720:15720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (4698:4698:4698))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (14183:14183:14183) (15719:15719:15719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7197:7197:7197) (6382:6382:6382))
        (PORT d[1] (8725:8725:8725) (7737:7737:7737))
        (PORT d[2] (7614:7614:7614) (6624:6624:6624))
        (PORT d[3] (9209:9209:9209) (8233:8233:8233))
        (PORT d[4] (6881:6881:6881) (6208:6208:6208))
        (PORT d[5] (6764:6764:6764) (6041:6041:6041))
        (PORT d[6] (8730:8730:8730) (7775:7775:7775))
        (PORT d[7] (8008:8008:8008) (6731:6731:6731))
        (PORT d[8] (4880:4880:4880) (4466:4466:4466))
        (PORT d[9] (6426:6426:6426) (5780:5780:5780))
        (PORT d[10] (7709:7709:7709) (6792:6792:6792))
        (PORT d[11] (7406:7406:7406) (6605:6605:6605))
        (PORT d[12] (5826:5826:5826) (5240:5240:5240))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (14179:14179:14179) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5820:5820:5820) (5095:5095:5095))
        (PORT clk (2472:2472:2472) (2500:2500:2500))
        (PORT ena (14179:14179:14179) (15715:15715:15715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8041:8041:8041) (7228:7228:7228))
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT ena (14183:14183:14183) (15719:15719:15719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2504:2504:2504))
        (PORT d[0] (14183:14183:14183) (15719:15719:15719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1488:1488:1488))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~276\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2485:2485:2485) (2115:2115:2115))
        (PORT datab (4914:4914:4914) (4416:4416:4416))
        (PORT datac (2635:2635:2635) (2330:2330:2330))
        (PORT datad (4514:4514:4514) (3920:3920:3920))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~278\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (4578:4578:4578) (3961:3961:3961))
        (PORT datac (5162:5162:5162) (4748:4748:4748))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5605:5605:5605) (4848:4848:4848))
        (PORT clk (2441:2441:2441) (2469:2469:2469))
        (PORT ena (13830:13830:13830) (15326:15326:15326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7283:7283:7283) (6479:6479:6479))
        (PORT d[1] (9179:9179:9179) (8127:8127:8127))
        (PORT d[2] (7997:7997:7997) (6968:6968:6968))
        (PORT d[3] (9198:9198:9198) (8244:8244:8244))
        (PORT d[4] (6171:6171:6171) (5546:5546:5546))
        (PORT d[5] (6337:6337:6337) (5652:5652:5652))
        (PORT d[6] (8713:8713:8713) (7762:7762:7762))
        (PORT d[7] (8791:8791:8791) (7437:7437:7437))
        (PORT d[8] (5259:5259:5259) (4798:4798:4798))
        (PORT d[9] (6416:6416:6416) (5768:5768:5768))
        (PORT d[10] (7724:7724:7724) (6806:6806:6806))
        (PORT d[11] (6270:6270:6270) (5634:5634:5634))
        (PORT d[12] (6311:6311:6311) (5676:5676:5676))
        (PORT clk (2438:2438:2438) (2465:2465:2465))
        (PORT ena (13826:13826:13826) (15322:15322:15322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3377:3377:3377))
        (PORT clk (2438:2438:2438) (2465:2465:2465))
        (PORT ena (13826:13826:13826) (15322:15322:15322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8785:8785:8785) (7892:7892:7892))
        (PORT clk (2441:2441:2441) (2469:2469:2469))
        (PORT ena (13830:13830:13830) (15326:15326:15326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2469:2469:2469))
        (PORT d[0] (13830:13830:13830) (15326:15326:15326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6116:6116:6116) (5229:5229:5229))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (13847:13847:13847) (15341:15341:15341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7326:7326:7326) (6498:6498:6498))
        (PORT d[1] (9117:9117:9117) (8086:8086:8086))
        (PORT d[2] (7982:7982:7982) (6948:6948:6948))
        (PORT d[3] (8481:8481:8481) (7605:7605:7605))
        (PORT d[4] (6631:6631:6631) (5972:5972:5972))
        (PORT d[5] (6390:6390:6390) (5713:5713:5713))
        (PORT d[6] (8668:8668:8668) (7719:7719:7719))
        (PORT d[7] (8432:8432:8432) (7120:7120:7120))
        (PORT d[8] (5277:5277:5277) (4831:4831:4831))
        (PORT d[9] (6991:6991:6991) (6240:6240:6240))
        (PORT d[10] (7339:7339:7339) (6468:6468:6468))
        (PORT d[11] (6277:6277:6277) (5642:5642:5642))
        (PORT d[12] (6304:6304:6304) (5668:5668:5668))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13843:13843:13843) (15337:15337:15337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4416:4416:4416))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (13843:13843:13843) (15337:15337:15337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8467:8467:8467) (7610:7610:7610))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (13847:13847:13847) (15341:15341:15341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT d[0] (13847:13847:13847) (15341:15341:15341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5527:5527:5527) (4763:4763:4763))
        (PORT clk (2441:2441:2441) (2468:2468:2468))
        (PORT ena (13430:13430:13430) (14896:14896:14896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (5736:5736:5736))
        (PORT d[1] (8941:8941:8941) (7895:7895:7895))
        (PORT d[2] (8364:8364:8364) (7447:7447:7447))
        (PORT d[3] (7470:7470:7470) (6402:6402:6402))
        (PORT d[4] (5721:5721:5721) (5112:5112:5112))
        (PORT d[5] (5943:5943:5943) (5260:5260:5260))
        (PORT d[6] (8307:8307:8307) (7365:7365:7365))
        (PORT d[7] (7409:7409:7409) (6302:6302:6302))
        (PORT d[8] (6288:6288:6288) (5685:5685:5685))
        (PORT d[9] (5233:5233:5233) (4667:4667:4667))
        (PORT d[10] (8326:8326:8326) (7385:7385:7385))
        (PORT d[11] (5883:5883:5883) (5243:5243:5243))
        (PORT d[12] (6568:6568:6568) (5867:5867:5867))
        (PORT clk (2438:2438:2438) (2464:2464:2464))
        (PORT ena (13426:13426:13426) (14892:14892:14892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (5894:5894:5894))
        (PORT clk (2438:2438:2438) (2464:2464:2464))
        (PORT ena (13426:13426:13426) (14892:14892:14892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6897:6897:6897) (6155:6155:6155))
        (PORT clk (2441:2441:2441) (2468:2468:2468))
        (PORT ena (13430:13430:13430) (14896:14896:14896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2468:2468:2468))
        (PORT d[0] (13430:13430:13430) (14896:14896:14896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1466:1466:1466) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5941:5941:5941) (5158:5158:5158))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (14468:14468:14468) (16069:16069:16069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6530:6530:6530) (5790:5790:5790))
        (PORT d[1] (7891:7891:7891) (6982:6982:6982))
        (PORT d[2] (7484:7484:7484) (6645:6645:6645))
        (PORT d[3] (6720:6720:6720) (5790:5790:5790))
        (PORT d[4] (6275:6275:6275) (5645:5645:5645))
        (PORT d[5] (6450:6450:6450) (5772:5772:5772))
        (PORT d[6] (8703:8703:8703) (7745:7745:7745))
        (PORT d[7] (7407:7407:7407) (6287:6287:6287))
        (PORT d[8] (5078:5078:5078) (4582:4582:4582))
        (PORT d[9] (5720:5720:5720) (5156:5156:5156))
        (PORT d[10] (7433:7433:7433) (6536:6536:6536))
        (PORT d[11] (6631:6631:6631) (6132:6132:6132))
        (PORT d[12] (4751:4751:4751) (4284:4284:4284))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (PORT ena (14464:14464:14464) (16065:16065:16065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7247:7247:7247) (6596:6596:6596))
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (PORT ena (14464:14464:14464) (16065:16065:16065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7657:7657:7657) (6859:6859:6859))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (14468:14468:14468) (16069:16069:16069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (14468:14468:14468) (16069:16069:16069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~270\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (681:681:681))
        (PORT datab (4912:4912:4912) (4414:4414:4414))
        (PORT datac (2045:2045:2045) (1774:1774:1774))
        (PORT datad (4513:4513:4513) (3918:3918:3918))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~271\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2829:2829:2829) (2324:2324:2324))
        (PORT datab (4915:4915:4915) (4417:4417:4417))
        (PORT datac (2794:2794:2794) (2220:2220:2220))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (4837:4837:4837))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (13767:13767:13767) (15273:15273:15273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (5397:5397:5397))
        (PORT d[1] (8501:8501:8501) (7496:7496:7496))
        (PORT d[2] (7967:7967:7967) (7089:7089:7089))
        (PORT d[3] (6359:6359:6359) (5455:5455:5455))
        (PORT d[4] (5828:5828:5828) (5235:5235:5235))
        (PORT d[5] (6418:6418:6418) (5748:5748:5748))
        (PORT d[6] (8635:8635:8635) (7640:7640:7640))
        (PORT d[7] (7030:7030:7030) (5959:5959:5959))
        (PORT d[8] (5879:5879:5879) (5308:5308:5308))
        (PORT d[9] (5604:5604:5604) (5042:5042:5042))
        (PORT d[10] (7959:7959:7959) (7058:7058:7058))
        (PORT d[11] (7497:7497:7497) (6947:6947:6947))
        (PORT d[12] (6194:6194:6194) (5531:5531:5531))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (13763:13763:13763) (15269:15269:15269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9317:9317:9317) (8566:8566:8566))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (13763:13763:13763) (15269:15269:15269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8467:8467:8467) (7557:7557:7557))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (13767:13767:13767) (15273:15273:15273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT d[0] (13767:13767:13767) (15273:15273:15273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5903:5903:5903) (5054:5054:5054))
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT ena (13099:13099:13099) (14523:14523:14523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7582:7582:7582) (6682:6682:6682))
        (PORT d[1] (8571:8571:8571) (7575:7575:7575))
        (PORT d[2] (8719:8719:8719) (7766:7766:7766))
        (PORT d[3] (7458:7458:7458) (6399:6399:6399))
        (PORT d[4] (6212:6212:6212) (5563:5563:5563))
        (PORT d[5] (6000:6000:6000) (5342:5342:5342))
        (PORT d[6] (8715:8715:8715) (7723:7723:7723))
        (PORT d[7] (7769:7769:7769) (6612:6612:6612))
        (PORT d[8] (6625:6625:6625) (5981:5981:5981))
        (PORT d[9] (5214:5214:5214) (4619:4619:4619))
        (PORT d[10] (8632:8632:8632) (7659:7659:7659))
        (PORT d[11] (5812:5812:5812) (5148:5148:5148))
        (PORT d[12] (6939:6939:6939) (6196:6196:6196))
        (PORT clk (2453:2453:2453) (2479:2479:2479))
        (PORT ena (13095:13095:13095) (14519:14519:14519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4474:4474:4474))
        (PORT clk (2453:2453:2453) (2479:2479:2479))
        (PORT ena (13095:13095:13095) (14519:14519:14519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6861:6861:6861) (6118:6118:6118))
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT ena (13099:13099:13099) (14523:14523:14523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2483:2483:2483))
        (PORT d[0] (13099:13099:13099) (14523:14523:14523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (4706:4706:4706))
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT ena (13828:13828:13828) (15314:15314:15314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6874:6874:6874) (6117:6117:6117))
        (PORT d[1] (9127:9127:9127) (8083:8083:8083))
        (PORT d[2] (7974:7974:7974) (6939:6939:6939))
        (PORT d[3] (8798:8798:8798) (7895:7895:7895))
        (PORT d[4] (6658:6658:6658) (6003:6003:6003))
        (PORT d[5] (6411:6411:6411) (5737:5737:5737))
        (PORT d[6] (8667:8667:8667) (7718:7718:7718))
        (PORT d[7] (8463:8463:8463) (7147:7147:7147))
        (PORT d[8] (4847:4847:4847) (4441:4441:4441))
        (PORT d[9] (6967:6967:6967) (6213:6213:6213))
        (PORT d[10] (7119:7119:7119) (6302:6302:6302))
        (PORT d[11] (6676:6676:6676) (5991:5991:5991))
        (PORT d[12] (5893:5893:5893) (5307:5307:5307))
        (PORT clk (2461:2461:2461) (2488:2488:2488))
        (PORT ena (13824:13824:13824) (15310:15310:15310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (3996:3996:3996))
        (PORT clk (2461:2461:2461) (2488:2488:2488))
        (PORT ena (13824:13824:13824) (15310:15310:15310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8448:8448:8448) (7593:7593:7593))
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT ena (13828:13828:13828) (15314:15314:15314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT d[0] (13828:13828:13828) (15314:15314:15314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (4762:4762:4762))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (13077:13077:13077) (14491:14491:14491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6480:6480:6480) (5744:5744:5744))
        (PORT d[1] (9008:9008:9008) (7948:7948:7948))
        (PORT d[2] (8736:8736:8736) (7775:7775:7775))
        (PORT d[3] (7451:7451:7451) (6391:6391:6391))
        (PORT d[4] (6075:6075:6075) (5407:5407:5407))
        (PORT d[5] (6028:6028:6028) (5360:5360:5360))
        (PORT d[6] (8598:8598:8598) (7622:7622:7622))
        (PORT d[7] (7417:7417:7417) (6308:6308:6308))
        (PORT d[8] (6618:6618:6618) (5975:5975:5975))
        (PORT d[9] (5263:5263:5263) (4686:4686:4686))
        (PORT d[10] (8294:8294:8294) (7361:7361:7361))
        (PORT d[11] (5879:5879:5879) (5234:5234:5234))
        (PORT d[12] (6575:6575:6575) (5876:5876:5876))
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (PORT ena (13073:13073:13073) (14487:14487:14487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5806:5806:5806) (5099:5099:5099))
        (PORT clk (2445:2445:2445) (2472:2472:2472))
        (PORT ena (13073:13073:13073) (14487:14487:14487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6874:6874:6874) (6138:6138:6138))
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT ena (13077:13077:13077) (14491:14491:14491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2476:2476:2476))
        (PORT d[0] (13077:13077:13077) (14491:14491:14491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~272\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2909:2909:2909) (2320:2320:2320))
        (PORT datab (4575:4575:4575) (3958:3958:3958))
        (PORT datac (803:803:803) (698:698:698))
        (PORT datad (4852:4852:4852) (4376:4376:4376))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~273\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1312:1312:1312))
        (PORT datab (4916:4916:4916) (4418:4418:4418))
        (PORT datac (859:859:859) (735:735:735))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~274\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (4486:4486:4486) (4037:4037:4037))
        (PORT datac (5164:5164:5164) (4750:4750:4750))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[27\]\~279\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (4488:4488:4488) (4040:4040:4040))
        (PORT datac (224:224:224) (240:240:240))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1688:1688:1688) (1536:1536:1536))
        (PORT datac (276:276:276) (339:339:339))
        (PORT datad (1907:1907:1907) (1658:1658:1658))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[27\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1239:1239:1239))
        (PORT datab (1252:1252:1252) (1054:1054:1054))
        (PORT datac (2761:2761:2761) (2535:2535:2535))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (PORT ena (1578:1578:1578) (1442:1442:1442))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (703:703:703))
        (PORT datab (1671:1671:1671) (1477:1477:1477))
        (PORT datad (1096:1096:1096) (894:894:894))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2676:2676:2676) (2333:2333:2333))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (274:274:274) (283:283:283))
        (PORT datac (1800:1800:1800) (1542:1542:1542))
        (PORT datad (1263:1263:1263) (1152:1152:1152))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1201:1201:1201))
        (PORT datab (831:831:831) (728:728:728))
        (PORT datac (1186:1186:1186) (1032:1032:1032))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1145:1145:1145) (969:969:969))
        (IOPATH datab combout (437:437:437) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (990:990:990) (965:965:965))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (409:409:409))
        (PORT datab (1656:1656:1656) (1461:1461:1461))
        (PORT datac (1850:1850:1850) (1615:1615:1615))
        (PORT datad (1207:1207:1207) (1031:1031:1031))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5920:5920:5920) (6479:6479:6479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3448:3448:3448) (3056:3056:3056))
        (PORT datab (4911:4911:4911) (4428:4428:4428))
        (PORT datac (4691:4691:4691) (4334:4334:4334))
        (PORT datad (1526:1526:1526) (1311:1311:1311))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (4416:4416:4416))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (13091:13091:13091) (14516:14516:14516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6859:6859:6859) (6084:6084:6084))
        (PORT d[1] (9338:9338:9338) (8251:8251:8251))
        (PORT d[2] (8758:8758:8758) (7801:7801:7801))
        (PORT d[3] (7876:7876:7876) (6773:6773:6773))
        (PORT d[4] (6057:6057:6057) (5402:5402:5402))
        (PORT d[5] (6008:6008:6008) (5351:5351:5351))
        (PORT d[6] (9384:9384:9384) (8301:8301:8301))
        (PORT d[7] (7803:7803:7803) (6657:6657:6657))
        (PORT d[8] (6758:6758:6758) (6107:6107:6107))
        (PORT d[9] (5266:5266:5266) (4699:4699:4699))
        (PORT d[10] (8696:8696:8696) (7720:7720:7720))
        (PORT d[11] (5833:5833:5833) (5196:5196:5196))
        (PORT d[12] (6960:6960:6960) (6220:6220:6220))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (13087:13087:13087) (14512:14512:14512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (5503:5503:5503))
        (PORT clk (2466:2466:2466) (2494:2494:2494))
        (PORT ena (13087:13087:13087) (14512:14512:14512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7895:7895:7895) (6887:6887:6887))
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT ena (13091:13091:13091) (14516:14516:14516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2498:2498:2498))
        (PORT d[0] (13091:13091:13091) (14516:14516:14516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3193:3193:3193))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3930:3930:3930) (4332:4332:4332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3309:3309:3309))
        (PORT d[1] (8939:8939:8939) (7828:7828:7828))
        (PORT d[2] (5620:5620:5620) (4899:4899:4899))
        (PORT d[3] (4018:4018:4018) (3508:3508:3508))
        (PORT d[4] (3775:3775:3775) (3302:3302:3302))
        (PORT d[5] (7978:7978:7978) (7138:7138:7138))
        (PORT d[6] (8517:8517:8517) (7477:7477:7477))
        (PORT d[7] (5870:5870:5870) (5486:5486:5486))
        (PORT d[8] (5777:5777:5777) (5128:5128:5128))
        (PORT d[9] (5501:5501:5501) (4856:4856:4856))
        (PORT d[10] (6736:6736:6736) (5942:5942:5942))
        (PORT d[11] (5411:5411:5411) (4760:4760:4760))
        (PORT d[12] (5146:5146:5146) (4599:4599:4599))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (3926:3926:3926) (4328:4328:4328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (2973:2973:2973))
        (PORT clk (2488:2488:2488) (2516:2516:2516))
        (PORT ena (3926:3926:3926) (4328:4328:4328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (3554:3554:3554))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3930:3930:3930) (4332:4332:4332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (3930:3930:3930) (4332:4332:4332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4909:4909:4909) (4425:4425:4425))
        (PORT datac (1327:1327:1327) (1053:1053:1053))
        (PORT datad (1128:1128:1128) (966:966:966))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (4841:4841:4841))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (13090:13090:13090) (14476:14476:14476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7664:7664:7664) (6815:6815:6815))
        (PORT d[1] (9891:9891:9891) (8749:8749:8749))
        (PORT d[2] (9058:9058:9058) (7912:7912:7912))
        (PORT d[3] (9964:9964:9964) (8904:8904:8904))
        (PORT d[4] (6618:6618:6618) (5963:5963:5963))
        (PORT d[5] (6453:6453:6453) (5779:5779:5779))
        (PORT d[6] (9094:9094:9094) (8103:8103:8103))
        (PORT d[7] (9141:9141:9141) (7738:7738:7738))
        (PORT d[8] (5659:5659:5659) (5171:5171:5171))
        (PORT d[9] (7838:7838:7838) (6994:6994:6994))
        (PORT d[10] (8128:8128:8128) (7172:7172:7172))
        (PORT d[11] (7292:7292:7292) (6495:6495:6495))
        (PORT d[12] (6701:6701:6701) (6023:6023:6023))
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (PORT ena (13086:13086:13086) (14472:14472:14472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4217:4217:4217))
        (PORT clk (2466:2466:2466) (2495:2495:2495))
        (PORT ena (13086:13086:13086) (14472:14472:14472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (5995:5995:5995))
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT ena (13090:13090:13090) (14476:14476:14476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2499:2499:2499))
        (PORT d[0] (13090:13090:13090) (14476:14476:14476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a299\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3425:3425:3425))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (3924:3924:3924) (4310:4310:4310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2639:2639:2639))
        (PORT d[1] (9214:9214:9214) (8089:8089:8089))
        (PORT d[2] (5620:5620:5620) (4907:4907:4907))
        (PORT d[3] (3372:3372:3372) (2919:2919:2919))
        (PORT d[4] (3419:3419:3419) (2983:2983:2983))
        (PORT d[5] (7953:7953:7953) (7122:7122:7122))
        (PORT d[6] (8928:8928:8928) (7837:7837:7837))
        (PORT d[7] (5805:5805:5805) (5433:5433:5433))
        (PORT d[8] (5825:5825:5825) (5169:5169:5169))
        (PORT d[9] (5515:5515:5515) (4873:4873:4873))
        (PORT d[10] (7128:7128:7128) (6286:6286:6286))
        (PORT d[11] (5684:5684:5684) (4979:4979:4979))
        (PORT d[12] (4637:4637:4637) (4143:4143:4143))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (PORT ena (3920:3920:3920) (4306:4306:4306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2576:2576:2576))
        (PORT clk (2494:2494:2494) (2520:2520:2520))
        (PORT ena (3920:3920:3920) (4306:4306:4306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (3555:3555:3555))
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT ena (3924:3924:3924) (4310:4310:4310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2524:2524:2524))
        (PORT d[0] (3924:3924:3924) (4310:4310:4310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1508:1508:1508))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3445:3445:3445) (3052:3052:3052))
        (PORT datab (4909:4909:4909) (4425:4425:4425))
        (PORT datac (3292:3292:3292) (2574:2574:2574))
        (PORT datad (1211:1211:1211) (1028:1028:1028))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3447:3447:3447) (3054:3054:3054))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4691:4691:4691) (4334:4334:4334))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3319:3319:3319))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (6654:6654:6654) (7390:7390:7390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (6257:6257:6257))
        (PORT d[1] (4082:4082:4082) (3539:3539:3539))
        (PORT d[2] (7088:7088:7088) (6203:6203:6203))
        (PORT d[3] (3877:3877:3877) (3403:3403:3403))
        (PORT d[4] (7862:7862:7862) (6865:6865:6865))
        (PORT d[5] (5955:5955:5955) (5248:5248:5248))
        (PORT d[6] (4432:4432:4432) (3849:3849:3849))
        (PORT d[7] (6826:6826:6826) (6279:6279:6279))
        (PORT d[8] (5163:5163:5163) (4662:4662:4662))
        (PORT d[9] (6646:6646:6646) (5850:5850:5850))
        (PORT d[10] (6576:6576:6576) (5739:5739:5739))
        (PORT d[11] (3694:3694:3694) (3320:3320:3320))
        (PORT d[12] (4296:4296:4296) (3789:3789:3789))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (6650:6650:6650) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3132:3132:3132))
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (PORT ena (6650:6650:6650) (7386:7386:7386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (4519:4519:4519))
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT ena (6654:6654:6654) (7390:7390:7390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2521:2521:2521))
        (PORT d[0] (6654:6654:6654) (7390:7390:7390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1505:1505:1505))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5253:5253:5253) (4614:4614:4614))
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT ena (13091:13091:13091) (14478:14478:14478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7706:7706:7706) (6834:6834:6834))
        (PORT d[1] (9914:9914:9914) (8767:8767:8767))
        (PORT d[2] (8396:8396:8396) (7333:7333:7333))
        (PORT d[3] (9611:9611:9611) (8605:8605:8605))
        (PORT d[4] (6335:6335:6335) (5736:5736:5736))
        (PORT d[5] (6452:6452:6452) (5778:5778:5778))
        (PORT d[6] (9087:9087:9087) (8095:8095:8095))
        (PORT d[7] (8816:8816:8816) (7464:7464:7464))
        (PORT d[8] (5658:5658:5658) (5170:5170:5170))
        (PORT d[9] (7460:7460:7460) (6658:6658:6658))
        (PORT d[10] (7736:7736:7736) (6825:6825:6825))
        (PORT d[11] (6637:6637:6637) (5934:5934:5934))
        (PORT d[12] (6693:6693:6693) (6015:6015:6015))
        (PORT clk (2461:2461:2461) (2488:2488:2488))
        (PORT ena (13087:13087:13087) (14474:14474:14474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (3624:3624:3624))
        (PORT clk (2461:2461:2461) (2488:2488:2488))
        (PORT ena (13087:13087:13087) (14474:14474:14474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6886:6886:6886) (6032:6032:6032))
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT ena (13091:13091:13091) (14478:14478:14478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2492:2492:2492))
        (PORT d[0] (13091:13091:13091) (14478:14478:14478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3376:3376:3376))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (3848:3848:3848) (4240:4240:4240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3005:3005:3005))
        (PORT d[1] (8847:8847:8847) (7770:7770:7770))
        (PORT d[2] (5554:5554:5554) (4844:4844:4844))
        (PORT d[3] (4052:4052:4052) (3535:3535:3535))
        (PORT d[4] (5777:5777:5777) (5093:5093:5093))
        (PORT d[5] (7977:7977:7977) (7137:7137:7137))
        (PORT d[6] (8516:8516:8516) (7476:7476:7476))
        (PORT d[7] (5782:5782:5782) (5406:5406:5406))
        (PORT d[8] (5458:5458:5458) (4846:4846:4846))
        (PORT d[9] (5165:5165:5165) (4559:4559:4559))
        (PORT d[10] (6735:6735:6735) (5941:5941:5941))
        (PORT d[11] (5719:5719:5719) (5005:5005:5005))
        (PORT d[12] (4699:4699:4699) (4207:4207:4207))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (3844:3844:3844) (4236:4236:4236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (3602:3602:3602))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (3844:3844:3844) (4236:4236:4236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (3539:3539:3539))
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT ena (3848:3848:3848) (4240:4240:4240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2515:2515:2515))
        (PORT d[0] (3848:3848:3848) (4240:4240:4240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1499:1499:1499))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (3936:3936:3936))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT ena (6646:6646:6646) (7384:7384:7384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7316:7316:7316) (6568:6568:6568))
        (PORT d[1] (4050:4050:4050) (3513:3513:3513))
        (PORT d[2] (7091:7091:7091) (6202:6202:6202))
        (PORT d[3] (3532:3532:3532) (3095:3095:3095))
        (PORT d[4] (8259:8259:8259) (7209:7209:7209))
        (PORT d[5] (6354:6354:6354) (5613:5613:5613))
        (PORT d[6] (4440:4440:4440) (3858:3858:3858))
        (PORT d[7] (7242:7242:7242) (6644:6644:6644))
        (PORT d[8] (5128:5128:5128) (4638:4638:4638))
        (PORT d[9] (6673:6673:6673) (5880:5880:5880))
        (PORT d[10] (7293:7293:7293) (6365:6365:6365))
        (PORT d[11] (3709:3709:3709) (3340:3340:3340))
        (PORT d[12] (4277:4277:4277) (3780:3780:3780))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT ena (6642:6642:6642) (7380:7380:7380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (4724:4724:4724))
        (PORT clk (2497:2497:2497) (2525:2525:2525))
        (PORT ena (6642:6642:6642) (7380:7380:7380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6031:6031:6031) (5100:5100:5100))
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT ena (6646:6646:6646) (7384:7384:7384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2529:2529:2529))
        (PORT d[0] (6646:6646:6646) (7384:7384:7384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3306:3306:3306) (2987:2987:2987))
        (PORT datab (1327:1327:1327) (1064:1064:1064))
        (PORT datac (3369:3369:3369) (2998:2998:2998))
        (PORT datad (1511:1511:1511) (1293:1293:1293))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3321:3321:3321) (3002:3002:3002))
        (PORT datab (1238:1238:1238) (1059:1059:1059))
        (PORT datac (4742:4742:4742) (3707:3707:3707))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (2608:2608:2608))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (9478:9478:9478) (10453:10453:10453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6075:6075:6075) (5312:5312:5312))
        (PORT d[1] (7142:7142:7142) (6328:6328:6328))
        (PORT d[2] (9348:9348:9348) (8250:8250:8250))
        (PORT d[3] (6509:6509:6509) (5601:5601:5601))
        (PORT d[4] (7076:7076:7076) (6222:6222:6222))
        (PORT d[5] (5227:5227:5227) (4550:4550:4550))
        (PORT d[6] (7640:7640:7640) (6774:6774:6774))
        (PORT d[7] (3367:3367:3367) (3165:3165:3165))
        (PORT d[8] (6610:6610:6610) (5944:5944:5944))
        (PORT d[9] (4131:4131:4131) (3671:3671:3671))
        (PORT d[10] (7024:7024:7024) (6352:6352:6352))
        (PORT d[11] (6703:6703:6703) (6053:6053:6053))
        (PORT d[12] (8027:8027:8027) (6967:6967:6967))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (9474:9474:9474) (10449:10449:10449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (4881:4881:4881))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (9474:9474:9474) (10449:10449:10449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (3851:3851:3851))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (9478:9478:9478) (10453:10453:10453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT d[0] (9478:9478:9478) (10453:10453:10453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5148:5148:5148) (4354:4354:4354))
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT ena (10267:10267:10267) (11321:11321:11321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (5580:5580:5580))
        (PORT d[1] (7537:7537:7537) (6719:6719:6719))
        (PORT d[2] (9496:9496:9496) (8465:8465:8465))
        (PORT d[3] (7335:7335:7335) (6319:6319:6319))
        (PORT d[4] (8832:8832:8832) (7859:7859:7859))
        (PORT d[5] (7733:7733:7733) (6524:6524:6524))
        (PORT d[6] (8486:8486:8486) (7566:7566:7566))
        (PORT d[7] (4132:4132:4132) (3871:3871:3871))
        (PORT d[8] (4731:4731:4731) (4251:4251:4251))
        (PORT d[9] (4902:4902:4902) (4402:4402:4402))
        (PORT d[10] (7872:7872:7872) (7148:7148:7148))
        (PORT d[11] (7119:7119:7119) (6418:6418:6418))
        (PORT d[12] (10384:10384:10384) (8858:8858:8858))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (10263:10263:10263) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6698:6698:6698) (5991:5991:5991))
        (PORT clk (2458:2458:2458) (2488:2488:2488))
        (PORT ena (10263:10263:10263) (11317:11317:11317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (4842:4842:4842))
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT ena (10267:10267:10267) (11321:11321:11321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2492:2492:2492))
        (PORT d[0] (10267:10267:10267) (11321:11321:11321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (3774:3774:3774))
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT ena (10287:10287:10287) (11350:11350:11350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5972:5972:5972) (5260:5260:5260))
        (PORT d[1] (7562:7562:7562) (6739:6739:6739))
        (PORT d[2] (9007:9007:9007) (8018:8018:8018))
        (PORT d[3] (7262:7262:7262) (6256:6256:6256))
        (PORT d[4] (8424:8424:8424) (7499:7499:7499))
        (PORT d[5] (7726:7726:7726) (6516:6516:6516))
        (PORT d[6] (8027:8027:8027) (7161:7161:7161))
        (PORT d[7] (5048:5048:5048) (4727:4727:4727))
        (PORT d[8] (4673:4673:4673) (4197:4197:4197))
        (PORT d[9] (4584:4584:4584) (4116:4116:4116))
        (PORT d[10] (7502:7502:7502) (6820:6820:6820))
        (PORT d[11] (7212:7212:7212) (6539:6539:6539))
        (PORT d[12] (10008:10008:10008) (8526:8526:8526))
        (PORT clk (2445:2445:2445) (2474:2474:2474))
        (PORT ena (10283:10283:10283) (11346:11346:11346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5209:5209:5209) (4483:4483:4483))
        (PORT clk (2445:2445:2445) (2474:2474:2474))
        (PORT ena (10283:10283:10283) (11346:11346:11346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4268:4268:4268))
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT ena (10287:10287:10287) (11350:11350:11350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT d[0] (10287:10287:10287) (11350:11350:11350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2190:2190:2190))
        (PORT datab (4594:4594:4594) (4300:4300:4300))
        (PORT datac (3179:3179:3179) (2603:2603:2603))
        (PORT datad (2503:2503:2503) (2122:2122:2122))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2418:2418:2418))
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT ena (6739:6739:6739) (7442:7442:7442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1559:1559:1559))
        (PORT d[1] (8283:8283:8283) (7357:7357:7357))
        (PORT d[2] (7550:7550:7550) (6698:6698:6698))
        (PORT d[3] (2683:2683:2683) (2325:2325:2325))
        (PORT d[4] (6772:6772:6772) (5954:5954:5954))
        (PORT d[5] (2868:2868:2868) (2546:2546:2546))
        (PORT d[6] (7449:7449:7449) (6527:6527:6527))
        (PORT d[7] (5994:5994:5994) (5409:5409:5409))
        (PORT d[8] (6148:6148:6148) (5464:5464:5464))
        (PORT d[9] (4067:4067:4067) (3586:3586:3586))
        (PORT d[10] (3369:3369:3369) (2903:2903:2903))
        (PORT d[11] (6694:6694:6694) (6002:6002:6002))
        (PORT d[12] (8264:8264:8264) (7220:7220:7220))
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT ena (6735:6735:6735) (7438:7438:7438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (2976:2976:2976))
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT ena (6735:6735:6735) (7438:7438:7438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6175:6175:6175) (5472:5472:5472))
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT ena (6739:6739:6739) (7442:7442:7442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2487:2487:2487))
        (PORT d[0] (6739:6739:6739) (7442:7442:7442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1480:1480:1480) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1481:1481:1481) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1190:1190:1190))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1811:1811:1811) (1481:1481:1481))
        (PORT datad (4539:4539:4539) (4267:4267:4267))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4737:4737:4737) (4375:4375:4375))
        (PORT datab (4816:4816:4816) (4345:4345:4345))
        (PORT datac (1489:1489:1489) (1319:1319:1319))
        (PORT datad (3880:3880:3880) (3313:3313:3313))
        (IOPATH dataa combout (420:420:420) (377:377:377))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[11\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (4774:4774:4774) (4312:4312:4312))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1583:1583:1583) (1409:1409:1409))
        (PORT datac (534:534:534) (503:503:503))
        (PORT datad (1578:1578:1578) (1442:1442:1442))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[11\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1085:1085:1085))
        (PORT datab (322:322:322) (340:340:340))
        (PORT datac (2971:2971:2971) (2775:2775:2775))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1976:1976:1976) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1365:1365:1365))
        (PORT datab (1115:1115:1115) (909:909:909))
        (PORT datac (281:281:281) (311:311:311))
        (PORT datad (591:591:591) (601:601:601))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (923:923:923))
        (PORT datab (1097:1097:1097) (1068:1068:1068))
        (PORT datac (1057:1057:1057) (949:949:949))
        (PORT datad (1665:1665:1665) (1490:1490:1490))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (604:604:604))
        (PORT datab (1911:1911:1911) (1635:1635:1635))
        (PORT datad (1497:1497:1497) (1225:1225:1225))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1350:1350:1350) (1265:1265:1265))
        (PORT clrn (2139:2139:2139) (2071:2071:2071))
        (PORT sclr (1474:1474:1474) (1425:1425:1425))
        (PORT sload (2143:2143:2143) (2124:2124:2124))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2516:2516:2516) (2198:2198:2198))
        (PORT datab (1325:1325:1325) (1170:1170:1170))
        (PORT datac (2217:2217:2217) (1958:1958:1958))
        (PORT datad (1223:1223:1223) (1110:1110:1110))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src2_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (729:729:729))
        (PORT datac (239:239:239) (260:260:260))
        (PORT datad (890:890:890) (782:782:782))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3064:3064:3064) (2678:2678:2678))
        (PORT datad (946:946:946) (886:886:886))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (258:258:258))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (838:838:838))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (267:267:267) (289:289:289))
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (776:776:776))
        (PORT datab (1222:1222:1222) (1057:1057:1057))
        (PORT datad (886:886:886) (767:767:767))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2154:2154:2154))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2155:2155:2155) (2086:2086:2086))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2154:2154:2154))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2155:2155:2155) (2086:2086:2086))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (775:775:775))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datad (886:886:886) (767:767:767))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2154:2154:2154))
        (PORT asdata (870:870:870) (805:805:805))
        (PORT clrn (2155:2155:2155) (2086:2086:2086))
        (PORT ena (1929:1929:1929) (1732:1732:1732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_data\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (970:970:970))
        (PORT datab (1521:1521:1521) (1291:1291:1291))
        (PORT datac (3065:3065:3065) (2679:2679:2679))
        (PORT datad (948:948:948) (888:888:888))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (327:327:327))
        (PORT datab (310:310:310) (323:323:323))
        (PORT datac (2767:2767:2767) (2330:2330:2330))
        (PORT datad (904:904:904) (788:788:788))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2144:2144:2144) (2075:2075:2075))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (934:934:934) (838:838:838))
        (PORT datac (891:891:891) (807:807:807))
        (PORT datad (1168:1168:1168) (1035:1035:1035))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (1999:1999:1999))
        (PORT datab (1190:1190:1190) (1028:1028:1028))
        (PORT datad (1561:1561:1561) (1423:1423:1423))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[21\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (285:285:285))
        (PORT datab (2313:2313:2313) (1979:1979:1979))
        (PORT datac (488:488:488) (441:441:441))
        (PORT datad (436:436:436) (370:370:370))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (PORT ena (1504:1504:1504) (1371:1371:1371))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (478:478:478))
        (PORT datab (1338:1338:1338) (1233:1233:1233))
        (PORT datac (2408:2408:2408) (1983:1983:1983))
        (PORT datad (859:859:859) (764:764:764))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1593:1593:1593))
        (PORT datab (1211:1211:1211) (1054:1054:1054))
        (PORT datad (779:779:779) (672:672:672))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1436:1436:1436) (1240:1240:1240))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (PORT sload (1801:1801:1801) (1675:1675:1675))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (1873:1873:1873))
        (PORT datab (1773:1773:1773) (1590:1590:1590))
        (PORT datad (783:783:783) (660:660:660))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1207:1207:1207) (1060:1060:1060))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1064:1064:1064))
        (PORT datab (1895:1895:1895) (1644:1644:1644))
        (PORT datac (1213:1213:1213) (1097:1097:1097))
        (PORT datad (1096:1096:1096) (976:976:976))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5794:5794:5794) (6391:6391:6391))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2225:2225:2225))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (10160:10160:10160) (11220:11220:11220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6858:6858:6858) (6019:6019:6019))
        (PORT d[1] (7962:7962:7962) (7058:7058:7058))
        (PORT d[2] (8446:8446:8446) (7323:7323:7323))
        (PORT d[3] (7257:7257:7257) (6273:6273:6273))
        (PORT d[4] (7949:7949:7949) (6991:6991:6991))
        (PORT d[5] (8834:8834:8834) (7861:7861:7861))
        (PORT d[6] (8433:8433:8433) (7481:7481:7481))
        (PORT d[7] (2505:2505:2505) (2118:2118:2118))
        (PORT d[8] (5500:5500:5500) (4882:4882:4882))
        (PORT d[9] (4533:4533:4533) (4045:4045:4045))
        (PORT d[10] (11059:11059:11059) (9838:9838:9838))
        (PORT d[11] (7180:7180:7180) (6485:6485:6485))
        (PORT d[12] (8782:8782:8782) (7642:7642:7642))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (10156:10156:10156) (11216:11216:11216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4230:4230:4230))
        (PORT clk (2486:2486:2486) (2512:2512:2512))
        (PORT ena (10156:10156:10156) (11216:11216:11216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3235:3235:3235))
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT ena (10160:10160:10160) (11220:11220:11220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2516:2516:2516))
        (PORT d[0] (10160:10160:10160) (11220:11220:11220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1500:1500:1500))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1455:1455:1455))
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT ena (6370:6370:6370) (7018:7018:7018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (871:871:871))
        (PORT d[1] (7779:7779:7779) (6835:6835:6835))
        (PORT d[2] (7946:7946:7946) (7049:7049:7049))
        (PORT d[3] (2285:2285:2285) (1968:1968:1968))
        (PORT d[4] (3027:3027:3027) (2624:2624:2624))
        (PORT d[5] (2046:2046:2046) (1819:1819:1819))
        (PORT d[6] (1279:1279:1279) (1129:1129:1129))
        (PORT d[7] (1263:1263:1263) (1128:1128:1128))
        (PORT d[8] (6439:6439:6439) (5714:5714:5714))
        (PORT d[9] (4802:4802:4802) (4234:4234:4234))
        (PORT d[10] (4178:4178:4178) (3626:3626:3626))
        (PORT d[11] (7024:7024:7024) (6298:6298:6298))
        (PORT d[12] (5216:5216:5216) (4533:4533:4533))
        (PORT clk (2474:2474:2474) (2504:2504:2504))
        (PORT ena (6366:6366:6366) (7014:7014:7014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4465:4465:4465))
        (PORT clk (2474:2474:2474) (2504:2504:2504))
        (PORT ena (6366:6366:6366) (7014:7014:7014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (2867:2867:2867))
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT ena (6370:6370:6370) (7018:7018:7018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2508:2508:2508))
        (PORT d[0] (6370:6370:6370) (7018:7018:7018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1266:1266:1266))
        (PORT datac (1907:1907:1907) (1660:1660:1660))
        (PORT datad (1899:1899:1899) (1594:1594:1594))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (2874:2874:2874))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT ena (5330:5330:5330) (5881:5881:5881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (1904:1904:1904))
        (PORT d[1] (1644:1644:1644) (1448:1448:1448))
        (PORT d[2] (3854:3854:3854) (3314:3314:3314))
        (PORT d[3] (2602:2602:2602) (2269:2269:2269))
        (PORT d[4] (3027:3027:3027) (2613:2613:2613))
        (PORT d[5] (9489:9489:9489) (8496:8496:8496))
        (PORT d[6] (4366:4366:4366) (3759:3759:3759))
        (PORT d[7] (7468:7468:7468) (6945:6945:6945))
        (PORT d[8] (4586:4586:4586) (4034:4034:4034))
        (PORT d[9] (2657:2657:2657) (2333:2333:2333))
        (PORT d[10] (5141:5141:5141) (4411:4411:4411))
        (PORT d[11] (6619:6619:6619) (5848:5848:5848))
        (PORT d[12] (5771:5771:5771) (5156:5156:5156))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (5326:5326:5326) (5877:5877:5877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1372:1372:1372))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (5326:5326:5326) (5877:5877:5877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3375:3375:3375))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT ena (5330:5330:5330) (5881:5881:5881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (5330:5330:5330) (5881:5881:5881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (2909:2909:2909))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT ena (4642:4642:4642) (5115:5115:5115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (1947:1947:1947))
        (PORT d[1] (9944:9944:9944) (8741:8741:8741))
        (PORT d[2] (2683:2683:2683) (2295:2295:2295))
        (PORT d[3] (2935:2935:2935) (2536:2536:2536))
        (PORT d[4] (2652:2652:2652) (2297:2297:2297))
        (PORT d[5] (9175:9175:9175) (8208:8208:8208))
        (PORT d[6] (9660:9660:9660) (8493:8493:8493))
        (PORT d[7] (6651:6651:6651) (6201:6201:6201))
        (PORT d[8] (6929:6929:6929) (6155:6155:6155))
        (PORT d[9] (6368:6368:6368) (5629:5629:5629))
        (PORT d[10] (4699:4699:4699) (4019:4019:4019))
        (PORT d[11] (6176:6176:6176) (5444:5444:5444))
        (PORT d[12] (5100:5100:5100) (4566:4566:4566))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (PORT ena (4638:4638:4638) (5111:5111:5111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2021:2021:2021))
        (PORT clk (2526:2526:2526) (2552:2552:2552))
        (PORT ena (4638:4638:4638) (5111:5111:5111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3267:3267:3267))
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT ena (4642:4642:4642) (5115:5115:5115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2556:2556:2556))
        (PORT d[0] (4642:4642:4642) (5115:5115:5115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1265:1265:1265))
        (PORT datac (1562:1562:1562) (1345:1345:1345))
        (PORT datad (1904:1904:1904) (1646:1646:1646))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1115:1115:1115))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (1896:1896:1896) (1669:1669:1669))
        (PORT datad (230:230:230) (237:237:237))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1114:1114:1114))
        (PORT datab (1371:1371:1371) (1266:1266:1266))
        (PORT datac (1897:1897:1897) (1670:1670:1670))
        (PORT datad (1174:1174:1174) (1007:1007:1007))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2565:2565:2565))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (4289:4289:4289) (4729:4729:4729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2294:2294:2294))
        (PORT d[1] (9587:9587:9587) (8430:8430:8430))
        (PORT d[2] (6343:6343:6343) (5553:5553:5553))
        (PORT d[3] (3316:3316:3316) (2884:2884:2884))
        (PORT d[4] (3047:3047:3047) (2656:2656:2656))
        (PORT d[5] (8784:8784:8784) (7855:7855:7855))
        (PORT d[6] (9273:9273:9273) (8151:8151:8151))
        (PORT d[7] (6244:6244:6244) (5831:5831:5831))
        (PORT d[8] (6222:6222:6222) (5529:5529:5529))
        (PORT d[9] (5986:5986:5986) (5292:5292:5292))
        (PORT d[10] (7478:7478:7478) (6598:6598:6598))
        (PORT d[11] (5780:5780:5780) (5091:5091:5091))
        (PORT d[12] (4726:4726:4726) (4231:4231:4231))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (4285:4285:4285) (4725:4725:4725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2256:2256:2256))
        (PORT clk (2516:2516:2516) (2542:2542:2542))
        (PORT ena (4285:4285:4285) (4725:4725:4725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3042:3042:3042))
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT ena (4289:4289:4289) (4729:4729:4729))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2546:2546:2546))
        (PORT d[0] (4289:4289:4289) (4729:4729:4729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3245:3245:3245))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT ena (12010:12010:12010) (13316:13316:13316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7633:7633:7633) (6778:6778:6778))
        (PORT d[1] (10128:10128:10128) (8956:8956:8956))
        (PORT d[2] (9521:9521:9521) (8478:8478:8478))
        (PORT d[3] (8676:8676:8676) (7498:7498:7498))
        (PORT d[4] (6057:6057:6057) (5393:5393:5393))
        (PORT d[5] (7205:7205:7205) (6410:6410:6410))
        (PORT d[6] (9494:9494:9494) (8409:8409:8409))
        (PORT d[7] (5686:5686:5686) (4801:4801:4801))
        (PORT d[8] (7545:7545:7545) (6815:6815:6815))
        (PORT d[9] (6063:6063:6063) (5399:5399:5399))
        (PORT d[10] (9495:9495:9495) (8438:8438:8438))
        (PORT d[11] (6647:6647:6647) (5922:5922:5922))
        (PORT d[12] (7744:7744:7744) (6911:6911:6911))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (PORT ena (12006:12006:12006) (13312:13312:13312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6817:6817:6817) (6123:6123:6123))
        (PORT clk (2503:2503:2503) (2529:2529:2529))
        (PORT ena (12006:12006:12006) (13312:13312:13312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (2996:2996:2996))
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT ena (12010:12010:12010) (13316:13316:13316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2533:2533:2533))
        (PORT d[0] (12010:12010:12010) (13316:13316:13316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (2890:2890:2890))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT ena (5280:5280:5280) (5812:5812:5812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1580:1580:1580))
        (PORT d[1] (2057:2057:2057) (1815:1815:1815))
        (PORT d[2] (3884:3884:3884) (3340:3340:3340))
        (PORT d[3] (2635:2635:2635) (2297:2297:2297))
        (PORT d[4] (2985:2985:2985) (2577:2577:2577))
        (PORT d[5] (9561:9561:9561) (8556:8556:8556))
        (PORT d[6] (4354:4354:4354) (3745:3745:3745))
        (PORT d[7] (7502:7502:7502) (6971:6971:6971))
        (PORT d[8] (4118:4118:4118) (3616:3616:3616))
        (PORT d[9] (2656:2656:2656) (2333:2333:2333))
        (PORT d[10] (5448:5448:5448) (4636:4636:4636))
        (PORT d[11] (6619:6619:6619) (5848:5848:5848))
        (PORT d[12] (2371:2371:2371) (2026:2026:2026))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (5276:5276:5276) (5808:5808:5808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1356:1356:1356))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (5276:5276:5276) (5808:5808:5808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3543:3543:3543) (3374:3374:3374))
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT ena (5280:5280:5280) (5812:5812:5812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2546:2546:2546))
        (PORT d[0] (5280:5280:5280) (5812:5812:5812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (858:858:858))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (5726:5726:5726) (6306:6306:6306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1394:1394:1394))
        (PORT d[1] (1598:1598:1598) (1394:1394:1394))
        (PORT d[2] (4210:4210:4210) (3656:3656:3656))
        (PORT d[3] (1976:1976:1976) (1690:1690:1690))
        (PORT d[4] (1325:1325:1325) (1156:1156:1156))
        (PORT d[5] (1250:1250:1250) (1121:1121:1121))
        (PORT d[6] (1646:1646:1646) (1447:1447:1447))
        (PORT d[7] (7863:7863:7863) (7297:7297:7297))
        (PORT d[8] (1565:1565:1565) (1332:1332:1332))
        (PORT d[9] (3491:3491:3491) (3074:3074:3074))
        (PORT d[10] (4864:4864:4864) (4236:4236:4236))
        (PORT d[11] (2783:2783:2783) (2399:2399:2399))
        (PORT d[12] (3461:3461:3461) (3028:3028:3028))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT ena (5722:5722:5722) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (1730:1730:1730))
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (PORT ena (5722:5722:5722) (6302:6302:6302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4028:4028:4028))
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT ena (5726:5726:5726) (6306:6306:6306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2535:2535:2535))
        (PORT d[0] (5726:5726:5726) (6306:6306:6306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1112:1112:1112))
        (PORT datab (1370:1370:1370) (1266:1266:1266))
        (PORT datac (1507:1507:1507) (1296:1296:1296))
        (PORT datad (808:808:808) (682:682:682))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2294:2294:2294))
        (PORT datab (1370:1370:1370) (1265:1265:1265))
        (PORT datac (2771:2771:2771) (2322:2322:2322))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2533:2533:2533))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (5015:5015:5015) (5523:5523:5523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1595:1595:1595))
        (PORT d[1] (2080:2080:2080) (1841:1841:1841))
        (PORT d[2] (3435:3435:3435) (2942:2942:2942))
        (PORT d[3] (2624:2624:2624) (2285:2285:2285))
        (PORT d[4] (2275:2275:2275) (1961:1961:1961))
        (PORT d[5] (9557:9557:9557) (8552:8552:8552))
        (PORT d[6] (3947:3947:3947) (3385:3385:3385))
        (PORT d[7] (7078:7078:7078) (6593:6593:6593))
        (PORT d[8] (4149:4149:4149) (3646:3646:3646))
        (PORT d[9] (2685:2685:2685) (2357:2357:2357))
        (PORT d[10] (5402:5402:5402) (4597:4597:4597))
        (PORT d[11] (6577:6577:6577) (5809:5809:5809))
        (PORT d[12] (2243:2243:2243) (1948:1948:1948))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (5011:5011:5011) (5519:5519:5519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1688:1688:1688))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (5011:5011:5011) (5519:5519:5519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3361:3361:3361))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (5015:5015:5015) (5523:5523:5523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT d[0] (5015:5015:5015) (5523:5523:5523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (2899:2899:2899))
        (PORT clk (2517:2517:2517) (2542:2542:2542))
        (PORT ena (4262:4262:4262) (4696:4696:4696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2292:2292:2292))
        (PORT d[1] (9589:9589:9589) (8433:8433:8433))
        (PORT d[2] (6003:6003:6003) (5252:5252:5252))
        (PORT d[3] (4049:4049:4049) (3511:3511:3511))
        (PORT d[4] (3041:3041:3041) (2647:2647:2647))
        (PORT d[5] (8338:8338:8338) (7468:7468:7468))
        (PORT d[6] (4287:4287:4287) (3668:3668:3668))
        (PORT d[7] (6243:6243:6243) (5830:5830:5830))
        (PORT d[8] (6221:6221:6221) (5528:5528:5528))
        (PORT d[9] (5905:5905:5905) (5222:5222:5222))
        (PORT d[10] (3632:3632:3632) (3124:3124:3124))
        (PORT d[11] (5443:5443:5443) (4798:4798:4798))
        (PORT d[12] (4718:4718:4718) (4223:4223:4223))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (4258:4258:4258) (4692:4692:4692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (5158:5158:5158))
        (PORT clk (2514:2514:2514) (2538:2538:2538))
        (PORT ena (4258:4258:4258) (4692:4692:4692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3009:3009:3009))
        (PORT clk (2517:2517:2517) (2542:2542:2542))
        (PORT ena (4262:4262:4262) (4696:4696:4696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2542:2542:2542))
        (PORT d[0] (4262:4262:4262) (4696:4696:4696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2572:2572:2572))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (4614:4614:4614) (5092:5092:5092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (2604:2604:2604))
        (PORT d[1] (9951:9951:9951) (8749:8749:8749))
        (PORT d[2] (6385:6385:6385) (5589:5589:5589))
        (PORT d[3] (3288:3288:3288) (2863:2863:2863))
        (PORT d[4] (3017:3017:3017) (2628:2628:2628))
        (PORT d[5] (8749:8749:8749) (7830:7830:7830))
        (PORT d[6] (9652:9652:9652) (8485:8485:8485))
        (PORT d[7] (6684:6684:6684) (6226:6226:6226))
        (PORT d[8] (6599:6599:6599) (5862:5862:5862))
        (PORT d[9] (6274:6274:6274) (5546:5546:5546))
        (PORT d[10] (7485:7485:7485) (6605:6605:6605))
        (PORT d[11] (5759:5759:5759) (5082:5082:5082))
        (PORT d[12] (5048:5048:5048) (4519:4519:4519))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (PORT ena (4610:4610:4610) (5088:5088:5088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (3604:3604:3604))
        (PORT clk (2520:2520:2520) (2548:2548:2548))
        (PORT ena (4610:4610:4610) (5088:5088:5088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (2957:2957:2957))
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT ena (4614:4614:4614) (5092:5092:5092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2552:2552:2552))
        (PORT d[0] (4614:4614:4614) (5092:5092:5092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1113:1113:1113))
        (PORT datab (2746:2746:2746) (2388:2388:2388))
        (PORT datac (2338:2338:2338) (2018:2018:2018))
        (PORT datad (1328:1328:1328) (1226:1226:1226))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1168:1168:1168))
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT ena (6681:6681:6681) (7392:7392:7392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1177:1177:1177))
        (PORT d[1] (8652:8652:8652) (7679:7679:7679))
        (PORT d[2] (7934:7934:7934) (7037:7037:7037))
        (PORT d[3] (2314:2314:2314) (1999:1999:1999))
        (PORT d[4] (6301:6301:6301) (5485:5485:5485))
        (PORT d[5] (2038:2038:2038) (1811:1811:1811))
        (PORT d[6] (7834:7834:7834) (6867:6867:6867))
        (PORT d[7] (1698:1698:1698) (1500:1500:1500))
        (PORT d[8] (6522:6522:6522) (5793:5793:5793))
        (PORT d[9] (4436:4436:4436) (3908:3908:3908))
        (PORT d[10] (4122:4122:4122) (3575:3575:3575))
        (PORT d[11] (7070:7070:7070) (6340:6340:6340))
        (PORT d[12] (5234:5234:5234) (4544:4544:4544))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (6677:6677:6677) (7388:7388:7388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3450:3450:3450))
        (PORT clk (2467:2467:2467) (2498:2498:2498))
        (PORT ena (6677:6677:6677) (7388:7388:7388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (2860:2860:2860))
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT ena (6681:6681:6681) (7392:7392:7392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2502:2502:2502))
        (PORT d[0] (6681:6681:6681) (7392:7392:7392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1658:1658:1658) (1417:1417:1417))
        (PORT datab (1370:1370:1370) (1266:1266:1266))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (1494:1494:1494) (1294:1294:1294))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1714:1714:1714))
        (PORT datab (269:269:269) (275:275:275))
        (PORT datac (2144:2144:2144) (1827:1827:1827))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (2145:2145:2145) (1827:1827:1827))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1730:1730:1730))
        (PORT datab (877:877:877) (755:755:755))
        (PORT datad (2342:2342:2342) (2086:2086:2086))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1249:1249:1249))
        (PORT datab (879:879:879) (770:770:770))
        (PORT datad (1640:1640:1640) (1404:1404:1404))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[1\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1294:1294:1294))
        (PORT datab (813:813:813) (664:664:664))
        (PORT datac (426:426:426) (366:366:366))
        (PORT datad (1812:1812:1812) (1498:1498:1498))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (PORT ena (2059:2059:2059) (1893:1893:1893))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1461:1461:1461))
        (PORT datac (1574:1574:1574) (1443:1443:1443))
        (PORT datad (1975:1975:1975) (1754:1754:1754))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (442:442:442))
        (PORT datab (293:293:293) (300:300:300))
        (PORT datad (824:824:824) (711:711:711))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2608:2608:2608) (2493:2493:2493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (827:827:827) (714:714:714))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (283:283:283))
        (PORT datab (985:985:985) (905:905:905))
        (PORT datac (1189:1189:1189) (1002:1002:1002))
        (PORT datad (343:343:343) (416:416:416))
        (IOPATH dataa combout (350:350:350) (377:377:377))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (885:885:885))
        (PORT datab (888:888:888) (834:834:834))
        (PORT datad (243:243:243) (257:257:257))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2608:2608:2608) (2493:2493:2493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (444:444:444))
        (PORT datad (337:337:337) (410:410:410))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2148:2148:2148) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (441:441:441))
        (PORT datab (876:876:876) (815:815:815))
        (PORT datad (576:576:576) (565:565:565))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2148:2148:2148) (2079:2079:2079))
        (PORT ena (1459:1459:1459) (1558:1558:1558))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (776:776:776))
        (PORT datab (1231:1231:1231) (1085:1085:1085))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (622:622:622))
        (PORT datac (233:233:233) (252:252:252))
        (PORT datad (807:807:807) (705:705:705))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1059:1059:1059))
        (PORT datab (351:351:351) (409:409:409))
        (PORT datad (339:339:339) (402:402:402))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1039:1039:1039))
        (PORT datab (988:988:988) (908:908:908))
        (PORT datad (825:825:825) (712:712:712))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2608:2608:2608) (2493:2493:2493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (942:942:942) (871:871:871))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1776:1776:1776))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (720:720:720) (594:594:594))
        (PORT datad (252:252:252) (260:260:260))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (283:283:283))
        (PORT datab (379:379:379) (448:448:448))
        (PORT datac (2533:2533:2533) (2154:2154:2154))
        (PORT datad (813:813:813) (678:678:678))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (481:481:481))
        (PORT datac (529:529:529) (514:514:514))
        (PORT datad (335:335:335) (406:406:406))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (286:286:286))
        (PORT datab (300:300:300) (310:310:310))
        (PORT datac (2534:2534:2534) (2156:2156:2156))
        (PORT datad (808:808:808) (673:673:673))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (372:372:372) (439:439:439))
        (PORT datac (2534:2534:2534) (2156:2156:2156))
        (PORT datad (808:808:808) (673:673:673))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (939:939:939) (882:882:882))
        (PORT datad (1445:1445:1445) (1251:1251:1251))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (394:394:394))
        (PORT datab (885:885:885) (777:777:777))
        (PORT datad (1637:1637:1637) (1400:1400:1400))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2155:2155:2155))
        (PORT datab (2032:2032:2032) (1810:1810:1810))
        (PORT datad (806:806:806) (685:685:685))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[9\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1297:1297:1297))
        (PORT datab (1238:1238:1238) (1037:1037:1037))
        (PORT datac (1947:1947:1947) (1591:1591:1591))
        (PORT datad (774:774:774) (670:670:670))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2585:2585:2585) (2469:2469:2469))
        (PORT ena (1608:1608:1608) (1484:1484:1484))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (843:843:843))
        (PORT datab (2572:2572:2572) (2213:2213:2213))
        (PORT datac (1523:1523:1523) (1244:1244:1244))
        (PORT datad (893:893:893) (851:851:851))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2071:2071:2071))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (1874:1874:1874))
        (PORT datab (819:819:819) (670:670:670))
        (PORT datad (812:812:812) (706:706:706))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (973:973:973))
        (PORT datab (1386:1386:1386) (1250:1250:1250))
        (PORT datad (1203:1203:1203) (1084:1084:1084))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2306:2306:2306) (2031:2031:2031))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT sclr (2274:2274:2274) (2126:2126:2126))
        (PORT sload (1854:1854:1854) (1883:1883:1883))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1634:1634:1634))
        (PORT datab (976:976:976) (927:927:927))
        (PORT datac (1884:1884:1884) (1620:1620:1620))
        (PORT datad (1343:1343:1343) (1247:1247:1247))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1155:1155:1155))
        (PORT datac (1476:1476:1476) (1286:1286:1286))
        (PORT datad (281:281:281) (339:339:339))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1439:1439:1439) (1326:1326:1326))
        (PORT datab (1217:1217:1217) (1033:1033:1033))
        (PORT datac (1250:1250:1250) (1117:1117:1117))
        (PORT datad (1138:1138:1138) (906:906:906))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT asdata (1666:1666:1666) (1519:1519:1519))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1707:1707:1707))
        (PORT datac (1645:1645:1645) (1502:1502:1502))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[25\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (284:284:284))
        (PORT datab (2452:2452:2452) (2061:2061:2061))
        (PORT datac (1853:1853:1853) (1557:1557:1557))
        (PORT datad (1191:1191:1191) (1014:1014:1014))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (PORT ena (1578:1578:1578) (1442:1442:1442))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2118:2118:2118) (1789:1789:1789))
        (PORT datab (915:915:915) (798:798:798))
        (PORT datac (1169:1169:1169) (1046:1046:1046))
        (PORT datad (497:497:497) (438:438:438))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (705:705:705))
        (PORT datab (754:754:754) (624:624:624))
        (PORT datad (1570:1570:1570) (1360:1360:1360))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1773:1773:1773) (1536:1536:1536))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (690:690:690))
        (PORT datab (529:529:529) (434:434:434))
        (PORT datad (2181:2181:2181) (1830:1830:1830))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1059:1059:1059))
        (PORT datab (1231:1231:1231) (1033:1033:1033))
        (PORT datad (1204:1204:1204) (1085:1085:1085))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1592:1592:1592) (1454:1454:1454))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT sclr (2274:2274:2274) (2126:2126:2126))
        (PORT sload (1854:1854:1854) (1883:1883:1883))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src3_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (728:728:728))
        (PORT datab (1244:1244:1244) (1107:1107:1107))
        (PORT datac (2475:2475:2475) (2162:2162:2162))
        (PORT datad (881:881:881) (772:772:772))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (759:759:759))
        (PORT datac (513:513:513) (439:439:439))
        (PORT datad (240:240:240) (253:253:253))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (534:534:534) (519:519:519))
        (PORT datac (839:839:839) (718:718:718))
        (PORT datad (242:242:242) (255:255:255))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1247:1247:1247) (1150:1150:1150))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2076:2076:2076) (1834:1834:1834))
        (PORT datad (1168:1168:1168) (1042:1042:1042))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|tx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2066:2066:2066))
        (PORT ena (1462:1462:1462) (1289:1289:1289))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (547:547:547))
        (PORT datab (922:922:922) (810:810:810))
        (PORT datac (898:898:898) (802:802:802))
        (PORT datad (314:314:314) (376:376:376))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (1200:1200:1200) (1108:1108:1108))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (575:575:575))
        (PORT datab (399:399:399) (443:443:443))
        (PORT datad (332:332:332) (373:373:373))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (745:745:745))
        (PORT datab (916:916:916) (849:849:849))
        (PORT datac (816:816:816) (697:697:697))
        (PORT datad (442:442:442) (382:382:382))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2133:2133:2133))
        (PORT asdata (1225:1225:1225) (1144:1144:1144))
        (PORT clrn (2130:2130:2130) (2060:2060:2060))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (378:378:378))
        (PORT datab (883:883:883) (774:774:774))
        (PORT datac (805:805:805) (706:706:706))
        (PORT datad (1638:1638:1638) (1402:1402:1402))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (783:783:783))
        (PORT datab (1691:1691:1691) (1539:1539:1539))
        (PORT datad (1908:1908:1908) (1658:1658:1658))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[6\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (413:413:413))
        (PORT datab (1162:1162:1162) (990:990:990))
        (PORT datac (1968:1968:1968) (1765:1765:1765))
        (PORT datad (1195:1195:1195) (1018:1018:1018))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2063:2063:2063))
        (PORT ena (1578:1578:1578) (1442:1442:1442))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (705:705:705))
        (PORT datab (1595:1595:1595) (1365:1365:1365))
        (PORT datad (1906:1906:1906) (1622:1622:1622))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2284:2284:2284) (1979:1979:1979))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1672:1672:1672))
        (PORT datab (1177:1177:1177) (1022:1022:1022))
        (PORT datad (1095:1095:1095) (898:898:898))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1227:1227:1227) (1112:1112:1112))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2013:2013:2013) (1753:1753:1753))
        (PORT datab (1816:1816:1816) (1630:1630:1630))
        (PORT datac (1613:1613:1613) (1425:1425:1425))
        (PORT datad (1188:1188:1188) (1089:1089:1089))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3409:3409:3409) (2919:2919:2919))
        (PORT datac (1226:1226:1226) (1107:1107:1107))
        (PORT datad (953:953:953) (885:885:885))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1326:1326:1326))
        (PORT datab (1929:1929:1929) (1629:1629:1629))
        (PORT datac (1075:1075:1075) (1030:1030:1030))
        (PORT datad (840:840:840) (718:718:718))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT asdata (1647:1647:1647) (1506:1506:1506))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1729:1729:1729))
        (PORT datab (2445:2445:2445) (2171:2171:2171))
        (PORT datad (1481:1481:1481) (1237:1237:1237))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1251:1251:1251))
        (PORT datad (323:323:323) (390:390:390))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[19\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (2327:2327:2327) (2016:2016:2016))
        (PORT datac (1297:1297:1297) (1126:1126:1126))
        (PORT datad (869:869:869) (767:767:767))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (PORT ena (1919:1919:1919) (1722:1722:1722))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1385:1385:1385))
        (PORT datab (915:915:915) (797:797:797))
        (PORT datac (1440:1440:1440) (1275:1275:1275))
        (PORT datad (496:496:496) (438:438:438))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (1813:1813:1813))
        (PORT datab (1864:1864:1864) (1722:1722:1722))
        (PORT datac (1860:1860:1860) (1581:1581:1581))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (410:410:410))
        (PORT datac (2007:2007:2007) (1785:1785:1785))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3387:3387:3387) (2932:2932:2932))
        (PORT datac (1480:1480:1480) (1296:1296:1296))
        (PORT datad (287:287:287) (346:346:346))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1166:1166:1166))
        (PORT datab (1224:1224:1224) (985:985:985))
        (PORT datac (914:914:914) (843:843:843))
        (PORT datad (1588:1588:1588) (1362:1362:1362))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2500:2500:2500) (2152:2152:2152))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1282:1282:1282) (1118:1118:1118))
        (PORT datac (1339:1339:1339) (1229:1229:1229))
        (PORT datad (283:283:283) (341:341:341))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1069:1069:1069))
        (PORT datab (870:870:870) (749:749:749))
        (PORT datac (1972:1972:1972) (1724:1724:1724))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1137:1137:1137))
        (PORT datab (1379:1379:1379) (1237:1237:1237))
        (PORT datac (1707:1707:1707) (1530:1530:1530))
        (PORT datad (1505:1505:1505) (1293:1293:1293))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2121:2121:2121))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2041:2041:2041) (1831:1831:1831))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1531:1531:1531) (1370:1370:1370))
        (PORT datac (1449:1449:1449) (1262:1262:1262))
        (PORT datad (286:286:286) (344:344:344))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (2016:2016:2016) (1757:1757:1757))
        (PORT datac (1090:1090:1090) (910:910:910))
        (PORT datad (1204:1204:1204) (1019:1019:1019))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2094:2094:2094))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1886:1886:1886) (1658:1658:1658))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2116:2116:2116))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1709:1709:1709) (1606:1606:1606))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (279:279:279))
        (PORT datac (889:889:889) (815:815:815))
        (PORT datad (876:876:876) (784:784:784))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (706:706:706))
        (PORT datac (1228:1228:1228) (1105:1105:1105))
        (PORT datad (1259:1259:1259) (1082:1082:1082))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2120:2120:2120))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1942:1942:1942) (1732:1732:1732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (443:443:443))
        (PORT datac (338:338:338) (416:416:416))
        (PORT datad (956:956:956) (889:889:889))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (786:786:786))
        (PORT datab (1233:1233:1233) (1081:1081:1081))
        (PORT datad (787:787:787) (677:677:677))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1358:1358:1358) (1276:1276:1276))
        (PORT sload (2674:2674:2674) (2455:2455:2455))
        (PORT ena (1946:1946:1946) (1750:1750:1750))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3788:3788:3788) (3277:3277:3277))
        (PORT datac (1279:1279:1279) (1156:1156:1156))
        (PORT datad (1880:1880:1880) (1613:1613:1613))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (444:444:444))
        (PORT datac (338:338:338) (415:415:415))
        (PORT datad (957:957:957) (890:890:890))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1078:1078:1078))
        (PORT datab (1251:1251:1251) (1138:1138:1138))
        (PORT datad (850:850:850) (707:707:707))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1990:1990:1990) (1790:1790:1790))
        (PORT sload (1593:1593:1593) (1556:1556:1556))
        (PORT ena (1880:1880:1880) (1660:1660:1660))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (875:875:875))
        (PORT datab (938:938:938) (818:818:818))
        (PORT datac (1546:1546:1546) (1338:1338:1338))
        (PORT datad (1561:1561:1561) (1399:1399:1399))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1662:1662:1662) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (394:394:394))
        (PORT datac (1306:1306:1306) (1218:1218:1218))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (910:910:910))
        (PORT datab (1561:1561:1561) (1333:1333:1333))
        (PORT datac (288:288:288) (355:355:355))
        (PORT datad (1210:1210:1210) (1028:1028:1028))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1624:1624:1624))
        (PORT datab (961:961:961) (847:847:847))
        (PORT datac (903:903:903) (832:832:832))
        (PORT datad (1599:1599:1599) (1432:1432:1432))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1637:1637:1637) (1523:1523:1523))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1532:1532:1532) (1370:1370:1370))
        (PORT datac (283:283:283) (349:349:349))
        (PORT datad (796:796:796) (699:699:699))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1077:1077:1077))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (1052:1052:1052) (874:874:874))
        (PORT datad (1498:1498:1498) (1292:1292:1292))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1117:1117:1117))
        (PORT datab (2136:2136:2136) (1887:1887:1887))
        (PORT datac (1283:1283:1283) (1150:1150:1150))
        (PORT datad (1570:1570:1570) (1406:1406:1406))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2125:2125:2125))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2005:2005:2005) (1823:1823:1823))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (1897:1897:1897))
        (PORT datac (1121:1121:1121) (970:970:970))
        (PORT datad (283:283:283) (342:342:342))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (1558:1558:1558) (1330:1330:1330))
        (PORT datac (1081:1081:1081) (897:897:897))
        (PORT datad (1213:1213:1213) (1031:1031:1031))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (349:349:349))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1086:1086:1086))
        (PORT datab (291:291:291) (299:299:299))
        (PORT datad (876:876:876) (783:783:783))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1611:1611:1611) (1453:1453:1453))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (330:330:330))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (424:424:424))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (754:754:754))
        (PORT datab (598:598:598) (555:555:555))
        (PORT datac (506:506:506) (455:455:455))
        (PORT datad (484:484:484) (413:413:413))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (494:494:494))
        (PORT datab (811:811:811) (725:725:725))
        (PORT datad (815:815:815) (712:712:712))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1351:1351:1351))
        (PORT datab (1516:1516:1516) (1345:1345:1345))
        (PORT datac (775:775:775) (695:695:695))
        (PORT datad (290:290:290) (351:351:351))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1353:1353:1353))
        (PORT datab (980:980:980) (880:880:880))
        (PORT datac (225:225:225) (241:241:241))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1150:1150:1150))
        (PORT datab (1567:1567:1567) (1297:1297:1297))
        (PORT datac (1227:1227:1227) (1078:1078:1078))
        (PORT datad (782:782:782) (635:635:635))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2123:2123:2123) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1626:1626:1626) (1418:1418:1418))
        (PORT datac (1577:1577:1577) (1349:1349:1349))
        (PORT datad (276:276:276) (331:331:331))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1257:1257:1257))
        (PORT datab (1304:1304:1304) (1094:1094:1094))
        (PORT datac (1532:1532:1532) (1272:1272:1272))
        (PORT datad (1987:1987:1987) (1741:1741:1741))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2128:2128:2128))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2118:2118:2118) (2051:2051:2051))
        (PORT ena (1617:1617:1617) (1476:1476:1476))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1174:1174:1174))
        (PORT datab (917:917:917) (799:799:799))
        (PORT datac (1245:1245:1245) (1129:1129:1129))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (471:471:471))
        (PORT datac (248:248:248) (264:264:264))
        (PORT datad (518:518:518) (455:455:455))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[10\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (1948:1948:1948))
        (PORT datab (1599:1599:1599) (1425:1425:1425))
        (PORT datac (1521:1521:1521) (1284:1284:1284))
        (PORT datad (1363:1363:1363) (1290:1290:1290))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2136:2136:2136))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2059:2059:2059))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (908:908:908))
        (PORT datac (232:232:232) (250:250:250))
        (PORT datad (2470:2470:2470) (2096:2096:2096))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (911:911:911))
        (PORT datab (847:847:847) (708:708:708))
        (PORT datac (437:437:437) (382:382:382))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (280:280:280))
        (IOPATH dataa combout (435:435:435) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2159:2159:2159))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1236:1236:1236) (1155:1155:1155))
        (PORT clrn (2150:2150:2150) (2082:2082:2082))
        (PORT sclr (2052:2052:2052) (1866:1866:1866))
        (PORT sload (2142:2142:2142) (2123:2123:2123))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (936:936:936))
        (PORT datab (1333:1333:1333) (1221:1221:1221))
        (PORT datac (1120:1120:1120) (1002:1002:1002))
        (PORT datad (1121:1121:1121) (989:989:989))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1331:1331:1331))
        (PORT datab (1931:1931:1931) (1632:1632:1632))
        (PORT datac (1073:1073:1073) (1028:1028:1028))
        (PORT datad (884:884:884) (746:746:746))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT asdata (1808:1808:1808) (1682:1682:1682))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (1998:1998:1998))
        (PORT datab (1188:1188:1188) (1026:1026:1026))
        (PORT datad (1565:1565:1565) (1428:1428:1428))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (845:845:845))
        (PORT datab (1495:1495:1495) (1278:1278:1278))
        (PORT datad (870:870:870) (794:794:794))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[13\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (451:451:451))
        (PORT datab (4756:4756:4756) (4204:4204:4204))
        (PORT datac (485:485:485) (438:438:438))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (PORT ena (1504:1504:1504) (1371:1371:1371))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1231:1231:1231))
        (PORT datab (1781:1781:1781) (1625:1625:1625))
        (PORT datac (2011:2011:2011) (1800:1800:1800))
        (PORT datad (1211:1211:1211) (1068:1068:1068))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1232:1232:1232))
        (PORT datab (1426:1426:1426) (1299:1299:1299))
        (PORT datac (901:901:901) (807:807:807))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (1885:1885:1885))
        (PORT datab (1338:1338:1338) (1186:1186:1186))
        (PORT datac (1669:1669:1669) (1526:1526:1526))
        (PORT datad (1576:1576:1576) (1415:1415:1415))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (758:758:758))
        (PORT datab (1464:1464:1464) (1390:1390:1390))
        (PORT datac (1053:1053:1053) (877:877:877))
        (PORT datad (249:249:249) (257:257:257))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_force_src2_zero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (415:415:415))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (803:803:803) (706:706:706))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2128:2128:2128) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1544:1544:1544) (1338:1338:1338))
        (PORT datac (907:907:907) (842:842:842))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src2_lo\[8\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1128:1128:1128))
        (PORT datab (1865:1865:1865) (1723:1723:1723))
        (PORT datac (1295:1295:1295) (1200:1200:1200))
        (PORT datad (1465:1465:1465) (1260:1260:1260))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (742:742:742))
        (PORT datab (2163:2163:2163) (1852:1852:1852))
        (PORT datad (1109:1109:1109) (937:937:937))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1254:1254:1254) (1134:1134:1134))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1133:1133:1133))
        (PORT datab (1932:1932:1932) (1660:1660:1660))
        (PORT datac (2156:2156:2156) (1860:1860:1860))
        (PORT datad (1755:1755:1755) (1587:1587:1587))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2140:2140:2140))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datab (1575:1575:1575) (1390:1390:1390))
        (PORT datac (281:281:281) (348:348:348))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1665:1665:1665) (1435:1435:1435))
        (PORT datac (1662:1662:1662) (1422:1422:1422))
        (PORT datad (1084:1084:1084) (937:937:937))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (728:728:728))
        (PORT datac (1156:1156:1156) (984:984:984))
        (PORT datad (293:293:293) (354:354:354))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_avalon_reg\|oci_ienable\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2062:2062:2062))
        (PORT ena (1017:1017:1017) (990:990:990))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1150:1150:1150))
        (PORT datab (1565:1565:1565) (1295:1295:1295))
        (PORT datac (1121:1121:1121) (949:949:949))
        (PORT datad (1563:1563:1563) (1378:1378:1378))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2133:2133:2133))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2123:2123:2123) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1305:1305:1305))
        (PORT datab (1627:1627:1627) (1381:1381:1381))
        (PORT datad (1566:1566:1566) (1377:1377:1377))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (933:933:933) (836:836:836))
        (PORT datac (889:889:889) (805:805:805))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (961:961:961))
        (PORT datab (322:322:322) (339:339:339))
        (PORT datac (5083:5083:5083) (4400:4400:4400))
        (PORT datad (479:479:479) (405:405:405))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1976:1976:1976) (1766:1766:1766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1761:1761:1761))
        (PORT datab (1665:1665:1665) (1485:1485:1485))
        (PORT datac (748:748:748) (624:624:624))
        (PORT datad (816:816:816) (701:701:701))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1106:1106:1106))
        (PORT datab (1314:1314:1314) (1151:1151:1151))
        (PORT datac (1211:1211:1211) (1093:1093:1093))
        (PORT datad (2104:2104:2104) (1885:1885:1885))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (294:294:294))
        (PORT datab (283:283:283) (296:296:296))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (517:517:517) (453:453:453))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (479:479:479))
        (PORT datab (1555:1555:1555) (1344:1344:1344))
        (PORT datac (1638:1638:1638) (1424:1424:1424))
        (PORT datad (856:856:856) (760:760:760))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT asdata (2155:2155:2155) (1839:1839:1839))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1378:1378:1378))
        (PORT datad (1118:1118:1118) (969:969:969))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2137:2137:2137))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2064:2064:2064))
        (PORT ena (1909:1909:1909) (1678:1678:1678))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (371:371:371) (428:428:428))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (395:395:395))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (416:416:416))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (795:795:795))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (417:417:417))
        (PORT datab (270:270:270) (277:277:277))
        (PORT datac (328:328:328) (394:394:394))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (286:286:286))
        (PORT datab (271:271:271) (279:279:279))
        (PORT datac (229:229:229) (244:244:244))
        (PORT datad (226:226:226) (232:232:232))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2118:2118:2118))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2111:2111:2111) (2043:2043:2043))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1154:1154:1154))
        (PORT datab (551:551:551) (548:548:548))
        (PORT datad (1473:1473:1473) (1297:1297:1297))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|av_readdata\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1024:1024:1024))
        (PORT datac (1170:1170:1170) (1050:1050:1050))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2127:2127:2127) (2057:2057:2057))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (706:706:706))
        (PORT datab (1125:1125:1125) (949:949:949))
        (PORT datad (899:899:899) (804:804:804))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1410:1410:1410))
        (PORT datab (525:525:525) (507:507:507))
        (PORT datac (1590:1590:1590) (1456:1456:1456))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux_001\|src_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (741:741:741))
        (PORT datab (276:276:276) (285:285:285))
        (PORT datac (1175:1175:1175) (970:970:970))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (776:776:776))
        (PORT datab (1335:1335:1335) (1206:1206:1206))
        (PORT datad (564:564:564) (525:525:525))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (977:977:977) (952:952:952))
        (PORT clrn (2131:2131:2131) (2065:2065:2065))
        (PORT sload (1568:1568:1568) (1516:1516:1516))
        (PORT ena (1577:1577:1577) (1400:1400:1400))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1136:1136:1136))
        (PORT datab (900:900:900) (809:809:809))
        (PORT datac (894:894:894) (796:796:796))
        (PORT datad (523:523:523) (522:522:522))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (856:856:856))
        (PORT datab (926:926:926) (806:806:806))
        (PORT datad (739:739:739) (656:656:656))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data_nxt\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (747:747:747))
        (PORT datab (890:890:890) (752:752:752))
        (PORT datac (1117:1117:1117) (942:942:942))
        (PORT datad (854:854:854) (751:751:751))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (1585:1585:1585) (1423:1423:1423))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1603:1603:1603))
        (PORT datab (1298:1298:1298) (1147:1147:1147))
        (PORT datac (1506:1506:1506) (1318:1318:1318))
        (PORT datad (901:901:901) (829:829:829))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1118:1118:1118))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (844:844:844) (776:776:776))
        (PORT datad (306:306:306) (366:366:366))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (1854:1854:1854))
        (PORT datac (895:895:895) (801:801:801))
        (PORT datad (1742:1742:1742) (1589:1589:1589))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1081:1081:1081))
        (PORT datab (1244:1244:1244) (1051:1051:1051))
        (PORT datac (1258:1258:1258) (1162:1162:1162))
        (PORT datad (821:821:821) (700:700:700))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2079:2079:2079) (1850:1850:1850))
        (PORT datab (952:952:952) (837:837:837))
        (PORT datac (242:242:242) (263:263:263))
        (PORT datad (1741:1741:1741) (1589:1589:1589))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1603:1603:1603))
        (PORT datab (1298:1298:1298) (1148:1148:1148))
        (PORT datac (1506:1506:1506) (1319:1319:1319))
        (PORT datad (901:901:901) (829:829:829))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (278:278:278))
        (PORT datac (1206:1206:1206) (1072:1072:1072))
        (PORT datad (321:321:321) (386:386:386))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (293:293:293))
        (PORT datab (885:885:885) (751:751:751))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (1926:1926:1926))
        (PORT datab (1636:1636:1636) (1428:1428:1428))
        (PORT datac (1661:1661:1661) (1517:1517:1517))
        (PORT datad (1157:1157:1157) (970:970:970))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (578:578:578))
        (PORT datac (842:842:842) (774:774:774))
        (PORT datad (884:884:884) (819:819:819))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal127\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1857:1857:1857) (1605:1605:1605))
        (PORT datab (1293:1293:1293) (1141:1141:1141))
        (PORT datac (1504:1504:1504) (1317:1317:1317))
        (PORT datad (904:904:904) (832:832:832))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1119:1119:1119))
        (PORT datab (334:334:334) (394:394:394))
        (PORT datac (558:558:558) (544:544:544))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (366:366:366) (429:429:429))
        (PORT datac (560:560:560) (545:545:545))
        (PORT datad (883:883:883) (818:818:818))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (2248:2248:2248) (2029:2029:2029))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (280:280:280))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (294:294:294) (364:364:364))
        (PORT datad (236:236:236) (249:249:249))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (2248:2248:2248) (2029:2029:2029))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (847:847:847) (779:779:779))
        (PORT datad (324:324:324) (390:390:390))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (2248:2248:2248) (2029:2029:2029))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1354:1354:1354))
        (PORT datab (1291:1291:1291) (1140:1140:1140))
        (PORT datac (293:293:293) (362:362:362))
        (PORT datad (321:321:321) (386:386:386))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1120:1120:1120))
        (PORT datab (946:946:946) (854:854:854))
        (PORT datad (806:806:806) (686:686:686))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_control_rd_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (411:411:411))
        (PORT datab (1245:1245:1245) (1142:1142:1142))
        (PORT datac (1513:1513:1513) (1346:1346:1346))
        (PORT datad (237:237:237) (248:248:248))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (836:836:836))
        (PORT datab (1558:1558:1558) (1378:1378:1378))
        (PORT datac (2243:2243:2243) (1931:1931:1931))
        (PORT datad (1136:1136:1136) (1000:1000:1000))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1342:1342:1342) (1182:1182:1182))
        (PORT datac (2244:2244:2244) (1932:1932:1932))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wr_data\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (268:268:268) (274:274:274))
        (PORT datac (1289:1289:1289) (1172:1172:1172))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1203:1203:1203))
        (PORT datab (499:499:499) (428:428:428))
        (PORT datac (1314:1314:1314) (1155:1155:1155))
        (PORT datad (1311:1311:1311) (1201:1201:1201))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ienable_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT asdata (725:725:725) (787:787:787))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (PORT ena (1011:1011:1011) (982:982:982))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg_nxt\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1135:1135:1135))
        (PORT datab (1622:1622:1622) (1438:1438:1438))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (779:779:779) (621:621:621))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_ipending_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2541:2541:2541) (2424:2424:2424))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1242:1242:1242) (1140:1140:1140))
        (PORT datac (888:888:888) (810:810:810))
        (PORT datad (280:280:280) (338:338:338))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[21\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (975:975:975) (914:914:914))
        (PORT datac (1169:1169:1169) (1006:1006:1006))
        (PORT datad (253:253:253) (273:273:273))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (523:523:523))
        (PORT datab (2356:2356:2356) (1976:1976:1976))
        (PORT datad (805:805:805) (663:663:663))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (532:532:532))
        (PORT datab (2743:2743:2743) (2425:2425:2425))
        (PORT datac (776:776:776) (663:663:663))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[14\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (732:732:732))
        (PORT datab (981:981:981) (920:920:920))
        (PORT datac (1170:1170:1170) (1007:1007:1007))
        (PORT datad (260:260:260) (280:280:280))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2121:2121:2121) (2053:2053:2053))
        (PORT ena (1307:1307:1307) (1219:1219:1219))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1581:1581:1581) (1344:1344:1344))
        (PORT datab (2076:2076:2076) (1869:1869:1869))
        (PORT datac (759:759:759) (605:605:605))
        (PORT datad (235:235:235) (246:246:246))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2136:2136:2136) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_logic_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (920:920:920))
        (PORT datab (1687:1687:1687) (1523:1523:1523))
        (PORT datac (1920:1920:1920) (1734:1734:1734))
        (PORT datad (1362:1362:1362) (1256:1256:1256))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_arith_result\[11\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1916:1916:1916) (1614:1614:1614))
        (PORT datac (1159:1159:1159) (996:996:996))
        (PORT datad (1092:1092:1092) (893:893:893))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (910:910:910))
        (PORT datab (912:912:912) (768:768:768))
        (PORT datad (1092:1092:1092) (907:907:907))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2159:2159:2159))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1264:1264:1264) (1190:1190:1190))
        (PORT clrn (2150:2150:2150) (2082:2082:2082))
        (PORT sclr (2052:2052:2052) (1866:1866:1866))
        (PORT sload (2142:2142:2142) (2123:2123:2123))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (845:845:845))
        (PORT datab (1178:1178:1178) (942:942:942))
        (PORT datac (1388:1388:1388) (1131:1131:1131))
        (PORT datad (882:882:882) (816:816:816))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (977:977:977))
        (PORT datab (297:297:297) (307:307:307))
        (PORT datac (1108:1108:1108) (922:922:922))
        (PORT datad (266:266:266) (280:280:280))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2126:2126:2126))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2129:2129:2129) (2061:2061:2061))
        (PORT ena (1540:1540:1540) (1392:1392:1392))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (737:737:737))
        (PORT datab (892:892:892) (756:756:756))
        (PORT datad (284:284:284) (343:343:343))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2132:2132:2132))
        (PORT asdata (1188:1188:1188) (1077:1077:1077))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT ena (1004:1004:1004) (980:980:980))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (624:624:624))
        (PORT datad (323:323:323) (390:390:390))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (420:420:420))
        (PORT datac (291:291:291) (359:359:359))
        (PORT datad (335:335:335) (408:408:408))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (453:453:453))
        (PORT datab (557:557:557) (472:472:472))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (336:336:336) (409:409:409))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (417:417:417))
        (PORT datac (293:293:293) (361:361:361))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT asdata (1500:1500:1500) (1288:1288:1288))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1605:1605:1605) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (1999:1999:1999))
        (PORT datab (1189:1189:1189) (1027:1027:1027))
        (PORT datad (1563:1563:1563) (1426:1426:1426))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (840:840:840))
        (PORT datac (892:892:892) (809:809:809))
        (PORT datad (1195:1195:1195) (1044:1044:1044))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[16\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (418:418:418))
        (PORT datab (526:526:526) (469:469:469))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (3350:3350:3350) (2800:2800:2800))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2138:2138:2138))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2594:2594:2594) (2480:2480:2480))
        (PORT ena (1504:1504:1504) (1371:1371:1371))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1674:1674:1674))
        (PORT datab (602:602:602) (527:527:527))
        (PORT datac (901:901:901) (846:846:846))
        (PORT datad (851:851:851) (744:744:744))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (672:672:672))
        (PORT datab (1251:1251:1251) (1083:1083:1083))
        (PORT datac (2375:2375:2375) (2103:2103:2103))
        (PORT datad (1251:1251:1251) (1110:1110:1110))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (815:815:815))
        (PORT datad (826:826:826) (712:712:712))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2133:2133:2133) (2066:2066:2066))
        (PORT ena (2248:2248:2248) (2029:2029:2029))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2171:2171:2171) (1904:1904:1904))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT asdata (704:704:704) (766:766:766))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (809:809:809))
        (PORT datab (1276:1276:1276) (1115:1115:1115))
        (PORT datad (273:273:273) (291:291:291))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (732:732:732) (797:797:797))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT sload (1821:1821:1821) (2026:2026:2026))
        (PORT ena (1519:1519:1519) (1353:1353:1353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (930:930:930))
        (PORT datab (942:942:942) (875:875:875))
        (PORT datac (307:307:307) (373:373:373))
        (PORT datad (898:898:898) (853:853:853))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (795:795:795))
        (PORT datab (518:518:518) (453:453:453))
        (PORT datad (439:439:439) (364:364:364))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1481:1481:1481) (1506:1506:1506))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1160:1160:1160))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2725:2725:2725) (2420:2420:2420))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (716:716:716))
        (PORT datab (1999:1999:1999) (1755:1755:1755))
        (PORT datac (446:446:446) (384:384:384))
        (PORT datad (270:270:270) (287:287:287))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1194:1194:1194))
        (PORT datab (4432:4432:4432) (4922:4922:4922))
        (PORT datac (224:224:224) (238:238:238))
        (PORT datad (271:271:271) (288:288:288))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2085:2085:2085))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1939:1939:1939) (1784:1784:1784))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1390:1390:1390) (1288:1288:1288))
        (PORT datac (947:947:947) (893:893:893))
        (PORT datad (1212:1212:1212) (1082:1082:1082))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1094:1094:1094))
        (PORT datab (1138:1138:1138) (933:933:933))
        (PORT datac (922:922:922) (859:859:859))
        (PORT datad (870:870:870) (810:810:810))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2099:2099:2099))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (2241:2241:2241) (1947:1947:1947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2122:2122:2122))
        (PORT asdata (713:713:713) (778:778:778))
        (PORT ena (1287:1287:1287) (1244:1244:1244))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (428:428:428))
        (PORT datab (564:564:564) (555:555:555))
        (PORT datad (513:513:513) (450:450:450))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1302:1302:1302))
        (PORT datab (890:890:890) (819:819:819))
        (PORT datad (246:246:246) (261:261:261))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1237:1237:1237) (1121:1121:1121))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2072:2072:2072))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (861:861:861))
        (PORT datab (1291:1291:1291) (1172:1172:1172))
        (PORT datad (274:274:274) (292:292:292))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2080:2080:2080))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (747:747:747) (818:818:818))
        (PORT clrn (2293:2293:2293) (2064:2064:2064))
        (PORT sload (1821:1821:1821) (2026:2026:2026))
        (PORT ena (1519:1519:1519) (1353:1353:1353))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4142:4142:4142) (4594:4594:4594))
        (PORT datad (1279:1279:1279) (1194:1194:1194))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (897:897:897))
        (PORT datab (943:943:943) (876:876:876))
        (PORT datac (957:957:957) (888:888:888))
        (PORT datad (856:856:856) (784:784:784))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1237:1237:1237))
        (PORT datac (1248:1248:1248) (1131:1131:1131))
        (PORT datad (883:883:883) (838:838:838))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (429:429:429))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (461:461:461))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (430:430:430))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1167:1167:1167))
        (PORT datad (880:880:880) (836:836:836))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1235:1235:1235))
        (PORT datab (1326:1326:1326) (1204:1204:1204))
        (PORT datac (877:877:877) (839:839:839))
        (PORT datad (266:266:266) (281:281:281))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (PORT ena (1423:1423:1423) (1258:1258:1258))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (462:462:462))
        (PORT datab (377:377:377) (452:452:452))
        (PORT datac (316:316:316) (393:393:393))
        (PORT datad (320:320:320) (395:395:395))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (286:286:286))
        (PORT datab (903:903:903) (843:843:843))
        (PORT datac (921:921:921) (860:860:860))
        (PORT datad (314:314:314) (384:384:384))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (PORT ena (1423:1423:1423) (1258:1258:1258))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (410:410:410))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (PORT ena (1423:1423:1423) (1258:1258:1258))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (450:450:450))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (PORT ena (1423:1423:1423) (1258:1258:1258))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2065:2065:2065))
        (PORT d (90:90:90) (101:101:101))
        (PORT sclr (850:850:850) (911:911:911))
        (PORT ena (1423:1423:1423) (1258:1258:1258))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (463:463:463))
        (PORT datac (332:332:332) (418:418:418))
        (PORT datad (321:321:321) (396:396:396))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1236:1236:1236))
        (PORT datab (905:905:905) (845:845:845))
        (PORT datac (922:922:922) (861:861:861))
        (PORT datad (307:307:307) (376:376:376))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (438:438:438))
        (PORT datab (380:380:380) (455:455:455))
        (PORT datac (318:318:318) (395:395:395))
        (PORT datad (323:323:323) (398:398:398))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (466:466:466))
        (PORT datab (351:351:351) (418:418:418))
        (PORT datac (335:335:335) (421:421:421))
        (PORT datad (324:324:324) (399:399:399))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1242:1242:1242))
        (PORT datab (305:305:305) (318:318:318))
        (PORT datac (4284:4284:4284) (4805:4805:4805))
        (PORT datad (477:477:477) (402:402:402))
        (IOPATH dataa combout (420:420:420) (377:377:377))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1235:1235:1235))
        (PORT datab (1326:1326:1326) (1204:1204:1204))
        (PORT datac (878:878:878) (839:839:839))
        (PORT datad (266:266:266) (281:281:281))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (947:947:947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (468:468:468))
        (PORT datac (338:338:338) (424:424:424))
        (PORT datad (327:327:327) (402:402:402))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1240:1240:1240))
        (PORT datab (882:882:882) (713:713:713))
        (PORT datac (320:320:320) (397:397:397))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (310:310:310))
        (PORT datab (481:481:481) (418:418:418))
        (PORT datac (280:280:280) (344:344:344))
        (PORT datad (477:477:477) (403:403:403))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (947:947:947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (310:310:310))
        (PORT datab (541:541:541) (450:450:450))
        (PORT datac (494:494:494) (424:424:424))
        (PORT datad (277:277:277) (331:331:331))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (947:947:947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1240:1240:1240))
        (PORT datab (881:881:881) (713:713:713))
        (PORT datac (320:320:320) (397:397:397))
        (PORT datad (312:312:312) (381:381:381))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (466:466:466))
        (PORT datab (382:382:382) (457:457:457))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (325:325:325) (400:400:400))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (468:468:468))
        (PORT datab (383:383:383) (459:459:459))
        (PORT datac (320:320:320) (397:397:397))
        (PORT datad (461:461:461) (395:395:395))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (310:310:310))
        (PORT datab (320:320:320) (374:374:374))
        (PORT datac (440:440:440) (387:387:387))
        (PORT datad (477:477:477) (402:402:402))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2066:2066:2066))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (973:973:973) (947:947:947))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (894:894:894))
        (PORT datab (938:938:938) (870:870:870))
        (PORT datac (960:960:960) (891:891:891))
        (PORT datad (864:864:864) (787:787:787))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (843:843:843))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (273:273:273) (289:289:289))
        (PORT datad (229:229:229) (237:237:237))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (540:540:540) (508:508:508))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2104:2104:2104))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (3315:3315:3315) (2965:2965:2965))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (907:907:907))
        (PORT datab (972:972:972) (889:889:889))
        (PORT datac (1796:1796:1796) (1562:1562:1562))
        (PORT datad (1224:1224:1224) (1107:1107:1107))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (909:909:909))
        (PORT datab (968:968:968) (884:884:884))
        (PORT datac (957:957:957) (888:888:888))
        (PORT datad (1455:1455:1455) (1266:1266:1266))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4101:4101:4101) (4533:4533:4533))
        (PORT datad (1273:1273:1273) (1159:1159:1159))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (999:999:999) (973:973:973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (343:343:343))
        (PORT datad (1270:1270:1270) (1155:1155:1155))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (999:999:999) (973:973:973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (343:343:343))
        (PORT datad (1273:1273:1273) (1158:1158:1158))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (999:999:999) (973:973:973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (344:344:344))
        (PORT datad (1270:1270:1270) (1155:1155:1155))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2081:2081:2081))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (999:999:999) (973:973:973))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (421:421:421))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (573:573:573) (554:554:554))
        (PORT datad (529:529:529) (520:520:520))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (494:494:494))
        (PORT datad (352:352:352) (437:437:437))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (742:742:742))
        (PORT datab (553:553:553) (460:460:460))
        (PORT datac (353:353:353) (438:438:438))
        (PORT datad (253:253:253) (261:261:261))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1167:1167:1167))
        (PORT datab (924:924:924) (876:876:876))
        (PORT datac (1286:1286:1286) (1173:1173:1173))
        (PORT datad (880:880:880) (836:836:836))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (956:956:956) (1019:1019:1019))
        (PORT ena (1571:1571:1571) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (473:473:473))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (956:956:956) (1019:1019:1019))
        (PORT ena (1571:1571:1571) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (480:480:480))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (956:956:956) (1019:1019:1019))
        (PORT ena (1571:1571:1571) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (492:492:492))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (956:956:956) (1019:1019:1019))
        (PORT ena (1571:1571:1571) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (444:444:444))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2073:2073:2073))
        (PORT d (90:90:90) (101:101:101))
        (PORT sload (956:956:956) (1019:1019:1019))
        (PORT ena (1571:1571:1571) (1399:1399:1399))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (587:587:587))
        (PORT datac (560:560:560) (531:531:531))
        (PORT datad (528:528:528) (518:518:518))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (494:494:494))
        (PORT datac (357:357:357) (442:442:442))
        (PORT datad (353:353:353) (438:438:438))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (282:282:282))
        (PORT datab (800:800:800) (658:658:658))
        (PORT datac (463:463:463) (400:400:400))
        (PORT datad (500:500:500) (428:428:428))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3954:3954:3954) (4396:4396:4396))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (908:908:908))
        (PORT datab (968:968:968) (885:885:885))
        (PORT datac (875:875:875) (813:813:813))
        (PORT datad (1454:1454:1454) (1265:1265:1265))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (427:427:427))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datac (581:581:581) (565:565:565))
        (PORT datad (819:819:819) (699:699:699))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1864:1864:1864) (1636:1636:1636))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT asdata (724:724:724) (786:786:786))
        (PORT ena (1864:1864:1864) (1636:1636:1636))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (358:358:358))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1864:1864:1864) (1636:1636:1636))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (299:299:299) (355:355:355))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2075:2075:2075))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1864:1864:1864) (1636:1636:1636))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (466:466:466))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (398:398:398))
        (PORT datad (319:319:319) (385:385:385))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (743:743:743))
        (PORT datab (631:631:631) (597:597:597))
        (PORT datac (558:558:558) (540:540:540))
        (PORT datad (230:230:230) (237:237:237))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1519:1519:1519) (1339:1339:1339))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (490:490:490))
        (PORT datab (582:582:582) (560:560:560))
        (PORT datac (352:352:352) (437:437:437))
        (PORT datad (347:347:347) (432:432:432))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (575:575:575) (555:555:555))
        (PORT datad (478:478:478) (406:406:406))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datad (247:247:247) (264:264:264))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (495:495:495))
        (PORT datab (585:585:585) (564:564:564))
        (PORT datac (358:358:358) (442:442:442))
        (PORT datad (353:353:353) (438:438:438))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (496:496:496))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (333:333:333) (409:409:409))
        (PORT datad (354:354:354) (439:439:439))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (536:536:536) (504:504:504))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1519:1519:1519) (1339:1339:1339))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (455:455:455))
        (PORT datab (323:323:323) (378:378:378))
        (PORT datad (253:253:253) (270:270:270))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (545:545:545) (514:514:514))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1519:1519:1519) (1339:1339:1339))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (482:482:482))
        (PORT datab (375:375:375) (442:442:442))
        (PORT datac (355:355:355) (440:440:440))
        (PORT datad (316:316:316) (379:379:379))
        (IOPATH dataa combout (435:435:435) (444:444:444))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (482:482:482))
        (PORT datab (375:375:375) (442:442:442))
        (PORT datac (356:356:356) (441:441:441))
        (PORT datad (316:316:316) (380:380:380))
        (IOPATH dataa combout (420:420:420) (450:450:450))
        (IOPATH datab combout (423:423:423) (453:453:453))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (494:494:494))
        (PORT datab (268:268:268) (275:275:275))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (383:383:383))
        (PORT datab (539:539:539) (446:446:446))
        (PORT datad (246:246:246) (263:263:263))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (492:492:492))
        (PORT datab (583:583:583) (562:562:562))
        (PORT datac (355:355:355) (440:440:440))
        (PORT datad (350:350:350) (435:435:435))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (489:489:489))
        (PORT datab (269:269:269) (276:276:276))
        (PORT datac (331:331:331) (406:406:406))
        (PORT datad (347:347:347) (431:431:431))
        (IOPATH dataa combout (414:414:414) (450:450:450))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (489:489:489))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1519:1519:1519) (1339:1339:1339))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (437:437:437))
        (PORT datab (532:532:532) (516:516:516))
        (PORT datad (254:254:254) (271:271:271))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (924:924:924) (876:876:876))
        (PORT datac (1286:1286:1286) (1174:1174:1174))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1321:1321:1321) (1237:1237:1237))
        (PORT datab (923:923:923) (874:874:874))
        (PORT datac (1284:1284:1284) (1171:1171:1171))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (4380:4380:4380) (4827:4827:4827))
        (PORT sload (1820:1820:1820) (1683:1683:1683))
        (PORT ena (1920:1920:1920) (1677:1677:1677))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT sload (1820:1820:1820) (1683:1683:1683))
        (PORT ena (1920:1920:1920) (1677:1677:1677))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (704:704:704) (765:765:765))
        (PORT sload (1820:1820:1820) (1683:1683:1683))
        (PORT ena (1920:1920:1920) (1677:1677:1677))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2074:2074:2074))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (703:703:703) (764:764:764))
        (PORT sload (1820:1820:1820) (1683:1683:1683))
        (PORT ena (1920:1920:1920) (1677:1677:1677))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (852:852:852))
        (PORT datab (1272:1272:1272) (1137:1137:1137))
        (PORT datac (1472:1472:1472) (1270:1270:1270))
        (PORT datad (896:896:896) (851:851:851))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (896:896:896))
        (PORT datab (270:270:270) (276:276:276))
        (PORT datac (856:856:856) (807:807:807))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (1271:1271:1271) (1136:1136:1136))
        (PORT datac (227:227:227) (243:243:243))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2089:2089:2089))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (1938:1938:1938) (1786:1786:1786))
        (PORT ena (1583:1583:1583) (1423:1423:1423))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (274:274:274) (328:328:328))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1465:1465:1465) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1405:1405:1405))
        (PORT datab (942:942:942) (823:823:823))
        (PORT datac (1547:1547:1547) (1339:1339:1339))
        (PORT datad (1558:1558:1558) (1395:1395:1395))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2127:2127:2127))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1662:1662:1662) (1532:1532:1532))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (1308:1308:1308) (1220:1220:1220))
        (PORT datad (279:279:279) (334:334:334))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1076:1076:1076))
        (PORT datab (327:327:327) (385:385:385))
        (PORT datac (873:873:873) (739:739:739))
        (PORT datad (1500:1500:1500) (1294:1294:1294))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2101:2101:2101))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1897:1897:1897) (1674:1674:1674))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (285:285:285) (344:344:344))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|the_nios_nios2_qsys_0_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2123:2123:2123))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1311:1311:1311) (1252:1252:1252))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1162:1162:1162) (1031:1031:1031))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (1603:1603:1603) (1670:1670:1670))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3378:3378:3378) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2164:2164:2164) (2096:2096:2096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT asdata (702:702:702) (763:763:763))
        (PORT clrn (2164:2164:2164) (2096:2096:2096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (333:333:333))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2164:2164:2164) (2096:2096:2096))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT asdata (701:701:701) (762:762:762))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT asdata (703:703:703) (765:765:765))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT asdata (700:700:700) (761:761:761))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (305:305:305) (370:370:370))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (342:342:342))
        (PORT datad (298:298:298) (364:364:364))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (398:398:398))
        (PORT datad (304:304:304) (370:370:370))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (297:297:297) (362:362:362))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|rst_controller_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (374:374:374))
        (PORT datad (280:280:280) (335:335:335))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2163:2163:2163))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u0\|rst_controller_001\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (946:946:946) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (248:248:248) (256:256:256))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2148:2148:2148) (2079:2079:2079))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (477:477:477))
        (PORT datab (379:379:379) (449:449:449))
        (PORT datac (817:817:817) (709:709:709))
        (PORT datad (1953:1953:1953) (1723:1723:1723))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (379:379:379))
        (PORT datab (2551:2551:2551) (2145:2145:2145))
        (PORT datac (487:487:487) (415:415:415))
        (PORT datad (831:831:831) (772:772:772))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2149:2149:2149))
        (PORT asdata (653:653:653) (666:666:666))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1230:1230:1230) (1129:1129:1129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1902:1902:1902) (1649:1649:1649))
        (PORT datab (1656:1656:1656) (1460:1460:1460))
        (PORT datac (1115:1115:1115) (966:966:966))
        (PORT datad (297:297:297) (352:352:352))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2148:2148:2148))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5920:5920:5920) (6479:6479:6479))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3370:3370:3370))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9486:9486:9486) (10472:10472:10472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5727:5727:5727) (4997:4997:4997))
        (PORT d[1] (6759:6759:6759) (5983:5983:5983))
        (PORT d[2] (9372:9372:9372) (8271:8271:8271))
        (PORT d[3] (5790:5790:5790) (4986:4986:4986))
        (PORT d[4] (10089:10089:10089) (9007:9007:9007))
        (PORT d[5] (5215:5215:5215) (4531:4531:4531))
        (PORT d[6] (7227:7227:7227) (6407:6407:6407))
        (PORT d[7] (3431:3431:3431) (3222:3222:3222))
        (PORT d[8] (6252:6252:6252) (5619:5619:5619))
        (PORT d[9] (6128:6128:6128) (5486:5486:5486))
        (PORT d[10] (7048:7048:7048) (6367:6367:6367))
        (PORT d[11] (7114:7114:7114) (6407:6407:6407))
        (PORT d[12] (7614:7614:7614) (6609:6609:6609))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (9482:9482:9482) (10468:10468:10468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (4971:4971:4971))
        (PORT clk (2437:2437:2437) (2467:2467:2467))
        (PORT ena (9482:9482:9482) (10468:10468:10468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (2838:2838:2838))
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT ena (9486:9486:9486) (10472:10472:10472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2471:2471:2471))
        (PORT d[0] (9486:9486:9486) (10472:10472:10472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (4634:4634:4634))
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT ena (9948:9948:9948) (10967:10967:10967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5589:5589:5589) (4914:4914:4914))
        (PORT d[1] (7190:7190:7190) (6413:6413:6413))
        (PORT d[2] (8627:8627:8627) (7678:7678:7678))
        (PORT d[3] (6880:6880:6880) (5914:5914:5914))
        (PORT d[4] (8070:8070:8070) (7177:7177:7177))
        (PORT d[5] (6902:6902:6902) (5787:5787:5787))
        (PORT d[6] (7654:7654:7654) (6828:6828:6828))
        (PORT d[7] (4617:4617:4617) (4348:4348:4348))
        (PORT d[8] (4381:4381:4381) (3959:3959:3959))
        (PORT d[9] (6158:6158:6158) (5543:5543:5543))
        (PORT d[10] (7041:7041:7041) (6413:6413:6413))
        (PORT d[11] (7552:7552:7552) (6884:6884:6884))
        (PORT d[12] (9289:9289:9289) (7871:7871:7871))
        (PORT clk (2445:2445:2445) (2474:2474:2474))
        (PORT ena (9944:9944:9944) (10963:10963:10963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (5655:5655:5655))
        (PORT clk (2445:2445:2445) (2474:2474:2474))
        (PORT ena (9944:9944:9944) (10963:10963:10963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4009:4009:4009))
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT ena (9948:9948:9948) (10967:10967:10967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2478:2478:2478))
        (PORT d[0] (9948:9948:9948) (10967:10967:10967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2613:2613:2613))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (4983:4983:4983) (5496:5496:5496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2262:2262:2262))
        (PORT d[1] (2058:2058:2058) (1824:1824:1824))
        (PORT d[2] (3443:3443:3443) (2949:2949:2949))
        (PORT d[3] (2223:2223:2223) (1934:1934:1934))
        (PORT d[4] (2634:2634:2634) (2282:2282:2282))
        (PORT d[5] (9141:9141:9141) (8183:8183:8183))
        (PORT d[6] (3925:3925:3925) (3360:3360:3360))
        (PORT d[7] (7099:7099:7099) (6609:6609:6609))
        (PORT d[8] (3802:3802:3802) (3318:3318:3318))
        (PORT d[9] (2613:2613:2613) (2237:2237:2237))
        (PORT d[10] (4749:4749:4749) (4060:4060:4060))
        (PORT d[11] (6154:6154:6154) (5433:5433:5433))
        (PORT d[12] (2595:2595:2595) (2251:2251:2251))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4979:4979:4979) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (1955:1955:1955))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (4979:4979:4979) (5492:5492:5492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (2982:2982:2982))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (4983:4983:4983) (5496:5496:5496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT d[0] (4983:4983:4983) (5496:5496:5496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2070:2070:2070))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (9692:9692:9692) (10769:10769:10769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (5388:5388:5388))
        (PORT d[1] (5475:5475:5475) (4739:4739:4739))
        (PORT d[2] (7996:7996:7996) (7140:7140:7140))
        (PORT d[3] (5993:5993:5993) (5214:5214:5214))
        (PORT d[4] (5698:5698:5698) (4996:4996:4996))
        (PORT d[5] (4150:4150:4150) (3573:3573:3573))
        (PORT d[6] (2573:2573:2573) (2206:2206:2206))
        (PORT d[7] (5862:5862:5862) (5311:5311:5311))
        (PORT d[8] (6170:6170:6170) (5533:5533:5533))
        (PORT d[9] (4423:4423:4423) (3888:3888:3888))
        (PORT d[10] (3707:3707:3707) (3191:3191:3191))
        (PORT d[11] (2360:2360:2360) (2076:2076:2076))
        (PORT d[12] (5211:5211:5211) (4452:4452:4452))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (9688:9688:9688) (10765:10765:10765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5976:5976:5976) (5311:5311:5311))
        (PORT clk (2451:2451:2451) (2480:2480:2480))
        (PORT ena (9688:9688:9688) (10765:10765:10765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2218:2218:2218))
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT ena (9692:9692:9692) (10769:10769:10769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2484:2484:2484))
        (PORT d[0] (9692:9692:9692) (10769:10769:10769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (1896:1896:1896))
        (PORT datab (3655:3655:3655) (3186:3186:3186))
        (PORT datac (2913:2913:2913) (2456:2456:2456))
        (PORT datad (3574:3574:3574) (3080:3080:3080))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4662:4662:4662) (4379:4379:4379))
        (PORT datab (1529:1529:1529) (1238:1238:1238))
        (PORT datac (2409:2409:2409) (2059:2059:2059))
        (PORT datad (2368:2368:2368) (2172:2172:2172))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (2843:2843:2843))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (9136:9136:9136) (10070:10070:10070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5685:5685:5685) (4961:4961:4961))
        (PORT d[1] (6749:6749:6749) (5975:5975:5975))
        (PORT d[2] (8972:8972:8972) (7918:7918:7918))
        (PORT d[3] (5475:5475:5475) (4695:4695:4695))
        (PORT d[4] (10088:10088:10088) (9006:9006:9006))
        (PORT d[5] (4839:4839:4839) (4202:4202:4202))
        (PORT d[6] (7218:7218:7218) (6397:6397:6397))
        (PORT d[7] (4912:4912:4912) (4562:4562:4562))
        (PORT d[8] (6220:6220:6220) (5591:5591:5591))
        (PORT d[9] (6156:6156:6156) (5504:5504:5504))
        (PORT d[10] (6646:6646:6646) (6015:6015:6015))
        (PORT d[11] (7083:7083:7083) (6388:6388:6388))
        (PORT d[12] (7283:7283:7283) (6310:6310:6310))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (9132:9132:9132) (10066:10066:10066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7081:7081:7081) (6323:6323:6323))
        (PORT clk (2445:2445:2445) (2473:2473:2473))
        (PORT ena (9132:9132:9132) (10066:10066:10066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2795:2795:2795))
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT ena (9136:9136:9136) (10070:10070:10070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2477:2477:2477))
        (PORT d[0] (9136:9136:9136) (10070:10070:10070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5757:5757:5757) (4967:4967:4967))
        (PORT clk (2435:2435:2435) (2465:2465:2465))
        (PORT ena (9928:9928:9928) (10939:10939:10939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5947:5947:5947) (5235:5235:5235))
        (PORT d[1] (7167:7167:7167) (6395:6395:6395))
        (PORT d[2] (9098:9098:9098) (8103:8103:8103))
        (PORT d[3] (6953:6953:6953) (5976:5976:5976))
        (PORT d[4] (8416:8416:8416) (7490:7490:7490))
        (PORT d[5] (7281:7281:7281) (6130:6130:6130))
        (PORT d[6] (7987:7987:7987) (7124:7124:7124))
        (PORT d[7] (4999:4999:4999) (4685:4685:4685))
        (PORT d[8] (4361:4361:4361) (3937:3937:3937))
        (PORT d[9] (5772:5772:5772) (5216:5216:5216))
        (PORT d[10] (7494:7494:7494) (6811:6811:6811))
        (PORT d[11] (7177:7177:7177) (6513:6513:6513))
        (PORT d[12] (9985:9985:9985) (8498:8498:8498))
        (PORT clk (2432:2432:2432) (2461:2461:2461))
        (PORT ena (9924:9924:9924) (10935:10935:10935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6789:6789:6789) (6135:6135:6135))
        (PORT clk (2432:2432:2432) (2461:2461:2461))
        (PORT ena (9924:9924:9924) (10935:10935:10935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3717:3717:3717))
        (PORT clk (2435:2435:2435) (2465:2465:2465))
        (PORT ena (9928:9928:9928) (10939:10939:10939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2465:2465:2465))
        (PORT d[0] (9928:9928:9928) (10939:10939:10939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2777:2777:2777) (2381:2381:2381))
        (PORT datab (1197:1197:1197) (1039:1039:1039))
        (PORT datac (4600:4600:4600) (4332:4332:4332))
        (PORT datad (2807:2807:2807) (2237:2237:2237))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (4925:4925:4925))
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT ena (9927:9927:9927) (10938:10938:10938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5939:5939:5939) (5226:5226:5226))
        (PORT d[1] (7883:7883:7883) (6988:6988:6988))
        (PORT d[2] (9090:9090:9090) (8094:8094:8094))
        (PORT d[3] (6917:6917:6917) (5948:5948:5948))
        (PORT d[4] (8037:8037:8037) (7150:7150:7150))
        (PORT d[5] (7315:7315:7315) (6155:6155:6155))
        (PORT d[6] (7614:7614:7614) (6791:6791:6791))
        (PORT d[7] (4985:4985:4985) (4669:4669:4669))
        (PORT d[8] (4374:4374:4374) (3952:3952:3952))
        (PORT d[9] (5740:5740:5740) (5189:5189:5189))
        (PORT d[10] (7010:7010:7010) (6390:6390:6390))
        (PORT d[11] (7558:7558:7558) (6890:6890:6890))
        (PORT d[12] (9607:9607:9607) (8163:8163:8163))
        (PORT clk (2437:2437:2437) (2468:2468:2468))
        (PORT ena (9923:9923:9923) (10934:10934:10934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3082:3082:3082))
        (PORT clk (2437:2437:2437) (2468:2468:2468))
        (PORT ena (9923:9923:9923) (10934:10934:10934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4169:4169:4169))
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT ena (9927:9927:9927) (10938:10938:10938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2472:2472:2472))
        (PORT d[0] (9927:9927:9927) (10938:10938:10938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (3431:3431:3431))
        (PORT clk (2435:2435:2435) (2464:2464:2464))
        (PORT ena (9493:9493:9493) (10479:10479:10479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5727:5727:5727) (4998:4998:4998))
        (PORT d[1] (7107:7107:7107) (6253:6253:6253))
        (PORT d[2] (9382:9382:9382) (8279:8279:8279))
        (PORT d[3] (5832:5832:5832) (5024:5024:5024))
        (PORT d[4] (10042:10042:10042) (8968:8968:8968))
        (PORT d[5] (5187:5187:5187) (4514:4514:4514))
        (PORT d[6] (7228:7228:7228) (6408:6408:6408))
        (PORT d[7] (3430:3430:3430) (3222:3222:3222))
        (PORT d[8] (4238:4238:4238) (3764:3764:3764))
        (PORT d[9] (4105:4105:4105) (3658:3658:3658))
        (PORT d[10] (7054:7054:7054) (6374:6374:6374))
        (PORT d[11] (6712:6712:6712) (6063:6063:6063))
        (PORT d[12] (7658:7658:7658) (6643:6643:6643))
        (PORT clk (2432:2432:2432) (2460:2460:2460))
        (PORT ena (9489:9489:9489) (10475:10475:10475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2382:2382:2382))
        (PORT clk (2432:2432:2432) (2460:2460:2460))
        (PORT ena (9489:9489:9489) (10475:10475:10475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2805:2805:2805))
        (PORT clk (2435:2435:2435) (2464:2464:2464))
        (PORT ena (9493:9493:9493) (10479:10479:10479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2464:2464:2464))
        (PORT d[0] (9493:9493:9493) (10479:10479:10479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4663:4663:4663) (4380:4380:4380))
        (PORT datab (266:266:266) (272:272:272))
        (PORT datac (2489:2489:2489) (2120:2120:2120))
        (PORT datad (1134:1134:1134) (923:923:923))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4472:4472:4472) (3724:3724:3724))
        (PORT datab (4891:4891:4891) (4511:4511:4511))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2777:2777:2777) (2381:2381:2381))
        (PORT datab (4893:4893:4893) (4513:4513:4513))
        (PORT datac (4590:4590:4590) (4320:4320:4320))
        (PORT datad (2004:2004:2004) (1660:1660:1660))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (1952:1952:1952))
        (PORT clk (2508:2508:2508) (2538:2538:2538))
        (PORT ena (5697:5697:5697) (6263:6263:6263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (877:877:877))
        (PORT d[1] (1286:1286:1286) (1126:1126:1126))
        (PORT d[2] (4243:4243:4243) (3684:3684:3684))
        (PORT d[3] (1965:1965:1965) (1669:1669:1669))
        (PORT d[4] (1314:1314:1314) (1151:1151:1151))
        (PORT d[5] (1599:1599:1599) (1424:1424:1424))
        (PORT d[6] (4784:4784:4784) (4128:4128:4128))
        (PORT d[7] (7831:7831:7831) (7270:7270:7270))
        (PORT d[8] (1577:1577:1577) (1346:1346:1346))
        (PORT d[9] (3212:3212:3212) (2774:2774:2774))
        (PORT d[10] (4942:4942:4942) (4301:4301:4301))
        (PORT d[11] (2403:2403:2403) (2063:2063:2063))
        (PORT d[12] (3095:3095:3095) (2703:2703:2703))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT ena (5693:5693:5693) (6259:6259:6259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1361:1361:1361))
        (PORT clk (2505:2505:2505) (2534:2534:2534))
        (PORT ena (5693:5693:5693) (6259:6259:6259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4014:4014:4014))
        (PORT clk (2508:2508:2508) (2538:2538:2538))
        (PORT ena (5697:5697:5697) (6263:6263:6263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2538:2538:2538))
        (PORT d[0] (5697:5697:5697) (6263:6263:6263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (1950:1950:1950))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT ena (10520:10520:10520) (11630:11630:11630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6900:6900:6900) (6057:6057:6057))
        (PORT d[1] (7963:7963:7963) (7059:7059:7059))
        (PORT d[2] (8450:8450:8450) (7337:7337:7337))
        (PORT d[3] (6921:6921:6921) (5994:5994:5994))
        (PORT d[4] (7105:7105:7105) (6416:6416:6416))
        (PORT d[5] (8833:8833:8833) (7860:7860:7860))
        (PORT d[6] (10924:10924:10924) (9688:9688:9688))
        (PORT d[7] (2523:2523:2523) (2133:2133:2133))
        (PORT d[8] (5456:5456:5456) (4841:4841:4841))
        (PORT d[9] (4477:4477:4477) (3988:3988:3988))
        (PORT d[10] (11089:11089:11089) (9864:9864:9864))
        (PORT d[11] (7181:7181:7181) (6486:6486:6486))
        (PORT d[12] (8746:8746:8746) (7615:7615:7615))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (10516:10516:10516) (11626:11626:11626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (5617:5617:5617))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (10516:10516:10516) (11626:11626:11626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3194:3194:3194))
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT ena (10520:10520:10520) (11630:11630:11630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2519:2519:2519))
        (PORT d[0] (10520:10520:10520) (11630:11630:11630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1503:1503:1503))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1105:1105:1105))
        (PORT datab (1370:1370:1370) (1265:1265:1265))
        (PORT datac (1214:1214:1214) (1026:1026:1026))
        (PORT datad (1595:1595:1595) (1262:1262:1262))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (4457:4457:4457))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (10970:10970:10970) (12114:12114:12114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8852:8852:8852) (7930:7930:7930))
        (PORT d[1] (7919:7919:7919) (7078:7078:7078))
        (PORT d[2] (10280:10280:10280) (9170:9170:9170))
        (PORT d[3] (8048:8048:8048) (6964:6964:6964))
        (PORT d[4] (8650:8650:8650) (7825:7825:7825))
        (PORT d[5] (8772:8772:8772) (7847:7847:7847))
        (PORT d[6] (11395:11395:11395) (10163:10163:10163))
        (PORT d[7] (4663:4663:4663) (4396:4396:4396))
        (PORT d[8] (5460:5460:5460) (4911:4911:4911))
        (PORT d[9] (4985:4985:4985) (4486:4486:4486))
        (PORT d[10] (8543:8543:8543) (7744:7744:7744))
        (PORT d[11] (7514:7514:7514) (6813:6813:6813))
        (PORT d[12] (9028:9028:9028) (8116:8116:8116))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (10966:10966:10966) (12110:12110:12110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (2726:2726:2726))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (10966:10966:10966) (12110:12110:12110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (3998:3998:3998))
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT ena (10970:10970:10970) (12114:12114:12114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2520:2520:2520))
        (PORT d[0] (10970:10970:10970) (12114:12114:12114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (2553:2553:2553))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT ena (10194:10194:10194) (11258:11258:11258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (5669:5669:5669))
        (PORT d[1] (8287:8287:8287) (7315:7315:7315))
        (PORT d[2] (10157:10157:10157) (8967:8967:8967))
        (PORT d[3] (6613:6613:6613) (5718:5718:5718))
        (PORT d[4] (7917:7917:7917) (6963:6963:6963))
        (PORT d[5] (5988:5988:5988) (5228:5228:5228))
        (PORT d[6] (10973:10973:10973) (9727:9727:9727))
        (PORT d[7] (2460:2460:2460) (2076:2076:2076))
        (PORT d[8] (5517:5517:5517) (4895:4895:4895))
        (PORT d[9] (4532:4532:4532) (4045:4045:4045))
        (PORT d[10] (8208:8208:8208) (7381:7381:7381))
        (PORT d[11] (7112:7112:7112) (6418:6418:6418))
        (PORT d[12] (8413:8413:8413) (7319:7319:7319))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (10190:10190:10190) (11254:11254:11254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3554:3554:3554))
        (PORT clk (2472:2472:2472) (2497:2497:2497))
        (PORT ena (10190:10190:10190) (11254:11254:11254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3235:3235:3235))
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT ena (10194:10194:10194) (11258:11258:11258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2501:2501:2501))
        (PORT d[0] (10194:10194:10194) (11258:11258:11258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1369:1369:1369) (1265:1265:1265))
        (PORT datac (3343:3343:3343) (2601:2601:2601))
        (PORT datad (1656:1656:1656) (1339:1339:1339))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1944:1944:1944) (1713:1713:1713))
        (PORT datab (265:265:265) (272:272:272))
        (PORT datac (226:226:226) (241:241:241))
        (PORT datad (1178:1178:1178) (1064:1064:1064))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (2217:2217:2217) (1949:1949:1949))
        (PORT datad (4410:4410:4410) (3681:3681:3681))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (812:812:812))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (497:497:497) (490:490:490))
        (PORT datad (1456:1456:1456) (1221:1221:1221))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1732:1732:1732))
        (PORT datab (2449:2449:2449) (2174:2174:2174))
        (PORT datac (279:279:279) (343:343:343))
        (PORT datad (1485:1485:1485) (1241:1241:1241))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[3\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3134:3134:3134) (2577:2577:2577))
        (PORT datab (932:932:932) (808:808:808))
        (PORT datac (1476:1476:1476) (1207:1207:1207))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (PORT ena (1919:1919:1919) (1722:1722:1722))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1754:1754:1754))
        (PORT datab (1348:1348:1348) (1174:1174:1174))
        (PORT datac (1604:1604:1604) (1444:1444:1444))
        (PORT datad (2003:2003:2003) (1810:1810:1810))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (1851:1851:1851))
        (PORT datab (952:952:952) (837:837:837))
        (PORT datac (1272:1272:1272) (1193:1193:1193))
        (PORT datad (1742:1742:1742) (1589:1589:1589))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_alu_subtract\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1111:1111:1111))
        (PORT datab (274:274:274) (283:283:283))
        (PORT datac (1382:1382:1382) (1264:1264:1264))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1396:1396:1396))
        (PORT datab (889:889:889) (753:753:753))
        (PORT datac (1265:1265:1265) (1142:1142:1142))
        (PORT datad (225:225:225) (232:232:232))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2139:2139:2139))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2128:2128:2128) (2062:2062:2062))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1669:1669:1669))
        (PORT datab (800:800:800) (675:675:675))
        (PORT datad (721:721:721) (584:584:584))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1776:1776:1776) (1531:1531:1531))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (PORT sclr (1381:1381:1381) (1534:1534:1534))
        (PORT sload (1489:1489:1489) (1660:1660:1660))
        (PORT ena (1680:1680:1680) (1573:1573:1573))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (461:461:461))
        (PORT datab (1548:1548:1548) (1384:1384:1384))
        (PORT datac (257:257:257) (283:283:283))
        (PORT datad (1501:1501:1501) (1317:1317:1317))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc_no_crst_nxt\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (291:291:291) (298:298:298))
        (PORT datac (1500:1500:1500) (1348:1348:1348))
        (PORT datad (283:283:283) (295:295:295))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (PORT ena (1586:1586:1586) (1457:1457:1457))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1103:1103:1103))
        (PORT datab (591:591:591) (552:552:552))
        (PORT datac (1152:1152:1152) (1025:1025:1025))
        (PORT datad (507:507:507) (497:497:497))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (588:588:588))
        (PORT datab (274:274:274) (283:283:283))
        (PORT datac (232:232:232) (252:252:252))
        (PORT datad (508:508:508) (496:496:496))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1097:1097:1097))
        (PORT datab (974:974:974) (905:905:905))
        (PORT datac (1457:1457:1457) (1280:1280:1280))
        (PORT datad (1812:1812:1812) (1565:1565:1565))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (985:985:985))
        (PORT datab (950:950:950) (824:824:824))
        (PORT datac (834:834:834) (731:731:731))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (468:468:468))
        (PORT datac (816:816:816) (707:707:707))
        (PORT datad (482:482:482) (433:433:433))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (477:477:477))
        (PORT datab (859:859:859) (741:741:741))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1011:1011:1011) (981:981:981))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (521:521:521))
        (PORT datab (326:326:326) (383:383:383))
        (PORT datac (819:819:819) (711:711:711))
        (PORT datad (484:484:484) (436:436:436))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2149:2149:2149))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2078:2078:2078))
        (PORT ena (1230:1230:1230) (1129:1129:1129))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1182:1182:1182))
        (PORT datab (884:884:884) (778:778:778))
        (PORT datac (1236:1236:1236) (1123:1123:1123))
        (PORT datad (2116:2116:2116) (1779:1779:1779))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2153:2153:2153))
        (PORT d (90:90:90) (101:101:101))
        (PORT ena (5497:5497:5497) (6010:6010:6010))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5681:5681:5681) (4838:4838:4838))
        (PORT datab (4287:4287:4287) (3913:3913:3913))
        (PORT datac (3198:3198:3198) (2923:2923:2923))
        (PORT datad (1646:1646:1646) (1331:1331:1331))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2304:2304:2304))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT ena (11273:11273:11273) (12475:12475:12475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8365:8365:8365) (7426:7426:7426))
        (PORT d[1] (10539:10539:10539) (9334:9334:9334))
        (PORT d[2] (6197:6197:6197) (5391:5391:5391))
        (PORT d[3] (9459:9459:9459) (8218:8218:8218))
        (PORT d[4] (6707:6707:6707) (6072:6072:6072))
        (PORT d[5] (8049:8049:8049) (7171:7171:7171))
        (PORT d[6] (10234:10234:10234) (9078:9078:9078))
        (PORT d[7] (6449:6449:6449) (5493:5493:5493))
        (PORT d[8] (4681:4681:4681) (4156:4156:4156))
        (PORT d[9] (6773:6773:6773) (6036:6036:6036))
        (PORT d[10] (10615:10615:10615) (9442:9442:9442))
        (PORT d[11] (7871:7871:7871) (7020:7020:7020))
        (PORT d[12] (8468:8468:8468) (7550:7550:7550))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT ena (11269:11269:11269) (12471:12471:12471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (5908:5908:5908))
        (PORT clk (2498:2498:2498) (2525:2525:2525))
        (PORT ena (11269:11269:11269) (12471:12471:12471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3712:3712:3712))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT ena (11273:11273:11273) (12475:12475:12475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT d[0] (11273:11273:11273) (12475:12475:12475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3198:3198:3198))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (11286:11286:11286) (12487:12487:12487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8407:8407:8407) (7471:7471:7471))
        (PORT d[1] (10583:10583:10583) (9364:9364:9364))
        (PORT d[2] (7260:7260:7260) (6294:6294:6294))
        (PORT d[3] (9128:9128:9128) (7915:7915:7915))
        (PORT d[4] (6304:6304:6304) (5705:5705:5705))
        (PORT d[5] (8035:8035:8035) (7156:7156:7156))
        (PORT d[6] (10180:10180:10180) (9029:9029:9029))
        (PORT d[7] (6509:6509:6509) (5540:5540:5540))
        (PORT d[8] (4281:4281:4281) (3809:3809:3809))
        (PORT d[9] (6804:6804:6804) (6059:6059:6059))
        (PORT d[10] (10306:10306:10306) (9161:9161:9161))
        (PORT d[11] (7489:7489:7489) (6680:6680:6680))
        (PORT d[12] (8461:8461:8461) (7554:7554:7554))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (11282:11282:11282) (12483:12483:12483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6050:6050:6050) (5384:5384:5384))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (11282:11282:11282) (12483:12483:12483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (3673:3673:3673))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (11286:11286:11286) (12487:12487:12487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT d[0] (11286:11286:11286) (12487:12487:12487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3237:3237:3237) (2962:2962:2962))
        (PORT datab (1143:1143:1143) (951:951:951))
        (PORT datac (1127:1127:1127) (921:921:921))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (285:285:285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2387:2387:2387))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (12026:12026:12026) (13299:13299:13299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7714:7714:7714) (6904:6904:6904))
        (PORT d[1] (11810:11810:11810) (10411:10411:10411))
        (PORT d[2] (9929:9929:9929) (8713:8713:8713))
        (PORT d[3] (8739:8739:8739) (7810:7810:7810))
        (PORT d[4] (7874:7874:7874) (7116:7116:7116))
        (PORT d[5] (8021:8021:8021) (7182:7182:7182))
        (PORT d[6] (10651:10651:10651) (9493:9493:9493))
        (PORT d[7] (10348:10348:10348) (8825:8825:8825))
        (PORT d[8] (6566:6566:6566) (5989:5989:5989))
        (PORT d[9] (8942:8942:8942) (7972:7972:7972))
        (PORT d[10] (9322:9322:9322) (8241:8241:8241))
        (PORT d[11] (8430:8430:8430) (7508:7508:7508))
        (PORT d[12] (7830:7830:7830) (7047:7047:7047))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (12022:12022:12022) (13295:13295:13295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5488:5488:5488))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (12022:12022:12022) (13295:13295:13295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3734:3734:3734))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (12026:12026:12026) (13299:13299:13299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT d[0] (12026:12026:12026) (13299:13299:13299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3190:3190:3190))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (11612:11612:11612) (12873:12873:12873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8693:8693:8693) (7693:7693:7693))
        (PORT d[1] (10097:10097:10097) (8936:8936:8936))
        (PORT d[2] (6185:6185:6185) (5386:5386:5386))
        (PORT d[3] (9106:9106:9106) (7882:7882:7882))
        (PORT d[4] (6263:6263:6263) (5667:5667:5667))
        (PORT d[5] (7606:7606:7606) (6769:6769:6769))
        (PORT d[6] (10190:10190:10190) (9028:9028:9028))
        (PORT d[7] (6502:6502:6502) (5532:5532:5532))
        (PORT d[8] (4262:4262:4262) (3788:3788:3788))
        (PORT d[9] (7188:7188:7188) (6379:6379:6379))
        (PORT d[10] (10226:10226:10226) (9091:9091:9091))
        (PORT d[11] (7936:7936:7936) (7060:7060:7060))
        (PORT d[12] (8455:8455:8455) (7547:7547:7547))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (11608:11608:11608) (12869:12869:12869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (2996:2996:2996))
        (PORT clk (2512:2512:2512) (2538:2538:2538))
        (PORT ena (11608:11608:11608) (12869:12869:12869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3654:3654:3654))
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT ena (11612:11612:11612) (12873:12873:12873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (PORT d[0] (11612:11612:11612) (12873:12873:12873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3244:3244:3244) (2969:2969:2969))
        (PORT datab (2435:2435:2435) (2019:2019:2019))
        (PORT datac (5621:5621:5621) (4796:4796:4796))
        (PORT datad (748:748:748) (597:597:597))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5679:5679:5679) (4836:4836:4836))
        (PORT datab (4287:4287:4287) (3913:3913:3913))
        (PORT datac (223:223:223) (238:238:238))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (451:451:451))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (2815:2815:2815))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT ena (11667:11667:11667) (12916:12916:12916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8017:8017:8017) (7121:7121:7121))
        (PORT d[1] (10499:10499:10499) (9281:9281:9281))
        (PORT d[2] (6570:6570:6570) (5701:5701:5701))
        (PORT d[3] (9075:9075:9075) (7862:7862:7862))
        (PORT d[4] (6304:6304:6304) (5704:5704:5704))
        (PORT d[5] (7598:7598:7598) (6760:6760:6760))
        (PORT d[6] (9865:9865:9865) (8738:8738:8738))
        (PORT d[7] (6112:6112:6112) (5176:5176:5176))
        (PORT d[8] (7937:7937:7937) (7165:7165:7165))
        (PORT d[9] (6369:6369:6369) (5676:5676:5676))
        (PORT d[10] (9885:9885:9885) (8779:8779:8779))
        (PORT d[11] (7050:7050:7050) (6280:6280:6280))
        (PORT d[12] (8122:8122:8122) (7250:7250:7250))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (PORT ena (11663:11663:11663) (12912:12912:12912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6776:6776:6776) (6069:6069:6069))
        (PORT clk (2510:2510:2510) (2536:2536:2536))
        (PORT ena (11663:11663:11663) (12912:12912:12912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3294:3294:3294))
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT ena (11667:11667:11667) (12916:12916:12916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2540:2540:2540))
        (PORT d[0] (11667:11667:11667) (12916:12916:12916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (1971:1971:1971))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (11281:11281:11281) (12483:12483:12483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8417:8417:8417) (7482:7482:7482))
        (PORT d[1] (10497:10497:10497) (9296:9296:9296))
        (PORT d[2] (7228:7228:7228) (6268:6268:6268))
        (PORT d[3] (9473:9473:9473) (8220:8220:8220))
        (PORT d[4] (6305:6305:6305) (5707:5707:5707))
        (PORT d[5] (8048:8048:8048) (7170:7170:7170))
        (PORT d[6] (10241:10241:10241) (9071:9071:9071))
        (PORT d[7] (6482:6482:6482) (5517:5517:5517))
        (PORT d[8] (4668:4668:4668) (4141:4141:4141))
        (PORT d[9] (6814:6814:6814) (6070:6070:6070))
        (PORT d[10] (10280:10280:10280) (9140:9140:9140))
        (PORT d[11] (7889:7889:7889) (7031:7031:7031))
        (PORT d[12] (8507:8507:8507) (7592:7592:7592))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (11277:11277:11277) (12479:12479:12479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (3932:3932:3932))
        (PORT clk (2499:2499:2499) (2526:2526:2526))
        (PORT ena (11277:11277:11277) (12479:12479:12479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3746:3746:3746))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (11281:11281:11281) (12483:12483:12483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT d[0] (11281:11281:11281) (12483:12483:12483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2678:2678:2678))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT ena (12015:12015:12015) (13280:13280:13280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7746:7746:7746) (6932:6932:6932))
        (PORT d[1] (12054:12054:12054) (10604:10604:10604))
        (PORT d[2] (9921:9921:9921) (8701:8701:8701))
        (PORT d[3] (8368:8368:8368) (7486:7486:7486))
        (PORT d[4] (7837:7837:7837) (7084:7084:7084))
        (PORT d[5] (8055:8055:8055) (7207:7207:7207))
        (PORT d[6] (10248:10248:10248) (9136:9136:9136))
        (PORT d[7] (10382:10382:10382) (8861:8861:8861))
        (PORT d[8] (6095:6095:6095) (5570:5570:5570))
        (PORT d[9] (8940:8940:8940) (7971:7971:7971))
        (PORT d[10] (9329:9329:9329) (8243:8243:8243))
        (PORT d[11] (8387:8387:8387) (7474:7474:7474))
        (PORT d[12] (7858:7858:7858) (7067:7067:7067))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT ena (12011:12011:12011) (13276:13276:13276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5166:5166:5166) (4752:4752:4752))
        (PORT clk (2511:2511:2511) (2538:2538:2538))
        (PORT ena (12011:12011:12011) (13276:13276:13276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3733:3733:3733))
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT ena (12015:12015:12015) (13280:13280:13280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (PORT d[0] (12015:12015:12015) (13280:13280:13280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2754:2754:2754))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (11661:11661:11661) (12887:12887:12887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8123:8123:8123) (7278:7278:7278))
        (PORT d[1] (12470:12470:12470) (10971:10971:10971))
        (PORT d[2] (10302:10302:10302) (9037:9037:9037))
        (PORT d[3] (9124:9124:9124) (8139:8139:8139))
        (PORT d[4] (8203:8203:8203) (7426:7426:7426))
        (PORT d[5] (7987:7987:7987) (7153:7153:7153))
        (PORT d[6] (10649:10649:10649) (9499:9499:9499))
        (PORT d[7] (10808:10808:10808) (9236:9236:9236))
        (PORT d[8] (6547:6547:6547) (5976:5976:5976))
        (PORT d[9] (5726:5726:5726) (5135:5135:5135))
        (PORT d[10] (9732:9732:9732) (8599:8599:8599))
        (PORT d[11] (8760:8760:8760) (7811:7811:7811))
        (PORT d[12] (8312:8312:8312) (7480:7480:7480))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (11657:11657:11657) (12883:12883:12883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6305:6305:6305) (5602:5602:5602))
        (PORT clk (2499:2499:2499) (2527:2527:2527))
        (PORT ena (11657:11657:11657) (12883:12883:12883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4077:4077:4077))
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT ena (11661:11661:11661) (12887:12887:12887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2531:2531:2531))
        (PORT d[0] (11661:11661:11661) (12887:12887:12887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3240:3240:3240) (2965:2965:2965))
        (PORT datab (2946:2946:2946) (2338:2338:2338))
        (PORT datac (5620:5620:5620) (4795:4795:4795))
        (PORT datad (2887:2887:2887) (2315:2315:2315))
        (IOPATH dataa combout (420:420:420) (380:380:380))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3246:3246:3246) (2971:2971:2971))
        (PORT datab (914:914:914) (797:797:797))
        (PORT datac (1132:1132:1132) (933:933:933))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3171:3171:3171))
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (PORT ena (11632:11632:11632) (12874:12874:12874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7979:7979:7979) (7079:7079:7079))
        (PORT d[1] (10135:10135:10135) (8968:8968:8968))
        (PORT d[2] (6909:6909:6909) (5991:5991:5991))
        (PORT d[3] (9039:9039:9039) (7827:7827:7827))
        (PORT d[4] (6302:6302:6302) (5702:5702:5702))
        (PORT d[5] (7605:7605:7605) (6768:6768:6768))
        (PORT d[6] (9838:9838:9838) (8716:8716:8716))
        (PORT d[7] (6049:6049:6049) (5130:5130:5130))
        (PORT d[8] (3858:3858:3858) (3440:3440:3440))
        (PORT d[9] (6374:6374:6374) (5676:5676:5676))
        (PORT d[10] (9848:9848:9848) (8748:8748:8748))
        (PORT d[11] (7480:7480:7480) (6670:6670:6670))
        (PORT d[12] (8094:8094:8094) (7214:7214:7214))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT ena (11628:11628:11628) (12870:12870:12870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (2866:2866:2866))
        (PORT clk (2511:2511:2511) (2537:2537:2537))
        (PORT ena (11628:11628:11628) (12870:12870:12870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3363:3363:3363))
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (PORT ena (11632:11632:11632) (12874:12874:12874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2541:2541:2541))
        (PORT d[0] (11632:11632:11632) (12874:12874:12874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2732:2732:2732))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (PORT ena (11665:11665:11665) (12891:12891:12891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8141:8141:8141) (7290:7290:7290))
        (PORT d[1] (12501:12501:12501) (10995:10995:10995))
        (PORT d[2] (9928:9928:9928) (8707:8707:8707))
        (PORT d[3] (7590:7590:7590) (6740:6740:6740))
        (PORT d[4] (7885:7885:7885) (7139:7139:7139))
        (PORT d[5] (8022:8022:8022) (7183:7183:7183))
        (PORT d[6] (10637:10637:10637) (9486:9486:9486))
        (PORT d[7] (10333:10333:10333) (8812:8812:8812))
        (PORT d[8] (6532:6532:6532) (5962:5962:5962))
        (PORT d[9] (5025:5025:5025) (4532:4532:4532))
        (PORT d[10] (9278:9278:9278) (8208:8208:8208))
        (PORT d[11] (7803:7803:7803) (6981:6981:6981))
        (PORT d[12] (8268:8268:8268) (7439:7439:7439))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (PORT ena (11661:11661:11661) (12887:12887:12887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3118:3118:3118))
        (PORT clk (2512:2512:2512) (2539:2539:2539))
        (PORT ena (11661:11661:11661) (12887:12887:12887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4034:4034:4034))
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (PORT ena (11665:11665:11665) (12891:12891:12891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2543:2543:2543))
        (PORT d[0] (11665:11665:11665) (12891:12891:12891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2721:2721:2721))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT ena (12023:12023:12023) (13287:13287:13287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7704:7704:7704) (6893:6893:6893))
        (PORT d[1] (11410:11410:11410) (10088:10088:10088))
        (PORT d[2] (9855:9855:9855) (8646:8646:8646))
        (PORT d[3] (8730:8730:8730) (7788:7788:7788))
        (PORT d[4] (7790:7790:7790) (7041:7041:7041))
        (PORT d[5] (7601:7601:7601) (6807:6807:6807))
        (PORT d[6] (10248:10248:10248) (9135:9135:9135))
        (PORT d[7] (10424:10424:10424) (8894:8894:8894))
        (PORT d[8] (6123:6123:6123) (5591:5591:5591))
        (PORT d[9] (8941:8941:8941) (7968:7968:7968))
        (PORT d[10] (9353:9353:9353) (8263:8263:8263))
        (PORT d[11] (8380:8380:8380) (7467:7467:7467))
        (PORT d[12] (7868:7868:7868) (7073:7073:7073))
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (PORT ena (12019:12019:12019) (13283:13283:13283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6350:6350:6350) (5670:5670:5670))
        (PORT clk (2510:2510:2510) (2537:2537:2537))
        (PORT ena (12019:12019:12019) (13283:13283:13283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (3691:3691:3691))
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT ena (12023:12023:12023) (13287:13287:13287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2541:2541:2541))
        (PORT d[0] (12023:12023:12023) (13287:13287:13287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2227:2227:2227))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (PORT ena (11640:11640:11640) (12882:12882:12882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8011:8011:8011) (7113:7113:7113))
        (PORT d[1] (10209:10209:10209) (9032:9032:9032))
        (PORT d[2] (6520:6520:6520) (5624:5624:5624))
        (PORT d[3] (8731:8731:8731) (7554:7554:7554))
        (PORT d[4] (6262:6262:6262) (5666:5666:5666))
        (PORT d[5] (7626:7626:7626) (6778:6778:6778))
        (PORT d[6] (9788:9788:9788) (8675:8675:8675))
        (PORT d[7] (6100:6100:6100) (5168:5168:5168))
        (PORT d[8] (7894:7894:7894) (7130:7130:7130))
        (PORT d[9] (6411:6411:6411) (5701:5701:5701))
        (PORT d[10] (9884:9884:9884) (8779:8779:8779))
        (PORT d[11] (7098:7098:7098) (6328:6328:6328))
        (PORT d[12] (8079:8079:8079) (7215:7215:7215))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (11636:11636:11636) (12878:12878:12878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6324:6324:6324) (5619:5619:5619))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (11636:11636:11636) (12878:12878:12878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3305:3305:3305))
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (PORT ena (11640:11640:11640) (12882:12882:12882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
      (HOLD ena (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2539:2539:2539))
        (PORT d[0] (11640:11640:11640) (12882:12882:12882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5679:5679:5679) (4837:4837:4837))
        (PORT datab (2944:2944:2944) (2336:2336:2336))
        (PORT datac (3195:3195:3195) (2920:2920:2920))
        (PORT datad (896:896:896) (763:763:763))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3247:3247:3247) (2972:2972:2972))
        (PORT datab (907:907:907) (766:766:766))
        (PORT datac (2462:2462:2462) (2034:2034:2034))
        (PORT datad (227:227:227) (234:234:234))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (279:279:279))
        (PORT datab (3783:3783:3783) (3285:3285:3285))
        (PORT datac (4243:4243:4243) (3879:3879:3879))
        (PORT datad (225:225:225) (231:231:231))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|mux2\|result_node\[2\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (281:281:281))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (482:482:482) (406:406:406))
        (PORT datad (3741:3741:3741) (3244:3244:3244))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1264:1264:1264))
        (PORT datab (340:340:340) (396:396:396))
        (PORT datac (276:276:276) (338:338:338))
        (PORT datad (884:884:884) (761:761:761))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (1734:1734:1734))
        (PORT datab (2385:2385:2385) (2125:2125:2125))
        (PORT datad (740:740:740) (604:604:604))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[2\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2852:2852:2852) (2571:2571:2571))
        (PORT datab (875:875:875) (752:752:752))
        (PORT datac (227:227:227) (242:242:242))
        (PORT datad (1810:1810:1810) (1496:1496:1496))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2134:2134:2134))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2056:2056:2056))
        (PORT ena (2059:2059:2059) (1893:1893:1893))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1686:1686:1686))
        (PORT datab (298:298:298) (308:308:308))
        (PORT datac (496:496:496) (426:426:426))
        (PORT datad (249:249:249) (266:266:266))
        (IOPATH dataa combout (420:420:420) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_logic\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (921:921:921))
        (PORT datab (1712:1712:1712) (1548:1548:1548))
        (PORT datac (1207:1207:1207) (1081:1081:1081))
        (PORT datad (1159:1159:1159) (972:972:972))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2147:2147:2147))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (911:911:911))
        (PORT datab (828:828:828) (718:718:718))
        (PORT datad (474:474:474) (400:400:400))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2159:2159:2159))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1311:1311:1311) (1214:1214:1214))
        (PORT clrn (2150:2150:2150) (2082:2082:2082))
        (PORT sclr (2052:2052:2052) (1866:1866:1866))
        (PORT sload (2142:2142:2142) (2123:2123:2123))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1229:1229:1229))
        (PORT datab (1198:1198:1198) (1060:1060:1060))
        (PORT datac (2500:2500:2500) (2148:2148:2148))
        (PORT datad (2018:2018:2018) (1769:1769:1769))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (579:579:579))
        (PORT datab (397:397:397) (440:440:440))
        (PORT datad (334:334:334) (374:374:374))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_rx\|rx_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2142:2142:2142))
        (PORT asdata (940:940:940) (931:931:931))
        (PORT clrn (2139:2139:2139) (2069:2069:2069))
        (PORT ena (1630:1630:1630) (1477:1477:1477))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (578:578:578))
        (PORT datab (398:398:398) (441:441:441))
        (PORT datad (333:333:333) (374:374:374))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (843:843:843))
        (PORT datab (921:921:921) (809:809:809))
        (PORT datac (891:891:891) (819:819:819))
        (PORT datad (526:526:526) (497:497:497))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|selected_read_data\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (746:746:746))
        (PORT datab (919:919:919) (845:845:845))
        (PORT datac (487:487:487) (414:414:414))
        (PORT datad (1139:1139:1139) (944:944:944))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2143:2143:2143))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2140:2140:2140) (2069:2069:2069))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|uart_0_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2140:2140:2140))
        (PORT asdata (1601:1601:1601) (1483:1483:1483))
        (PORT clrn (2138:2138:2138) (2070:2070:2070))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (837:837:837))
        (PORT datab (924:924:924) (855:855:855))
        (PORT datac (835:835:835) (736:736:736))
        (PORT datad (1639:1639:1639) (1403:1403:1403))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1728:1728:1728))
        (PORT datab (2445:2445:2445) (2170:2170:2170))
        (PORT datad (1480:1480:1480) (1236:1236:1236))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_iw\[5\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (951:951:951))
        (PORT datab (3593:3593:3593) (3131:3131:3131))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (871:871:871) (769:769:769))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2141:2141:2141))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2130:2130:2130) (2064:2064:2064))
        (PORT ena (1919:1919:1919) (1722:1722:1722))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1123:1123:1123))
        (PORT datab (1273:1273:1273) (1147:1147:1147))
        (PORT datac (1245:1245:1245) (1125:1125:1125))
        (PORT datad (1450:1450:1450) (1216:1216:1216))
        (IOPATH dataa combout (349:349:349) (377:377:377))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2144:2144:2144))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|R_src1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1262:1262:1262) (1154:1154:1154))
        (PORT datad (1308:1308:1308) (1199:1199:1199))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (710:710:710))
        (PORT datab (1168:1168:1168) (1046:1046:1046))
        (PORT datad (741:741:741) (601:601:601))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2145:2145:2145))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1498:1498:1498) (1301:1301:1301))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (PORT sload (1939:1939:1939) (1799:1799:1799))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1354:1354:1354))
        (PORT datab (861:861:861) (750:750:750))
        (PORT datad (2178:2178:2178) (1827:1827:1827))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (872:872:872) (822:822:822))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (PORT sclr (1292:1292:1292) (1497:1497:1497))
        (PORT sload (1360:1360:1360) (1550:1550:1550))
        (PORT ena (1063:1063:1063) (1080:1080:1080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sclr (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (750:750:750))
        (PORT datab (844:844:844) (743:743:743))
        (PORT datac (877:877:877) (808:808:808))
        (PORT datad (504:504:504) (486:486:486))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (579:579:579) (532:532:532))
        (PORT datad (486:486:486) (472:472:472))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (872:872:872))
        (PORT datab (547:547:547) (533:533:533))
        (PORT datac (1391:1391:1391) (1197:1197:1197))
        (PORT datad (556:556:556) (540:540:540))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|addr_router\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (291:291:291))
        (PORT datab (275:275:275) (284:284:284))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1273:1273:1273))
        (PORT datab (1189:1189:1189) (1072:1072:1072))
        (PORT datac (1180:1180:1180) (997:997:997))
        (PORT datad (1111:1111:1111) (909:909:909))
        (IOPATH dataa combout (350:350:350) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|arb\|grant\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (817:817:817))
        (PORT datab (328:328:328) (385:385:385))
        (PORT datac (838:838:838) (735:735:735))
        (PORT datad (277:277:277) (332:332:332))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_002\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2154:2154:2154))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2155:2155:2155) (2086:2086:2086))
        (PORT ena (1929:1929:1929) (1732:1732:1732))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3062:3062:3062) (2702:2702:2702))
        (PORT datab (751:751:751) (633:633:633))
        (PORT datac (241:241:241) (262:262:262))
        (PORT datad (882:882:882) (773:773:773))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|hold_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2203:2203:2203))
        (PORT datab (2048:2048:2048) (1791:1791:1791))
        (PORT datad (1221:1221:1221) (1108:1108:1108))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (959:959:959))
        (PORT datab (649:649:649) (620:620:620))
        (PORT datac (937:937:937) (896:896:896))
        (PORT datad (546:546:546) (539:539:539))
        (IOPATH dataa combout (392:392:392) (419:419:419))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (831:831:831))
        (PORT datab (1243:1243:1243) (1038:1038:1038))
        (PORT datac (228:228:228) (243:243:243))
        (PORT datad (783:783:783) (615:615:615))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2514:2514:2514) (2196:2196:2196))
        (PORT datab (1324:1324:1324) (1169:1169:1169))
        (PORT datac (2218:2218:2218) (1959:1959:1959))
        (PORT datad (1223:1223:1223) (1110:1110:1110))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (808:808:808))
        (PORT datac (2500:2500:2500) (2112:2112:2112))
        (PORT datad (571:571:571) (560:560:560))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (828:828:828))
        (PORT datab (1840:1840:1840) (1502:1502:1502))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (1460:1460:1460) (1221:1221:1221))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (281:281:281))
        (PORT datab (868:868:868) (751:751:751))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (423:423:423) (425:425:425))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (762:762:762))
        (PORT datab (384:384:384) (455:455:455))
        (PORT datad (239:239:239) (253:253:253))
        (IOPATH dataa combout (349:349:349) (371:371:371))
        (IOPATH datab combout (354:354:354) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2150:2150:2150))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2608:2608:2608) (2493:2493:2493))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\|cp_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (441:441:441))
        (PORT datab (378:378:378) (448:448:448))
        (PORT datac (941:941:941) (870:870:870))
        (PORT datad (282:282:282) (340:340:340))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (976:976:976))
        (PORT datac (1108:1108:1108) (922:922:922))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (306:306:306))
        (PORT datab (364:364:364) (428:428:428))
        (PORT datac (938:938:938) (898:898:898))
        (PORT datad (258:258:258) (269:269:269))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1034:1034:1034))
        (PORT datab (990:990:990) (931:931:931))
        (PORT datac (599:599:599) (592:592:592))
        (PORT datad (1161:1161:1161) (1031:1031:1031))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (585:585:585))
        (PORT datab (283:283:283) (295:295:295))
        (PORT datad (237:237:237) (248:248:248))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (578:578:578))
        (PORT datab (1588:1588:1588) (1378:1378:1378))
        (PORT datac (287:287:287) (355:355:355))
        (PORT datad (2167:2167:2167) (1862:1862:1862))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (585:585:585))
        (PORT datab (386:386:386) (456:456:456))
        (PORT datad (229:229:229) (236:236:236))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1395:1395:1395))
        (PORT datab (376:376:376) (445:445:445))
        (PORT datac (557:557:557) (534:534:534))
        (PORT datad (2169:2169:2169) (1864:1864:1864))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (397:397:397))
        (PORT datab (323:323:323) (378:378:378))
        (PORT datac (559:559:559) (535:535:535))
        (PORT datad (226:226:226) (232:232:232))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (582:582:582))
        (PORT datab (364:364:364) (428:428:428))
        (PORT datac (596:596:596) (588:588:588))
        (PORT datad (1154:1154:1154) (972:972:972))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1866:1866:1866) (1534:1534:1534))
        (PORT datab (917:917:917) (798:798:798))
        (PORT datac (717:717:717) (592:592:592))
        (PORT datad (1225:1225:1225) (1072:1072:1072))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1066:1066:1066))
        (PORT datab (1150:1150:1150) (991:991:991))
        (PORT datac (857:857:857) (745:745:745))
        (PORT datad (858:858:858) (758:758:758))
        (IOPATH dataa combout (351:351:351) (371:371:371))
        (IOPATH datab combout (357:357:357) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1531:1531:1531))
        (PORT datab (1212:1212:1212) (1006:1006:1006))
        (PORT datac (856:856:856) (744:744:744))
        (PORT datad (859:859:859) (760:760:760))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1444:1444:1444))
        (PORT datab (1567:1567:1567) (1339:1339:1339))
        (PORT datac (1749:1749:1749) (1493:1493:1493))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (432:432:432))
        (PORT datab (267:267:267) (274:274:274))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (226:226:226) (234:234:234))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (374:374:374))
        (PORT datad (1545:1545:1545) (1320:1320:1320))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1548:1548:1548))
        (PORT datab (1600:1600:1600) (1332:1332:1332))
        (PORT datad (228:228:228) (235:235:235))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1689:1689:1689) (1491:1491:1491))
        (PORT datac (1225:1225:1225) (1076:1076:1076))
        (PORT datad (323:323:323) (390:390:390))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (283:283:283))
        (PORT datab (991:991:991) (932:932:932))
        (PORT datac (242:242:242) (263:263:263))
        (PORT datad (1435:1435:1435) (1162:1162:1162))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (455:455:455))
        (PORT datab (556:556:556) (470:470:470))
        (PORT datac (299:299:299) (362:362:362))
        (PORT datad (343:343:343) (416:416:416))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (421:421:421))
        (PORT datac (290:290:290) (359:359:359))
        (PORT datad (334:334:334) (408:408:408))
        (IOPATH datab combout (384:384:384) (398:398:398))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (283:283:283))
        (PORT datab (557:557:557) (472:472:472))
        (PORT datac (250:250:250) (266:266:266))
        (PORT datad (338:338:338) (411:411:411))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2131:2131:2131))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2134:2134:2134) (2067:2067:2067))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2132:2132:2132))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2135:2135:2135) (2068:2068:2068))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (653:653:653) (625:625:625))
        (PORT datad (233:233:233) (243:243:243))
        (IOPATH datab combout (423:423:423) (391:391:391))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2138:2138:2138))
        (PORT asdata (1472:1472:1472) (1260:1260:1260))
        (PORT clrn (2127:2127:2127) (2060:2060:2060))
        (PORT ena (1605:1605:1605) (1760:1760:1760))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (803:803:803))
        (PORT datab (1444:1444:1444) (1186:1186:1186))
        (PORT datac (743:743:743) (650:650:650))
        (PORT datad (881:881:881) (759:759:759))
        (IOPATH dataa combout (428:428:428) (449:449:449))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|rsp_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1266:1266:1266))
        (PORT datab (1443:1443:1443) (1186:1186:1186))
        (PORT datac (840:840:840) (731:731:731))
        (PORT datad (1454:1454:1454) (1220:1220:1220))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1262:1262:1262))
        (PORT datab (1434:1434:1434) (1189:1189:1189))
        (PORT datad (1481:1481:1481) (1268:1268:1268))
        (IOPATH dataa combout (414:414:414) (444:444:444))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (288:288:288))
        (PORT datac (235:235:235) (253:253:253))
        (PORT datad (236:236:236) (247:247:247))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1544:1544:1544))
        (PORT datad (948:948:948) (869:869:869))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2158:2158:2158))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2149:2149:2149) (2081:2081:2081))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (1763:1763:1763))
        (PORT datab (280:280:280) (290:290:290))
        (PORT datac (236:236:236) (255:255:255))
        (PORT datad (237:237:237) (249:249:249))
        (IOPATH dataa combout (374:374:374) (392:392:392))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2133:2133:2133))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2544:2544:2544) (2426:2426:2426))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT asdata (1909:1909:1909) (1750:1750:1750))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (382:382:382))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1615:1615:1615) (1467:1467:1467))
        (PORT clrn (2142:2142:2142) (2075:2075:2075))
        (PORT sload (1645:1645:1645) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (389:389:389))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1938:1938:1938) (1762:1762:1762))
        (PORT clrn (2142:2142:2142) (2075:2075:2075))
        (PORT sload (1645:1645:1645) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (384:384:384))
        (IOPATH datab combout (423:423:423) (398:398:398))
        (IOPATH datab cout (497:497:497) (381:381:381))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (2017:2017:2017) (1799:1799:1799))
        (PORT clrn (2142:2142:2142) (2075:2075:2075))
        (PORT sload (1645:1645:1645) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (IOPATH dataa combout (428:428:428) (450:450:450))
        (IOPATH dataa cout (486:486:486) (375:375:375))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
        (IOPATH cin cout (63:63:63) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1814:1814:1814) (1727:1727:1727))
        (PORT clrn (2142:2142:2142) (2075:2075:2075))
        (PORT sload (1645:1645:1645) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (347:347:347))
        (IOPATH datad combout (167:167:167) (143:143:143))
        (IOPATH cin combout (549:549:549) (519:519:519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2152:2152:2152))
        (PORT d (90:90:90) (101:101:101))
        (PORT asdata (1552:1552:1552) (1418:1418:1418))
        (PORT clrn (2142:2142:2142) (2075:2075:2075))
        (PORT sload (1645:1645:1645) (1648:1648:1648))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD sload (posedge clk) (195:195:195))
      (HOLD asdata (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (389:389:389))
        (PORT datad (286:286:286) (345:345:345))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (899:899:899))
        (PORT datab (325:325:325) (382:382:382))
        (PORT datac (282:282:282) (347:347:347))
        (PORT datad (284:284:284) (344:344:344))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (437:437:437) (407:407:407))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (914:914:914))
        (PORT datab (1257:1257:1257) (1138:1138:1138))
        (PORT datac (225:225:225) (240:240:240))
        (PORT datad (228:228:228) (236:236:236))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (400:400:400) (391:391:391))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (304:304:304) (371:371:371))
        (PORT datad (337:337:337) (399:399:399))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1060:1060:1060))
        (PORT datab (339:339:339) (395:395:395))
        (PORT datad (227:227:227) (235:235:235))
        (IOPATH dataa combout (394:394:394) (400:400:400))
        (IOPATH datab combout (393:393:393) (431:431:431))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1207:1207:1207))
        (PORT datab (1383:1383:1383) (1250:1250:1250))
        (PORT datac (438:438:438) (372:372:372))
        (PORT datad (921:921:921) (852:852:852))
        (IOPATH dataa combout (375:375:375) (371:371:371))
        (IOPATH datab combout (384:384:384) (386:386:386))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (531:531:531))
        (PORT datab (377:377:377) (438:438:438))
        (PORT datad (433:433:433) (367:367:367))
        (IOPATH dataa combout (420:420:420) (371:371:371))
        (IOPATH datab combout (423:423:423) (380:380:380))
        (IOPATH datac combout (415:415:415) (429:429:429))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (972:972:972))
        (PORT datab (383:383:383) (454:454:454))
        (PORT datac (1029:1029:1029) (855:855:855))
        (PORT datad (238:238:238) (251:251:251))
        (IOPATH dataa combout (435:435:435) (425:425:425))
        (IOPATH datab combout (377:377:377) (380:380:380))
        (IOPATH datac combout (305:305:305) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (885:885:885) (827:827:827))
        (PORT datad (784:784:784) (684:684:684))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (422:422:422))
        (PORT datad (782:782:782) (682:682:682))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2147:2147:2147) (2080:2080:2080))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_dst_regnum\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1546:1546:1546))
        (PORT datab (922:922:922) (805:805:805))
        (PORT datad (1277:1277:1277) (1194:1194:1194))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (305:305:305))
        (PORT datab (266:266:266) (273:273:273))
        (PORT datac (247:247:247) (263:263:263))
        (PORT datad (495:495:495) (436:436:436))
        (IOPATH dataa combout (404:404:404) (450:450:450))
        (IOPATH datab combout (406:406:406) (453:453:453))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (282:282:282))
        (PORT datab (267:267:267) (273:273:273))
        (PORT datac (224:224:224) (239:239:239))
        (PORT datad (226:226:226) (233:233:233))
        (IOPATH dataa combout (435:435:435) (407:407:407))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (693:693:693))
        (PORT datac (256:256:256) (274:274:274))
        (PORT datad (238:238:238) (249:249:249))
        (IOPATH dataa combout (373:373:373) (380:380:380))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2155:2155:2155))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2146:2146:2146) (2078:2078:2078))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1675:1675:1675))
        (PORT datac (1475:1475:1475) (1286:1286:1286))
        (PORT datad (1514:1514:1514) (1343:1343:1343))
        (IOPATH dataa combout (420:420:420) (400:400:400))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2541:2541:2541) (2195:2195:2195))
        (PORT datac (1869:1869:1869) (1608:1608:1608))
        (PORT datad (1886:1886:1886) (1610:1610:1610))
        (IOPATH datab combout (380:380:380) (380:380:380))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|nios2_qsys_0\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2135:2135:2135))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2125:2125:2125) (2058:2058:2058))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|mm_interconnect_0\|cmd_xbar_mux_003\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (885:885:885) (807:807:807))
        (PORT datad (1574:1574:1574) (1383:1383:1383))
        (IOPATH datac combout (301:301:301) (285:285:285))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_regs\|control_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (PORT ena (1884:1884:1884) (1664:1664:1664))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (799:799:799))
        (PORT datab (841:841:841) (737:737:737))
        (PORT datac (1143:1143:1143) (1023:1023:1023))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH dataa combout (408:408:408) (425:425:425))
        (IOPATH datab combout (415:415:415) (425:425:425))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (275:275:275))
        (PORT datac (286:286:286) (353:353:353))
        (IOPATH datab combout (438:438:438) (455:455:455))
        (IOPATH datac combout (301:301:301) (283:283:283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|pre_txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (399:399:399))
        (PORT datad (285:285:285) (343:343:343))
        (IOPATH datab combout (437:437:437) (425:425:425))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u0\|uart_0\|the_nios_uart_0_tx\|txd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2130:2130:2130))
        (PORT d (90:90:90) (101:101:101))
        (PORT clrn (2123:2123:2123) (2055:2055:2055))
        (IOPATH (posedge clk) q (240:240:240) (240:240:240))
        (IOPATH (negedge clrn) q (222:222:222) (222:222:222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (299:299:299) (363:363:363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (915:915:915) (832:832:832))
      )
    )
  )
)
