<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.6)</p>
        <p>Date: Fri Aug 28 12:13:54 2020
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPF300T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>IND</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>Yes</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>IOG_IOD_DDRX4_COMP</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\synthesis_1\IOG_IOD_DDRX4_COMP.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>3102</td>
                <td>299544</td>
                <td>1.04</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>1563</td>
                <td>299544</td>
                <td>0.52</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>1536</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>29</td>
                <td>512</td>
                <td>5.66</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>17</td>
                <td>512</td>
                <td>3.32</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>6</td>
                <td>256</td>
                <td>2.34</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>0</td>
                <td>2772</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>0</td>
                <td>952</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>0</td>
                <td>924</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>5</td>
                <td>48</td>
                <td>10.42</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>2</td>
                <td>8</td>
                <td>25.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>CRN_INT</td>
                <td>2</td>
                <td>24</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>OSC_RC160MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>0</td>
                <td>16</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>ICB_CLKDIV</td>
                <td>2</td>
                <td>24</td>
                <td>8.33</td>
            </tr>
            <tr>
                <td>ICB_CLKINT</td>
                <td>4</td>
                <td>72</td>
                <td>5.56</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>3102</td>
                <td>1563</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>3102</td>
                <td>1563</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>5</td>
                <td>2</td>
            </tr>
            <tr>
                <td>7</td>
                <td>8</td>
            </tr>
            <tr>
                <td>8</td>
                <td>12</td>
            </tr>
            <tr>
                <td>9</td>
                <td>17</td>
            </tr>
            <tr>
                <td>10</td>
                <td>2</td>
            </tr>
            <tr>
                <td>11</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>42</td>
            </tr>
        </table>
        <h2>Detailed 4LUT Groups Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>5</td>
            </tr>
            <tr>
                <td>22</td>
                <td>16</td>
            </tr>
            <tr>
                <td>46</td>
                <td>8</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>29</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>5</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>18</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>3</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>3</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1499</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0_RX_CLK_G</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/CLKINT_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>829</td>
                <td>INT_NET</td>
                <td>Net   : RX_CLK_ALIGN_DONE_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/RX_CLK_ALIGN_DONE_rep_RNIOBTB/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>66</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_TX_CCC_C0_0_TX_CLK_G</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_TX_CCC_C0_0/PF_CCC_0/clkint_8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : PF_OSC_C1_0_RCOSC_160MHZ_GL</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_OSC_C1_0/PF_OSC_C1_0/I_OSC_160_INT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>669</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[7]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_TX_CCC_C0_0/COREBCLKSCLKALIGN_0/PF_IOD_TX_CCC_C0_TR_0/genblk1.U_PLL_BCLKSCLKALIGN/current_state[7]</td>
            </tr>
            <tr>
                <td>512</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/N_673_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_s5_0_a3</td>
            </tr>
            <tr>
                <td>326</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_13_sn.un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td>326</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td>262</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt_Z[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5]</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_1_sqmuxa_1_0_a3_RNI7UPH</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_1_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_1_sqmuxa_1_0_a3_RNI7UPH_0</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_13_sn.early_flags_0_sqmuxa_2_i</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags_0_sqmuxa_2_i_0</td>
            </tr>
            <tr>
                <td>139</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>669</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_TX_CCC_C0_0.COREBCLKSCLKALIGN_0.PF_IOD_TX_CCC_C0_TR_0.genblk1.U_PLL_BCLKSCLKALIGN.current_state[7]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_TX_CCC_C0_0/COREBCLKSCLKALIGN_0/PF_IOD_TX_CCC_C0_TR_0/genblk1.U_PLL_BCLKSCLKALIGN/current_state[7]</td>
            </tr>
            <tr>
                <td>512</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/N_673_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_s5_0_a3</td>
            </tr>
            <tr>
                <td>326</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_13_sn.un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td>326</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/un1_restart_trng_fg_5_0_o2</td>
            </tr>
            <tr>
                <td>262</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt_Z[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/emflag_cnt[5]</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_1_sqmuxa_1_0_a3_RNI7UPH</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/un1_early_flags_lsb14_1_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PF_IOD_GENERIC_RX_C1_0/COREBCLKSCLKALIGN_0/PF_IOD_GENERIC_RX_C1_TR_0/genblk1.U_ICB_BCLKSCLKALIGN/clkalign_curr_state_1_sqmuxa_1_0_a3_RNI7UPH_0</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/tapcnt_final_13_sn.early_flags_0_sqmuxa_2_i</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/N_184</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_1/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/early_flags_0_sqmuxa_2_i_0</td>
            </tr>
            <tr>
                <td>139</td>
                <td>INT_NET</td>
                <td>Net   : CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt_Z[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CORERXIODBITALIGN_C0_0/CORERXIODBITALIGN_C0_0/u_CoreRxIODBitAlign/emflag_cnt[5]</td>
            </tr>
        </table>
    </body>
</html>
