$date
	Wed Sep 18 23:10:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module alu_tb $end
$var wire 32 ! Res [31:0] $end
$var wire 1 " OVF $end
$var wire 1 # NE $end
$var wire 1 $ LT $end
$var reg 32 % A [31:0] $end
$var reg 5 & ALU_OP [4:0] $end
$var reg 32 ' B [31:0] $end
$var reg 1 ( ExpLT $end
$var reg 1 ) ExpNE $end
$var reg 1 * ExpOVF $end
$var reg 32 + ExpRes [31:0] $end
$var reg 5 , Shift_Amt [4:0] $end
$var reg 128 - actFileName [127:0] $end
$var reg 128 . diffFileName [127:0] $end
$var reg 128 / expFileName [127:0] $end
$var reg 128 0 testName [127:0] $end
$var integer 32 1 actFile [31:0] $end
$var integer 32 2 diffFile [31:0] $end
$var integer 32 3 errors [31:0] $end
$var integer 32 4 expFile [31:0] $end
$var integer 32 5 expScan [31:0] $end
$var integer 32 6 tests [31:0] $end
$scope module Tester $end
$var wire 1 7 Cin $end
$var wire 1 8 Cin1 $end
$var wire 1 9 Cin2 $end
$var wire 5 : ctrl_ALUopcode [4:0] $end
$var wire 5 ; ctrl_shiftamt [4:0] $end
$var wire 32 < data_operandA [31:0] $end
$var wire 32 = data_operandB [31:0] $end
$var wire 32 > sra_result [31:0] $end
$var wire 32 ? sll_result [31:0] $end
$var wire 3 @ select [2:0] $end
$var wire 1 " overflow $end
$var wire 32 A or_result [31:0] $end
$var wire 1 # isNotEqual $end
$var wire 1 $ isLessThan $end
$var wire 32 B data_result [31:0] $end
$var wire 32 C b_neg [31:0] $end
$var wire 32 D b [31:0] $end
$var wire 32 E and_result [31:0] $end
$var wire 32 F add_result [31:0] $end
$var wire 1 G Cout_add $end
$scope module ls $end
$var wire 1 7 Cin $end
$var wire 1 $ isLessThan $end
$var wire 1 H ls_s1 $end
$var wire 1 I ls_s2 $end
$var wire 1 J n_add $end
$var wire 1 " overflow $end
$var wire 32 K add_result [31:0] $end
$upscope $end
$scope module ne $end
$var wire 1 7 Cin $end
$var wire 1 # isNotEqual $end
$var wire 1 L s1 $end
$var wire 1 M s2 $end
$var wire 1 N s3 $end
$var wire 1 O s4 $end
$var wire 1 P s5 $end
$var wire 32 Q add_result [31:0] $end
$upscope $end
$scope module ov $end
$var wire 1 R a_sign $end
$var wire 32 S b [31:0] $end
$var wire 1 T b_sign $end
$var wire 32 U data_operandA [31:0] $end
$var wire 1 V ov_s1 $end
$var wire 1 W ov_s2 $end
$var wire 1 " overflow $end
$var wire 1 X res_sign $end
$var wire 32 Y add_result [31:0] $end
$upscope $end
$scope module res $end
$var wire 3 Z select [2:0] $end
$var wire 32 [ w2 [31:0] $end
$var wire 32 \ w1 [31:0] $end
$var wire 32 ] out [31:0] $end
$var wire 32 ^ in7 [31:0] $end
$var wire 32 _ in6 [31:0] $end
$var wire 32 ` in5 [31:0] $end
$var wire 32 a in4 [31:0] $end
$var wire 32 b in3 [31:0] $end
$var wire 32 c in2 [31:0] $end
$var wire 32 d in1 [31:0] $end
$var wire 32 e in0 [31:0] $end
$scope module first_bottom $end
$var wire 2 f select [1:0] $end
$var wire 32 g w2 [31:0] $end
$var wire 32 h w1 [31:0] $end
$var wire 32 i out [31:0] $end
$var wire 32 j in3 [31:0] $end
$var wire 32 k in2 [31:0] $end
$var wire 32 l in1 [31:0] $end
$var wire 32 m in0 [31:0] $end
$scope module first_bottom $end
$var wire 1 n select $end
$var wire 32 o out [31:0] $end
$var wire 32 p in1 [31:0] $end
$var wire 32 q in0 [31:0] $end
$upscope $end
$scope module first_top $end
$var wire 1 r select $end
$var wire 32 s out [31:0] $end
$var wire 32 t in1 [31:0] $end
$var wire 32 u in0 [31:0] $end
$upscope $end
$scope module second $end
$var wire 32 v in0 [31:0] $end
$var wire 32 w in1 [31:0] $end
$var wire 1 x select $end
$var wire 32 y out [31:0] $end
$upscope $end
$upscope $end
$scope module first_top $end
$var wire 2 z select [1:0] $end
$var wire 32 { w2 [31:0] $end
$var wire 32 | w1 [31:0] $end
$var wire 32 } out [31:0] $end
$var wire 32 ~ in3 [31:0] $end
$var wire 32 !" in2 [31:0] $end
$var wire 32 "" in1 [31:0] $end
$var wire 32 #" in0 [31:0] $end
$scope module first_bottom $end
$var wire 1 $" select $end
$var wire 32 %" out [31:0] $end
$var wire 32 &" in1 [31:0] $end
$var wire 32 '" in0 [31:0] $end
$upscope $end
$scope module first_top $end
$var wire 1 (" select $end
$var wire 32 )" out [31:0] $end
$var wire 32 *" in1 [31:0] $end
$var wire 32 +" in0 [31:0] $end
$upscope $end
$scope module second $end
$var wire 32 ," in0 [31:0] $end
$var wire 32 -" in1 [31:0] $end
$var wire 1 ." select $end
$var wire 32 /" out [31:0] $end
$upscope $end
$upscope $end
$scope module second $end
$var wire 32 0" in0 [31:0] $end
$var wire 32 1" in1 [31:0] $end
$var wire 1 2" select $end
$var wire 32 3" out [31:0] $end
$upscope $end
$upscope $end
$scope module test_add $end
$var wire 32 4" A [31:0] $end
$var wire 32 5" B [31:0] $end
$var wire 1 6" c16 $end
$var wire 1 7" c16_s1 $end
$var wire 1 8" c16_s2 $end
$var wire 1 9" c24 $end
$var wire 1 :" c24_s1 $end
$var wire 1 ;" c24_s2 $end
$var wire 1 <" c24_s3 $end
$var wire 1 =" c8 $end
$var wire 1 >" c8_s1 $end
$var wire 1 7 cin $end
$var wire 1 G cout $end
$var wire 1 ?" cout_s1 $end
$var wire 1 @" cout_s2 $end
$var wire 1 A" cout_s3 $end
$var wire 1 B" cout_s4 $end
$var wire 32 C" sum [31:0] $end
$var wire 1 D" P3 $end
$var wire 1 E" P2 $end
$var wire 1 F" P1 $end
$var wire 1 G" P0 $end
$var wire 1 H" G3 $end
$var wire 1 I" G2 $end
$var wire 1 J" G1 $end
$var wire 1 K" G0 $end
$scope module four $end
$var wire 8 L" a [7:0] $end
$var wire 8 M" b [7:0] $end
$var wire 1 N" c1 $end
$var wire 1 O" c1_s1 $end
$var wire 1 P" c2 $end
$var wire 1 Q" c2_s1 $end
$var wire 1 R" c2_s2 $end
$var wire 1 S" c3 $end
$var wire 1 T" c3_s1 $end
$var wire 1 U" c3_s2 $end
$var wire 1 V" c3_s3 $end
$var wire 1 W" c4 $end
$var wire 1 X" c4_s1 $end
$var wire 1 Y" c4_s2 $end
$var wire 1 Z" c4_s3 $end
$var wire 1 [" c4_s4 $end
$var wire 1 \" c5 $end
$var wire 1 ]" c5_s1 $end
$var wire 1 ^" c5_s2 $end
$var wire 1 _" c5_s3 $end
$var wire 1 `" c5_s4 $end
$var wire 1 a" c5_s5 $end
$var wire 1 b" c6 $end
$var wire 1 c" c6_s1 $end
$var wire 1 d" c6_s2 $end
$var wire 1 e" c6_s3 $end
$var wire 1 f" c6_s4 $end
$var wire 1 g" c6_s5 $end
$var wire 1 h" c6_s6 $end
$var wire 1 i" c7 $end
$var wire 1 j" c7_s1 $end
$var wire 1 k" c7_s2 $end
$var wire 1 l" c7_s3 $end
$var wire 1 m" c7_s4 $end
$var wire 1 n" c7_s5 $end
$var wire 1 o" c7_s6 $end
$var wire 1 p" c7_s7 $end
$var wire 1 9" cin $end
$var wire 1 q" g0 $end
$var wire 1 r" g1 $end
$var wire 1 s" g2 $end
$var wire 1 t" g3 $end
$var wire 1 u" g4 $end
$var wire 1 v" g5 $end
$var wire 1 w" g6 $end
$var wire 1 x" g7 $end
$var wire 1 H" g_out $end
$var wire 1 y" g_s1 $end
$var wire 1 z" g_s2 $end
$var wire 1 {" g_s3 $end
$var wire 1 |" g_s4 $end
$var wire 1 }" g_s5 $end
$var wire 1 ~" g_s6 $end
$var wire 1 !# g_s7 $end
$var wire 1 "# p0 $end
$var wire 1 ## p1 $end
$var wire 1 $# p2 $end
$var wire 1 %# p3 $end
$var wire 1 &# p4 $end
$var wire 1 '# p5 $end
$var wire 1 (# p6 $end
$var wire 1 )# p7 $end
$var wire 1 D" p_out $end
$var wire 8 *# sum [7:0] $end
$upscope $end
$scope module one $end
$var wire 8 +# a [7:0] $end
$var wire 8 ,# b [7:0] $end
$var wire 1 -# c1 $end
$var wire 1 .# c1_s1 $end
$var wire 1 /# c2 $end
$var wire 1 0# c2_s1 $end
$var wire 1 1# c2_s2 $end
$var wire 1 2# c3 $end
$var wire 1 3# c3_s1 $end
$var wire 1 4# c3_s2 $end
$var wire 1 5# c3_s3 $end
$var wire 1 6# c4 $end
$var wire 1 7# c4_s1 $end
$var wire 1 8# c4_s2 $end
$var wire 1 9# c4_s3 $end
$var wire 1 :# c4_s4 $end
$var wire 1 ;# c5 $end
$var wire 1 <# c5_s1 $end
$var wire 1 =# c5_s2 $end
$var wire 1 ># c5_s3 $end
$var wire 1 ?# c5_s4 $end
$var wire 1 @# c5_s5 $end
$var wire 1 A# c6 $end
$var wire 1 B# c6_s1 $end
$var wire 1 C# c6_s2 $end
$var wire 1 D# c6_s3 $end
$var wire 1 E# c6_s4 $end
$var wire 1 F# c6_s5 $end
$var wire 1 G# c6_s6 $end
$var wire 1 H# c7 $end
$var wire 1 I# c7_s1 $end
$var wire 1 J# c7_s2 $end
$var wire 1 K# c7_s3 $end
$var wire 1 L# c7_s4 $end
$var wire 1 M# c7_s5 $end
$var wire 1 N# c7_s6 $end
$var wire 1 O# c7_s7 $end
$var wire 1 7 cin $end
$var wire 1 P# g0 $end
$var wire 1 Q# g1 $end
$var wire 1 R# g2 $end
$var wire 1 S# g3 $end
$var wire 1 T# g4 $end
$var wire 1 U# g5 $end
$var wire 1 V# g6 $end
$var wire 1 W# g7 $end
$var wire 1 K" g_out $end
$var wire 1 X# g_s1 $end
$var wire 1 Y# g_s2 $end
$var wire 1 Z# g_s3 $end
$var wire 1 [# g_s4 $end
$var wire 1 \# g_s5 $end
$var wire 1 ]# g_s6 $end
$var wire 1 ^# g_s7 $end
$var wire 1 _# p0 $end
$var wire 1 `# p1 $end
$var wire 1 a# p2 $end
$var wire 1 b# p3 $end
$var wire 1 c# p4 $end
$var wire 1 d# p5 $end
$var wire 1 e# p6 $end
$var wire 1 f# p7 $end
$var wire 1 G" p_out $end
$var wire 8 g# sum [7:0] $end
$upscope $end
$scope module three $end
$var wire 8 h# a [7:0] $end
$var wire 8 i# b [7:0] $end
$var wire 1 j# c1 $end
$var wire 1 k# c1_s1 $end
$var wire 1 l# c2 $end
$var wire 1 m# c2_s1 $end
$var wire 1 n# c2_s2 $end
$var wire 1 o# c3 $end
$var wire 1 p# c3_s1 $end
$var wire 1 q# c3_s2 $end
$var wire 1 r# c3_s3 $end
$var wire 1 s# c4 $end
$var wire 1 t# c4_s1 $end
$var wire 1 u# c4_s2 $end
$var wire 1 v# c4_s3 $end
$var wire 1 w# c4_s4 $end
$var wire 1 x# c5 $end
$var wire 1 y# c5_s1 $end
$var wire 1 z# c5_s2 $end
$var wire 1 {# c5_s3 $end
$var wire 1 |# c5_s4 $end
$var wire 1 }# c5_s5 $end
$var wire 1 ~# c6 $end
$var wire 1 !$ c6_s1 $end
$var wire 1 "$ c6_s2 $end
$var wire 1 #$ c6_s3 $end
$var wire 1 $$ c6_s4 $end
$var wire 1 %$ c6_s5 $end
$var wire 1 &$ c6_s6 $end
$var wire 1 '$ c7 $end
$var wire 1 ($ c7_s1 $end
$var wire 1 )$ c7_s2 $end
$var wire 1 *$ c7_s3 $end
$var wire 1 +$ c7_s4 $end
$var wire 1 ,$ c7_s5 $end
$var wire 1 -$ c7_s6 $end
$var wire 1 .$ c7_s7 $end
$var wire 1 6" cin $end
$var wire 1 /$ g0 $end
$var wire 1 0$ g1 $end
$var wire 1 1$ g2 $end
$var wire 1 2$ g3 $end
$var wire 1 3$ g4 $end
$var wire 1 4$ g5 $end
$var wire 1 5$ g6 $end
$var wire 1 6$ g7 $end
$var wire 1 I" g_out $end
$var wire 1 7$ g_s1 $end
$var wire 1 8$ g_s2 $end
$var wire 1 9$ g_s3 $end
$var wire 1 :$ g_s4 $end
$var wire 1 ;$ g_s5 $end
$var wire 1 <$ g_s6 $end
$var wire 1 =$ g_s7 $end
$var wire 1 >$ p0 $end
$var wire 1 ?$ p1 $end
$var wire 1 @$ p2 $end
$var wire 1 A$ p3 $end
$var wire 1 B$ p4 $end
$var wire 1 C$ p5 $end
$var wire 1 D$ p6 $end
$var wire 1 E$ p7 $end
$var wire 1 E" p_out $end
$var wire 8 F$ sum [7:0] $end
$upscope $end
$scope module two $end
$var wire 8 G$ a [7:0] $end
$var wire 8 H$ b [7:0] $end
$var wire 1 I$ c1 $end
$var wire 1 J$ c1_s1 $end
$var wire 1 K$ c2 $end
$var wire 1 L$ c2_s1 $end
$var wire 1 M$ c2_s2 $end
$var wire 1 N$ c3 $end
$var wire 1 O$ c3_s1 $end
$var wire 1 P$ c3_s2 $end
$var wire 1 Q$ c3_s3 $end
$var wire 1 R$ c4 $end
$var wire 1 S$ c4_s1 $end
$var wire 1 T$ c4_s2 $end
$var wire 1 U$ c4_s3 $end
$var wire 1 V$ c4_s4 $end
$var wire 1 W$ c5 $end
$var wire 1 X$ c5_s1 $end
$var wire 1 Y$ c5_s2 $end
$var wire 1 Z$ c5_s3 $end
$var wire 1 [$ c5_s4 $end
$var wire 1 \$ c5_s5 $end
$var wire 1 ]$ c6 $end
$var wire 1 ^$ c6_s1 $end
$var wire 1 _$ c6_s2 $end
$var wire 1 `$ c6_s3 $end
$var wire 1 a$ c6_s4 $end
$var wire 1 b$ c6_s5 $end
$var wire 1 c$ c6_s6 $end
$var wire 1 d$ c7 $end
$var wire 1 e$ c7_s1 $end
$var wire 1 f$ c7_s2 $end
$var wire 1 g$ c7_s3 $end
$var wire 1 h$ c7_s4 $end
$var wire 1 i$ c7_s5 $end
$var wire 1 j$ c7_s6 $end
$var wire 1 k$ c7_s7 $end
$var wire 1 =" cin $end
$var wire 1 l$ g0 $end
$var wire 1 m$ g1 $end
$var wire 1 n$ g2 $end
$var wire 1 o$ g3 $end
$var wire 1 p$ g4 $end
$var wire 1 q$ g5 $end
$var wire 1 r$ g6 $end
$var wire 1 s$ g7 $end
$var wire 1 J" g_out $end
$var wire 1 t$ g_s1 $end
$var wire 1 u$ g_s2 $end
$var wire 1 v$ g_s3 $end
$var wire 1 w$ g_s4 $end
$var wire 1 x$ g_s5 $end
$var wire 1 y$ g_s6 $end
$var wire 1 z$ g_s7 $end
$var wire 1 {$ p0 $end
$var wire 1 |$ p1 $end
$var wire 1 }$ p2 $end
$var wire 1 ~$ p3 $end
$var wire 1 !% p4 $end
$var wire 1 "% p5 $end
$var wire 1 #% p6 $end
$var wire 1 $% p7 $end
$var wire 1 F" p_out $end
$var wire 8 %% sum [7:0] $end
$upscope $end
$upscope $end
$scope module test_and $end
$var wire 32 &% A [31:0] $end
$var wire 32 '% B [31:0] $end
$var wire 32 (% result [31:0] $end
$upscope $end
$scope module test_neg $end
$var wire 32 )% in [31:0] $end
$var wire 32 *% res [31:0] $end
$upscope $end
$scope module test_or $end
$var wire 32 +% A [31:0] $end
$var wire 32 ,% B [31:0] $end
$var wire 32 -% result [31:0] $end
$upscope $end
$scope module test_sll $end
$var wire 32 .% A [31:0] $end
$var wire 5 /% amount [4:0] $end
$var wire 32 0% w5 [31:0] $end
$var wire 32 1% w4m [31:0] $end
$var wire 32 2% w4 [31:0] $end
$var wire 32 3% w3m [31:0] $end
$var wire 32 4% w3 [31:0] $end
$var wire 32 5% w2m [31:0] $end
$var wire 32 6% w2 [31:0] $end
$var wire 32 7% w1m [31:0] $end
$var wire 32 8% w1 [31:0] $end
$var wire 32 9% result [31:0] $end
$scope module ate $end
$var wire 32 :% result [31:0] $end
$var wire 32 ;% A [31:0] $end
$upscope $end
$scope module eight $end
$var wire 32 <% in1 [31:0] $end
$var wire 1 =% select $end
$var wire 32 >% out [31:0] $end
$var wire 32 ?% in0 [31:0] $end
$upscope $end
$scope module fore $end
$var wire 32 @% A [31:0] $end
$var wire 32 A% result [31:0] $end
$upscope $end
$scope module four $end
$var wire 32 B% in0 [31:0] $end
$var wire 32 C% in1 [31:0] $end
$var wire 1 D% select $end
$var wire 32 E% out [31:0] $end
$upscope $end
$scope module one $end
$var wire 1 F% select $end
$var wire 32 G% out [31:0] $end
$var wire 32 H% in1 [31:0] $end
$var wire 32 I% in0 [31:0] $end
$upscope $end
$scope module s_teen $end
$var wire 32 J% A [31:0] $end
$var wire 32 K% result [31:0] $end
$upscope $end
$scope module sixteen $end
$var wire 32 L% in0 [31:0] $end
$var wire 32 M% in1 [31:0] $end
$var wire 1 N% select $end
$var wire 32 O% out [31:0] $end
$upscope $end
$scope module too $end
$var wire 32 P% A [31:0] $end
$var wire 32 Q% result [31:0] $end
$upscope $end
$scope module two $end
$var wire 32 R% in0 [31:0] $end
$var wire 32 S% in1 [31:0] $end
$var wire 1 T% select $end
$var wire 32 U% out [31:0] $end
$upscope $end
$scope module un $end
$var wire 32 V% A [31:0] $end
$var wire 32 W% result [31:0] $end
$upscope $end
$upscope $end
$scope module test_sra $end
$var wire 32 X% A [31:0] $end
$var wire 5 Y% amount [4:0] $end
$var wire 32 Z% w5 [31:0] $end
$var wire 32 [% w4m [31:0] $end
$var wire 32 \% w4 [31:0] $end
$var wire 32 ]% w3m [31:0] $end
$var wire 32 ^% w3 [31:0] $end
$var wire 32 _% w2m [31:0] $end
$var wire 32 `% w2 [31:0] $end
$var wire 32 a% w1m [31:0] $end
$var wire 32 b% w1 [31:0] $end
$var wire 32 c% result [31:0] $end
$scope module ate $end
$var wire 32 d% result [31:0] $end
$var wire 32 e% A [31:0] $end
$upscope $end
$scope module eight $end
$var wire 32 f% in1 [31:0] $end
$var wire 1 g% select $end
$var wire 32 h% out [31:0] $end
$var wire 32 i% in0 [31:0] $end
$upscope $end
$scope module fore $end
$var wire 32 j% A [31:0] $end
$var wire 32 k% result [31:0] $end
$upscope $end
$scope module four $end
$var wire 32 l% in0 [31:0] $end
$var wire 32 m% in1 [31:0] $end
$var wire 1 n% select $end
$var wire 32 o% out [31:0] $end
$upscope $end
$scope module one $end
$var wire 1 p% select $end
$var wire 32 q% out [31:0] $end
$var wire 32 r% in1 [31:0] $end
$var wire 32 s% in0 [31:0] $end
$upscope $end
$scope module s_teen $end
$var wire 32 t% A [31:0] $end
$var wire 32 u% result [31:0] $end
$upscope $end
$scope module sixteen $end
$var wire 32 v% in0 [31:0] $end
$var wire 32 w% in1 [31:0] $end
$var wire 1 x% select $end
$var wire 32 y% out [31:0] $end
$upscope $end
$scope module too $end
$var wire 32 z% A [31:0] $end
$var wire 32 {% result [31:0] $end
$upscope $end
$scope module two $end
$var wire 32 |% in0 [31:0] $end
$var wire 32 }% in1 [31:0] $end
$var wire 1 ~% select $end
$var wire 32 !& out [31:0] $end
$upscope $end
$scope module un $end
$var wire 32 "& A [31:0] $end
$var wire 32 #& result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #&
b0 "&
b0 !&
0~%
b0 }%
b0 |%
b0 {%
b0 z%
b0 y%
0x%
b0 w%
b0 v%
b0 u%
b0 t%
b0 s%
b0 r%
b0 q%
0p%
b0 o%
0n%
b0 m%
b0 l%
b0 k%
b0 j%
b0 i%
b0 h%
0g%
b0 f%
b0 e%
b0 d%
b0 c%
b0 b%
b0 a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
b0 [%
b0 Z%
b0 Y%
b0 X%
b0 W%
b0 V%
b0 U%
0T%
b0 S%
b0 R%
b0 Q%
b0 P%
b0 O%
0N%
b0 M%
b0 L%
b0 K%
b0 J%
b0 I%
b0 H%
b0 G%
0F%
b0 E%
0D%
b0 C%
b0 B%
b0 A%
b0 @%
b0 ?%
b0 >%
0=%
b0 <%
b0 ;%
b0 :%
b0 9%
b0 8%
b0 7%
b0 6%
b0 5%
b0 4%
b0 3%
b0 2%
b0 1%
b0 0%
b0 /%
b0 .%
b0 -%
b0 ,%
b0 +%
b11111111111111111111111111111111 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
b0 H$
b0 G$
b0 F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
b0 i#
b0 h#
b0 g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
b0 ,#
b0 +#
b0 *#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
b0 M"
b0 L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
b0 C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
b0 5"
b0 4"
b0 3"
02"
b0 1"
b0 0"
b0 /"
0."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
0("
b0 '"
b0 &"
b0 %"
0$"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
0x
b0 w
b0 v
b0 u
b0 t
b0 s
0r
b0 q
b0 p
b0 o
0n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
1X
0W
0V
b0 U
1T
b0 S
1R
b0 Q
0P
0O
0N
0M
0L
b0 K
1J
0I
0H
0G
b0 F
b0 E
b0 D
b11111111111111111111111111111111 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
19
18
07
b0 6
bx 5
b0 4
b0 3
bx 2
bx 1
b11000010110110001101100 0
b110000101101100011011000101111101100101011110000111000000101110011000110111001101110110 /
b11000010110110001101100010111110110010001101001011001100110011000101110011000110111001101110110 .
b110000101101100011011000101111101100001011000110111010001110101011000010110110000101110011000110111001101110110 -
b0 ,
b0 +
0*
0)
0(
b0 '
b0 &
b0 %
0$
0#
0"
b0 !
$end
