Netlist file: wide_inv_reg.net   Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
top^rst		5	6	4	#0
top^FF_NODE~7	4	5	0	#1
top^FF_NODE~9	5	4	0	#2
top^FF_NODE~8	1	4	0	#3
top^FF_NODE~18	2	5	0	#4
top^FF_NODE~33	5	5	0	#5
top^FF_NODE~30	4	1	0	#6
top^FF_NODE~34	1	5	0	#7
top^FF_NODE~26	1	2	0	#8
top^d_in~28	6	4	4	#9
top^d_in~12	4	6	0	#10
top^d_in~27	6	4	3	#11
top^d_in~26	6	4	0	#12
top^d_in~11	4	0	4	#13
top^d_in~25	0	4	1	#14
top^d_in~4	1	6	3	#15
top^d_in~24	0	4	3	#16
top^d_in~10	4	0	5	#17
top^d_in~23	0	4	4	#18
top^d_in~0	0	2	5	#19
top^d_in~22	2	6	4	#20
top^d_in~9	1	6	1	#21
top^d_in~21	2	6	3	#22
top^d_in~3	0	2	6	#23
top^d_in~20	2	6	1	#24
top^d_in~8	5	6	5	#25
top^d_in~19	2	6	2	#26
top^d_in~18	5	6	7	#27
top^d_in~7	1	6	0	#28
top^d_in~17	5	6	3	#29
top^d_in~2	0	2	2	#30
top^d_in~16	5	6	0	#31
top^d_in~6	1	6	5	#32
top^d_in~15	4	0	7	#33
top^d_in~1	0	2	0	#34
top^d_in~14	6	4	5	#35
top^d_in~31	4	6	1	#36
top^d_in~13	0	4	5	#37
top^d_in~30	4	6	7	#38
top^d_in~29	4	6	6	#39
top^d_in~5	4	0	6	#40
out:top^d_out~28	6	4	2	#41
out:top^d_out~27	6	4	6	#42
out:top^d_out~26	6	5	3	#43
out:top^d_out~25	0	4	0	#44
out:top^d_out~24	0	3	6	#45
out:top^d_out~23	0	5	7	#46
out:top^d_out~22	2	6	5	#47
out:top^d_out~21	2	6	0	#48
out:top^d_out~20	2	6	6	#49
out:top^d_out~19	2	6	7	#50
out:top^d_out~18	5	6	1	#51
out:top^d_out~17	5	6	6	#52
out:top^d_out~16	4	6	3	#53
out:top^d_out~15	4	0	2	#54
out:top^d_out~14	6	5	7	#55
out:top^d_out~13	0	4	6	#56
out:top^d_out~12	4	6	2	#57
out:top^d_out~11	4	0	3	#58
out:top^d_out~10	4	0	0	#59
out:top^d_out~9	1	6	7	#60
out:top^d_out~8	5	6	2	#61
out:top^d_out~7	1	6	2	#62
out:top^d_out~6	1	6	4	#63
out:top^d_out~5	4	0	1	#64
out:top^d_out~4	1	6	6	#65
out:top^d_out~3	0	3	5	#66
out:top^d_out~2	0	1	6	#67
out:top^d_out~31	4	6	4	#68
out:top^d_out~30	4	6	5	#69
out:top^d_out~29	6	5	1	#70
out:top^d_out~1	0	1	7	#71
out:top^d_out~0	0	2	4	#72
top^clock	0	2	7	#73
