library IEEE;
use IEEE.std_logic_1164.ALL;

package array_inout_type is
type current_cards_mem is array(0 to 12) of std_logic_vector(4 downto 0);
end package aray_inout_type;

library IEEE;
use IEEE.std_logic_1164.ALL;
use ieee.numeric_std.all;

use VHDL.array_inout_type.all;

entity register_mem is
   port(clk           : in  std_logic;
        reset         : in  std_logic;
        shuffle       : in  std_logic;
        drawn_index   : in  std_logic_vector(3 downto 0);
        current_cards : out current_cards_mem);
end register_mem;
