{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 20:52:28 2022 " "Info: Processing started: Thu May 26 20:52:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_design.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file final_design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_design " "Info: Found entity 1: final_design" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/reg8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/reg8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/alu_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/alu_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_bus " "Info: Found entity 1: alu_bus" {  } { { "BUSed/alu_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/alu_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/reg8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/reg8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_bus " "Info: Found entity 1: reg8_bus" {  } { { "BUSed/reg8_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/reg8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/uPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/uPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Info: Found entity 1: uPC" {  } { { "333/uPC.bdf" "" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/my_start.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/my_start.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_start " "Info: Found entity 1: my_start" {  } { { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8 " "Info: Found entity 1: 3-8" {  } { { "333/3-8.bdf" "" { Schematic "E:/计组课设/final_design/333/3-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/2-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/2-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "333/2-4.bdf" "" { Schematic "E:/计组课设/final_design/333/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/counter_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/counter_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus " "Info: Found entity 1: counter_bus" {  } { { "BUSed/counter_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/counter_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_1_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_1_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate " "Info: Found entity 1: 3_state_1_gate" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_1_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_1_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_1_gate_bus " "Info: Found entity 1: 3_state_1_gate_bus" {  } { { "BUSed/3_state_1_gate_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/3_state_1_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/3_state_2_gate.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/3_state_2_gate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate " "Info: Found entity 1: 3_state_2_gate" {  } { { "333/3_state_2_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_2_gate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3_state_2_gate_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3_state_2_gate_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_state_2_gate_bus " "Info: Found entity 1: 3_state_2_gate_bus" {  } { { "BUSed/3_state_2_gate_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/3_state_2_gate_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "333/selector2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 333/selector2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2 " "Info: Found entity 1: selector2" {  } { { "333/selector2.bdf" "" { Schematic "E:/计组课设/final_design/333/selector2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector2_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector2_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector2_bus " "Info: Found entity 1: selector2_bus" {  } { { "BUSed/selector2_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/selector2_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector4_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector4_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector4_bus " "Info: Found entity 1: selector4_bus" {  } { { "BUSed/selector4_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/selector4_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/selector_halfa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/selector_halfa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector_halfa " "Info: Found entity 1: selector_halfa" {  } { { "BUSed/selector_halfa.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/selector_halfa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUSed/3-8_bus.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BUSed/3-8_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3-8_bus " "Info: Found entity 1: 3-8_bus" {  } { { "BUSed/3-8_bus.bdf" "" { Schematic "E:/计组课设/final_design/BUSed/3-8_bus.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_design " "Info: Elaborating entity \"final_design\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:SIG " "Info: Elaborating entity \"reg8\" for hierarchy \"reg8:SIG\"" {  } { { "final_design.bdf" "SIG" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -992 1552 1648 -768 "SIG" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_start my_start:inst " "Info: Elaborating entity \"my_start\" for hierarchy \"my_start:inst\"" {  } { { "final_design.bdf" "inst" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1968 1328 1448 -1840 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_bus alu_bus:inst8 " "Info: Elaborating entity \"alu_bus\" for hierarchy \"alu_bus:inst8\"" {  } { { "final_design.bdf" "inst8" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -992 1336 1496 -864 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu_bus:inst8\|alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"alu_bus:inst8\|alu:inst\"" {  } { { "BUSed/alu_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/alu_bus.bdf" { { 304 736 872 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 alu_bus:inst8\|alu:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"alu_bus:inst8\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "inst" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_bus:inst8\|alu:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"alu_bus:inst8\|alu:inst\|74181:inst\"" {  } { { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { -280 344 464 -24 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 alu_bus:inst8\|alu:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"alu_bus:inst8\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "inst2" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_bus:inst8\|alu:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"alu_bus:inst8\|alu:inst\|74182:inst2\"" {  } { { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { -48 656 760 128 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate_bus 3_state_1_gate_bus:inst31 " "Info: Elaborating entity \"3_state_1_gate_bus\" for hierarchy \"3_state_1_gate_bus:inst31\"" {  } { { "final_design.bdf" "inst31" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1744 512 640 -1648 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_1_gate 3_state_1_gate_bus:inst31\|3_state_1_gate:inst " "Info: Elaborating entity \"3_state_1_gate\" for hierarchy \"3_state_1_gate_bus:inst31\|3_state_1_gate:inst\"" {  } { { "BUSed/3_state_1_gate_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/3_state_1_gate_bus.bdf" { { 328 776 872 520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 2-4:selA " "Info: Elaborating entity \"2-4\" for hierarchy \"2-4:selA\"" {  } { { "final_design.bdf" "selA" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -744 848 944 -616 "selA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_bus reg8_bus:PC " "Info: Elaborating entity \"reg8_bus\" for hierarchy \"reg8_bus:PC\"" {  } { { "final_design.bdf" "PC" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1728 336 464 -1632 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8_bus 3-8_bus:inst72 " "Info: Elaborating entity \"3-8_bus\" for hierarchy \"3-8_bus:inst72\"" {  } { { "final_design.bdf" "inst72" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1976 376 472 -1880 "inst72" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3-8 3-8_bus:inst72\|3-8:inst " "Info: Elaborating entity \"3-8\" for hierarchy \"3-8_bus:inst72\|3-8:inst\"" {  } { { "BUSed/3-8_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/3-8_bus.bdf" { { 200 560 656 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 3-8_bus:inst72\|3-8:inst\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"3-8_bus:inst72\|3-8:inst\|74138:inst\"" {  } { { "333/3-8.bdf" "inst" { Schematic "E:/计组课设/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "3-8_bus:inst72\|3-8:inst\|74138:inst " "Info: Elaborated megafunction instantiation \"3-8_bus:inst72\|3-8:inst\|74138:inst\"" {  } { { "333/3-8.bdf" "" { Schematic "E:/计组课设/final_design/333/3-8.bdf" { { 296 560 680 456 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector4_bus selector4_bus:inst3 " "Info: Elaborating entity \"selector4_bus\" for hierarchy \"selector4_bus:inst3\"" {  } { { "final_design.bdf" "inst3" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1072 632 760 -880 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2_bus selector4_bus:inst3\|selector2_bus:inst2 " "Info: Elaborating entity \"selector2_bus\" for hierarchy \"selector4_bus:inst3\|selector2_bus:inst2\"" {  } { { "BUSed/selector4_bus.bdf" "inst2" { Schematic "E:/计组课设/final_design/BUSed/selector4_bus.bdf" { { 256 1304 1432 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector2 selector4_bus:inst3\|selector2_bus:inst2\|selector2:inst " "Info: Elaborating entity \"selector2\" for hierarchy \"selector4_bus:inst3\|selector2_bus:inst2\|selector2:inst\"" {  } { { "BUSed/selector2_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/selector2_bus.bdf" { { 384 776 872 736 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate_bus 3_state_2_gate_bus:inst29 " "Info: Elaborating entity \"3_state_2_gate_bus\" for hierarchy \"3_state_2_gate_bus:inst29\"" {  } { { "final_design.bdf" "inst29" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1296 512 664 -1200 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_state_2_gate 3_state_2_gate_bus:inst29\|3_state_2_gate:inst " "Info: Elaborating entity \"3_state_2_gate\" for hierarchy \"3_state_2_gate_bus:inst29\|3_state_2_gate:inst\"" {  } { { "BUSed/3_state_2_gate_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/3_state_2_gate_bus.bdf" { { 376 704 840 696 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_bus counter_bus:uPC " "Info: Elaborating entity \"counter_bus\" for hierarchy \"counter_bus:uPC\"" {  } { { "final_design.bdf" "uPC" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -536 968 1096 -408 "uPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC counter_bus:uPC\|uPC:inst " "Info: Elaborating entity \"uPC\" for hierarchy \"counter_bus:uPC\|uPC:inst\"" {  } { { "BUSed/counter_bus.bdf" "inst" { Schematic "E:/计组课设/final_design/BUSed/counter_bus.bdf" { { 384 808 920 608 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "inst" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "333/uPC.bdf" "" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub counter_bus:uPC\|uPC:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "333/uPC.bdf" "" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { { 112 568 688 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "inst1" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_bus:uPC\|uPC:inst\|74161:inst1 " "Info: Elaborated megafunction instantiation \"counter_bus:uPC\|uPC:inst\|74161:inst1\"" {  } { { "333/uPC.bdf" "" { Schematic "E:/计组课设/final_design/333/uPC.bdf" { { 368 568 688 552 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector_halfa selector_halfa:inst46 " "Info: Elaborating entity \"selector_halfa\" for hierarchy \"selector_halfa:inst46\"" {  } { { "final_design.bdf" "inst46" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -536 736 864 -408 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "38 " "Info: Ignored 38 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|inst6\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|inst6\" into a selector" {  } { { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 424 640 704 472 "inst6" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|19\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|14\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|9\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|24\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|24\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 192 408 472 232 "24" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|19\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|14\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|9\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|inst6\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|inst6\" into a selector" {  } { { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 424 640 704 472 "inst6" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|19\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|14\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|9\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst3\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|24\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|24\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 192 408 472 232 "24" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|19\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|19\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 472 408 472 512 "19" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|14\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|14\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 408 472 752 "14" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|9\" " "Warning: Converted tri-state node feeding \"alu_bus:inst8\|alu:inst\|74181:inst\|9\" into a selector" {  } { { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 944 408 472 984 "9" "" } } } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst16 reg8_bus:MDR\|reg8:inst1\|inst8 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst16\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst8\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 1080 600 648 1112 "inst16" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst15 reg8_bus:MDR\|reg8:inst1\|inst7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst15\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst7\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 936 600 648 968 "inst15" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst14 reg8_bus:MDR\|reg8:inst1\|inst5 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst14\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst5\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 760 600 648 792 "inst14" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst13 reg8_bus:MDR\|reg8:inst1\|inst4 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst13\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst4\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 608 600 648 640 "inst13" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst12 reg8_bus:MDR\|reg8:inst1\|inst3 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst12\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst3\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 456 600 648 488 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst11 reg8_bus:MDR\|reg8:inst1\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst11\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 288 600 648 320 "inst11" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst10 reg8_bus:MDR\|reg8:inst1\|inst6 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst10\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst6\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 120 600 648 152 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst17 reg8_bus:MDR\|reg8:inst1\|inst9 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"3_state_1_gate_bus:inst94\|3_state_1_gate:inst\|inst17\" to the node \"reg8_bus:MDR\|reg8:inst1\|inst9\" into a wire" {  } { { "333/3_state_1_gate.bdf" "" { Schematic "E:/计组课设/final_design/333/3_state_1_gate.bdf" { { 1240 600 648 1272 "inst17" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "uRD GND " "Warning (13410): Pin \"uRD\" is stuck at GND" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -2040 1088 1264 -2024 "uRD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Info: Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Info: Implemented 188 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 20:52:42 2022 " "Info: Processing ended: Thu May 26 20:52:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 20:52:43 2022 " "Info: Processing started: Thu May 26 20:52:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_design EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"final_design\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_start:inst\|inst3  " "Info: Automatically promoted node my_start:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst87 " "Info: Destination node inst87" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst26 " "Info: Destination node inst26" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1704 224 288 -1656 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17~24 " "Info: Destination node inst17~24" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1048 224 288 -1000 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17~24 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst14 " "Info: Destination node inst14" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1272 224 288 -1224 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1592 224 288 -1544 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1984 1072 1248 -1968 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_start:inst|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1704 224 288 -1656 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1592 224 288 -1544 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1272 224 288 -1224 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1048 224 288 -1000 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -856 224 288 -808 "inst20" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Info: Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -760 224 288 -712 "inst25" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.540 ns register register " "Info: Estimated most critical path is register to register delay of 9.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LAB_X30_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y6; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 0.972 ns 3_state_1_gate_bus:A~3512 2 COMB LAB_X29_Y6 1 " "Info: 2: + IC(0.794 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LAB_X29_Y6; Fanout = 1; COMB Node = '3_state_1_gate_bus:A~3512'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:A~3512 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1088 848 976 -992 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.648 ns 3_state_1_gate_bus:A~3513 3 COMB LAB_X29_Y6 1 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.648 ns; Loc. = LAB_X29_Y6; Fanout = 1; COMB Node = '3_state_1_gate_bus:A~3513'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { 3_state_1_gate_bus:A~3512 3_state_1_gate_bus:A~3513 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1088 848 976 -992 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.322 ns) 3.201 ns 3_state_1_gate_bus:A~3514 4 COMB LAB_X31_Y5 2 " "Info: 4: + IC(1.231 ns) + CELL(0.322 ns) = 3.201 ns; Loc. = LAB_X31_Y5; Fanout = 2; COMB Node = '3_state_1_gate_bus:A~3514'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { 3_state_1_gate_bus:A~3513 3_state_1_gate_bus:A~3514 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1088 848 976 -992 "A" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 4.110 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LAB_X30_Y5 3 " "Info: 5: + IC(0.388 ns) + CELL(0.521 ns) = 4.110 ns; Loc. = LAB_X30_Y5; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { 3_state_1_gate_bus:A~3514 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 4.786 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LAB_X30_Y5 1 " "Info: 6: + IC(0.354 ns) + CELL(0.322 ns) = 4.786 ns; Loc. = LAB_X30_Y5; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 5.462 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LAB_X30_Y5 3 " "Info: 7: + IC(0.354 ns) + CELL(0.322 ns) = 5.462 ns; Loc. = LAB_X30_Y5; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 6.138 ns alu_bus:inst8\|alu:inst\|74181:inst3\|69~3 8 COMB LAB_X30_Y5 3 " "Info: 8: + IC(0.354 ns) + CELL(0.322 ns) = 6.138 ns; Loc. = LAB_X30_Y5; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst3|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.322 ns) 7.048 ns alu_bus:inst8\|alu:inst\|74181:inst3\|81 9 COMB LAB_X29_Y5 9 " "Info: 9: + IC(0.588 ns) + CELL(0.322 ns) = 7.048 ns; Loc. = LAB_X29_Y5; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { alu_bus:inst8|alu:inst|74181:inst3|69~3 alu_bus:inst8|alu:inst|74181:inst3|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.278 ns) 8.269 ns alu_bus:inst8\|alu:inst\|inst14~109 10 COMB LAB_X30_Y7 1 " "Info: 10: + IC(0.943 ns) + CELL(0.278 ns) = 8.269 ns; Loc. = LAB_X30_Y7; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { alu_bus:inst8|alu:inst|74181:inst3|81 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.455 ns) 9.444 ns alu_bus:inst8\|alu:inst\|inst14 11 COMB LAB_X30_Y5 1 " "Info: 11: + IC(0.720 ns) + CELL(0.455 ns) = 9.444 ns; Loc. = LAB_X30_Y5; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.540 ns reg8:SIG\|inst9 12 REG LAB_X30_Y5 2 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 9.540 ns; Loc. = LAB_X30_Y5; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.316 ns ( 34.76 % ) " "Info: Total cell delay = 3.316 ns ( 34.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.224 ns ( 65.24 % ) " "Info: Total interconnect delay = 6.224 ns ( 65.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.540 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:A~3512 3_state_1_gate_bus:A~3513 3_state_1_gate_bus:A~3514 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst3|69~3 alu_bus:inst8|alu:inst|74181:inst3|81 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_0 0 " "Info: Pin \"AdRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_1 0 " "Info: Pin \"AdRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_2 0 " "Info: Pin \"AdRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_3 0 " "Info: Pin \"AdRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_4 0 " "Info: Pin \"AdRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_5 0 " "Info: Pin \"AdRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_6 0 " "Info: Pin \"AdRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdRAM_7 0 " "Info: Pin \"AdRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_0 0 " "Info: Pin \"DtRAM_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_1 0 " "Info: Pin \"DtRAM_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_2 0 " "Info: Pin \"DtRAM_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_3 0 " "Info: Pin \"DtRAM_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_4 0 " "Info: Pin \"DtRAM_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_5 0 " "Info: Pin \"DtRAM_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_6 0 " "Info: Pin \"DtRAM_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DtRAM_7 0 " "Info: Pin \"DtRAM_7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_zero 0 " "Info: Pin \"Z_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_extra 0 " "Info: Pin \"C_extra\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N_negative 0 " "Info: Pin \"N_negative\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V_overflow 0 " "Info: Pin \"V_overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM0 0 " "Info: Pin \"AdROM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM1 0 " "Info: Pin \"AdROM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM2 0 " "Info: Pin \"AdROM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM3 0 " "Info: Pin \"AdROM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM4 0 " "Info: Pin \"AdROM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM5 0 " "Info: Pin \"AdROM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM6 0 " "Info: Pin \"AdROM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AdROM7 0 " "Info: Pin \"AdROM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_WRITE_SIG 0 " "Info: Pin \"RAM_WRITE_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM_READ_SIG 0 " "Info: Pin \"RAM_READ_SIG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST0 0 " "Info: Pin \"TEST0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST1 0 " "Info: Pin \"TEST1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST2 0 " "Info: Pin \"TEST2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST3 0 " "Info: Pin \"TEST3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST4 0 " "Info: Pin \"TEST4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST5 0 " "Info: Pin \"TEST5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST6 0 " "Info: Pin \"TEST6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST7 0 " "Info: Pin \"TEST7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XINHAO 0 " "Info: Pin \"XINHAO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "XINHAO27 0 " "Info: Pin \"XINHAO27\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "uRD GND " "Info: Pin uRD has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -2040 1088 1264 -2024 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR4_RAM_WRITE " "Info: Following pins have the same output enable: uIR4_RAM_WRITE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_0 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_0" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1312 728 904 -1296 "DtRAM_0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_1 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_1" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1296 728 904 -1280 "DtRAM_1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_2 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_2" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1280 728 904 -1264 "DtRAM_2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_3 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_3" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1264 728 904 -1248 "DtRAM_3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_4 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_4" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1248 728 904 -1232 "DtRAM_4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_5 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_5" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1232 728 904 -1216 "DtRAM_5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_6 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_6" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1216 728 904 -1200 "DtRAM_6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DtRAM_7 3.3-V LVTTL " "Info: Type bi-directional pin DtRAM_7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { DtRAM_7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DtRAM_7" } } } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1200 728 904 -1184 "DtRAM_7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DtRAM_7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 20:52:48 2022 " "Info: Processing ended: Thu May 26 20:52:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 20:52:51 2022 " "Info: Processing started: Thu May 26 20:52:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final_design -c final_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 20:52:55 2022 " "Info: Processing ended: Thu May 26 20:52:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 20:52:56 2022 " "Info: Processing started: Thu May 26 20:52:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_design -c final_design --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CONTINUOUS_PULSE " "Info: Assuming node \"CONTINUOUS_PULSE\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CONTINUOUS_PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_3_HALT " "Info: Assuming node \"uIR_3_HALT\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_3_HALT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START_CP " "Info: Assuming node \"START_CP\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_9 " "Info: Assuming node \"uIR_9\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1920 472 640 -1904 "uIR_9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_11 " "Info: Assuming node \"uIR_11\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1952 472 640 -1936 "uIR_11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_10 " "Info: Assuming node \"uIR_10\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1936 472 640 -1920 "uIR_10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR_6_expR " "Info: Assuming node \"uIR_6_expR\" is an undefined clock" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR_6_expR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1592 224 288 -1544 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -856 224 288 -808 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17~24 " "Info: Detected gated clock \"inst17~24\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1048 224 288 -1000 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1048 224 288 -1000 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -760 224 288 -712 "inst25" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst87 " "Info: Detected gated clock \"inst87\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1704 224 288 -1656 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reg8_bus:I_R\|reg8:inst1\|inst6 " "Info: Detected ripple clock \"reg8_bus:I_R\|reg8:inst1\|inst6\" as buffer" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg8_bus:I_R\|reg8:inst1\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1272 224 288 -1224 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reg8_bus:I_R\|reg8:inst1\|inst " "Info: Detected ripple clock \"reg8_bus:I_R\|reg8:inst1\|inst\" as buffer" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg8_bus:I_R\|reg8:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "my_start:inst\|inst " "Info: Detected ripple clock \"my_start:inst\|inst\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "my_start:inst\|inst3 " "Info: Detected gated clock \"my_start:inst\|inst3\" as buffer" {  } { { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_start:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CONTINUOUS_PULSE register reg8_bus:R1\|reg8:inst1\|inst6 register reg8:SIG\|inst9 67.38 MHz 14.841 ns Internal " "Info: Clock \"CONTINUOUS_PULSE\" has Internal fmax of 67.38 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8:SIG\|inst9\" (period= 14.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.184 ns + Longest register register " "Info: + Longest register to register delay is 8.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.545 ns) 7.038 ns alu_bus:inst8\|alu:inst\|inst14~109 9 COMB LCCOMB_X30_Y7_N0 1 " "Info: 9: + IC(1.196 ns) + CELL(0.545 ns) = 7.038 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.177 ns) 8.088 ns alu_bus:inst8\|alu:inst\|inst14 10 COMB LCCOMB_X30_Y5_N8 1 " "Info: 10: + IC(0.873 ns) + CELL(0.177 ns) = 8.088 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.184 ns reg8:SIG\|inst9 11 REG LCFF_X30_Y5_N9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 8.184 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.889 ns ( 35.30 % ) " "Info: Total cell delay = 2.889 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 64.70 % ) " "Info: Total interconnect delay = 5.295 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.418 ns - Smallest " "Info: - Smallest clock skew is -6.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 4.384 ns + Shortest register " "Info: + Shortest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 4.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.178 ns) 2.320 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.066 ns) + CELL(0.178 ns) = 2.320 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 2.941 ns inst87 3 COMB LCCOMB_X31_Y6_N22 4 " "Info: 3: + IC(0.302 ns) + CELL(0.319 ns) = 2.941 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { my_start:inst|inst3 inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 4.384 ns reg8:SIG\|inst9 4 REG LCFF_X30_Y5_N9 2 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 4.384 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 49.61 % ) " "Info: Total cell delay = 2.175 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.209 ns ( 50.39 % ) " "Info: Total interconnect delay = 2.209 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.384 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.384 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.066ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.178ns 0.319ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE source 10.802 ns - Longest register " "Info: - Longest clock path from clock \"CONTINUOUS_PULSE\" to source register is 10.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.178 ns) 2.320 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.066 ns) + CELL(0.178 ns) = 2.320 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 3.666 ns inst26 3 COMB LCCOMB_X29_Y6_N12 8 " "Info: 3: + IC(0.830 ns) + CELL(0.516 ns) = 3.666 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 5.382 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X29_Y5_N19 19 " "Info: 4: + IC(0.837 ns) + CELL(0.879 ns) = 5.382 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 7.127 ns inst18 5 COMB LCCOMB_X29_Y6_N30 1 " "Info: 5: + IC(1.296 ns) + CELL(0.449 ns) = 7.127 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 9.357 ns inst18~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.230 ns) + CELL(0.000 ns) = 9.357 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 10.802 ns reg8_bus:R1\|reg8:inst1\|inst6 7 REG LCFF_X30_Y6_N3 2 " "Info: 7: + IC(0.843 ns) + CELL(0.602 ns) = 10.802 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 34.25 % ) " "Info: Total cell delay = 3.700 ns ( 34.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.102 ns ( 65.75 % ) " "Info: Total interconnect delay = 7.102 ns ( 65.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.802 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.802 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.384 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.384 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.066ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.178ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.802 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.802 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.384 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.384 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.066ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.178ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.802 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.802 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_3_HALT register reg8_bus:R1\|reg8:inst1\|inst6 register reg8:SIG\|inst9 67.38 MHz 14.841 ns Internal " "Info: Clock \"uIR_3_HALT\" has Internal fmax of 67.38 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8:SIG\|inst9\" (period= 14.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.184 ns + Longest register register " "Info: + Longest register to register delay is 8.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.545 ns) 7.038 ns alu_bus:inst8\|alu:inst\|inst14~109 9 COMB LCCOMB_X30_Y7_N0 1 " "Info: 9: + IC(1.196 ns) + CELL(0.545 ns) = 7.038 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.177 ns) 8.088 ns alu_bus:inst8\|alu:inst\|inst14 10 COMB LCCOMB_X30_Y5_N8 1 " "Info: 10: + IC(0.873 ns) + CELL(0.177 ns) = 8.088 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.184 ns reg8:SIG\|inst9 11 REG LCFF_X30_Y5_N9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 8.184 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.889 ns ( 35.30 % ) " "Info: Total cell delay = 2.889 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 64.70 % ) " "Info: Total interconnect delay = 5.295 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.418 ns - Smallest " "Info: - Smallest clock skew is -6.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT destination 4.754 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_3_HALT\" to destination register is 4.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.278 ns) 2.690 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.519 ns) + CELL(0.278 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 3.311 ns inst87 3 COMB LCCOMB_X31_Y6_N22 4 " "Info: 3: + IC(0.302 ns) + CELL(0.319 ns) = 3.311 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { my_start:inst|inst3 inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 4.754 ns reg8:SIG\|inst9 4 REG LCFF_X30_Y5_N9 2 " "Info: 4: + IC(0.841 ns) + CELL(0.602 ns) = 4.754 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 44.01 % ) " "Info: Total cell delay = 2.092 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 55.99 % ) " "Info: Total interconnect delay = 2.662 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { uIR_3_HALT my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.519ns 0.302ns 0.841ns } { 0.000ns 0.893ns 0.278ns 0.319ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT source 11.172 ns - Longest register " "Info: - Longest clock path from clock \"uIR_3_HALT\" to source register is 11.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.278 ns) 2.690 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.519 ns) + CELL(0.278 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 4.036 ns inst26 3 COMB LCCOMB_X29_Y6_N12 8 " "Info: 3: + IC(0.830 ns) + CELL(0.516 ns) = 4.036 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 5.752 ns reg8_bus:I_R\|reg8:inst1\|inst 4 REG LCFF_X29_Y5_N19 19 " "Info: 4: + IC(0.837 ns) + CELL(0.879 ns) = 5.752 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 7.497 ns inst18 5 COMB LCCOMB_X29_Y6_N30 1 " "Info: 5: + IC(1.296 ns) + CELL(0.449 ns) = 7.497 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 9.727 ns inst18~clkctrl 6 COMB CLKCTRL_G3 8 " "Info: 6: + IC(2.230 ns) + CELL(0.000 ns) = 9.727 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 11.172 ns reg8_bus:R1\|reg8:inst1\|inst6 7 REG LCFF_X30_Y6_N3 2 " "Info: 7: + IC(0.843 ns) + CELL(0.602 ns) = 11.172 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.617 ns ( 32.38 % ) " "Info: Total cell delay = 3.617 ns ( 32.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.555 ns ( 67.62 % ) " "Info: Total interconnect delay = 7.555 ns ( 67.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.172 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.172 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { uIR_3_HALT my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.519ns 0.302ns 0.841ns } { 0.000ns 0.893ns 0.278ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.172 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.172 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.754 ns" { uIR_3_HALT my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.754 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.519ns 0.302ns 0.841ns } { 0.000ns 0.893ns 0.278ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.172 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.172 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START_CP register reg8_bus:R1\|reg8:inst1\|inst6 register reg8:SIG\|inst9 67.38 MHz 14.841 ns Internal " "Info: Clock \"START_CP\" has Internal fmax of 67.38 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8:SIG\|inst9\" (period= 14.841 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.184 ns + Longest register register " "Info: + Longest register to register delay is 8.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.545 ns) 7.038 ns alu_bus:inst8\|alu:inst\|inst14~109 9 COMB LCCOMB_X30_Y7_N0 1 " "Info: 9: + IC(1.196 ns) + CELL(0.545 ns) = 7.038 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.177 ns) 8.088 ns alu_bus:inst8\|alu:inst\|inst14 10 COMB LCCOMB_X30_Y5_N8 1 " "Info: 10: + IC(0.873 ns) + CELL(0.177 ns) = 8.088 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.184 ns reg8:SIG\|inst9 11 REG LCFF_X30_Y5_N9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 8.184 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.889 ns ( 35.30 % ) " "Info: Total cell delay = 2.889 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 64.70 % ) " "Info: Total interconnect delay = 5.295 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.418 ns - Smallest " "Info: - Smallest clock skew is -6.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 5.950 ns + Shortest register " "Info: + Shortest clock path from clock \"START_CP\" to destination register is 5.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.319 ns) 4.507 ns inst87 4 COMB LCCOMB_X31_Y6_N22 4 " "Info: 4: + IC(0.302 ns) + CELL(0.319 ns) = 4.507 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { my_start:inst|inst3 inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 5.950 ns reg8:SIG\|inst9 5 REG LCFF_X30_Y5_N9 2 " "Info: 5: + IC(0.841 ns) + CELL(0.602 ns) = 5.950 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 57.09 % ) " "Info: Total cell delay = 3.397 ns ( 57.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 42.91 % ) " "Info: Total interconnect delay = 2.553 ns ( 42.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.319ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 12.368 ns - Longest register " "Info: - Longest clock path from clock \"START_CP\" to source register is 12.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 5.232 ns inst26 4 COMB LCCOMB_X29_Y6_N12 8 " "Info: 4: + IC(0.830 ns) + CELL(0.516 ns) = 5.232 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 6.948 ns reg8_bus:I_R\|reg8:inst1\|inst 5 REG LCFF_X29_Y5_N19 19 " "Info: 5: + IC(0.837 ns) + CELL(0.879 ns) = 6.948 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 8.693 ns inst18 6 COMB LCCOMB_X29_Y6_N30 1 " "Info: 6: + IC(1.296 ns) + CELL(0.449 ns) = 8.693 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 10.923 ns inst18~clkctrl 7 COMB CLKCTRL_G3 8 " "Info: 7: + IC(2.230 ns) + CELL(0.000 ns) = 10.923 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 12.368 ns reg8_bus:R1\|reg8:inst1\|inst6 8 REG LCFF_X30_Y6_N3 2 " "Info: 8: + IC(0.843 ns) + CELL(0.602 ns) = 12.368 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.922 ns ( 39.80 % ) " "Info: Total cell delay = 4.922 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.446 ns ( 60.20 % ) " "Info: Total interconnect delay = 7.446 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.368 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.368 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.368 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.368 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.184 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 1.196ns 0.873ns 0.000ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.545ns 0.177ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.302ns 0.841ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.319ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.368 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.368 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_9 register reg8_bus:R1\|reg8:inst1\|inst6 register reg8_bus:I_R\|reg8:inst1\|inst4 83.61 MHz 11.961 ns Internal " "Info: Clock \"uIR_9\" has Internal fmax of 83.61 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst4\" (period= 11.961 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.025 ns + Longest register register " "Info: + Longest register to register delay is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.413 ns) 6.025 ns reg8_bus:I_R\|reg8:inst1\|inst4 9 REG LCFF_X29_Y5_N31 15 " "Info: 9: + IC(0.315 ns) + CELL(0.413 ns) = 6.025 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.484 ns ( 41.23 % ) " "Info: Total cell delay = 2.484 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.541 ns ( 58.77 % ) " "Info: Total interconnect delay = 3.541 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.697 ns - Smallest " "Info: - Smallest clock skew is -5.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 destination 4.102 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_9\" to destination register is 4.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1920 472 640 -1904 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.177 ns) 2.663 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.553 ns) + CELL(0.177 ns) = 2.663 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.102 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.102 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 41.74 % ) " "Info: Total cell delay = 1.712 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.390 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.390 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 source 9.799 ns - Longest register " "Info: - Longest clock path from clock \"uIR_9\" to source register is 9.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1920 472 640 -1904 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.177 ns) 2.663 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.553 ns) + CELL(0.177 ns) = 2.663 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 4.379 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X29_Y5_N19 19 " "Info: 3: + IC(0.837 ns) + CELL(0.879 ns) = 4.379 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 6.124 ns inst18 4 COMB LCCOMB_X29_Y6_N30 1 " "Info: 4: + IC(1.296 ns) + CELL(0.449 ns) = 6.124 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 8.354 ns inst18~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.230 ns) + CELL(0.000 ns) = 8.354 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 9.799 ns reg8_bus:R1\|reg8:inst1\|inst6 6 REG LCFF_X30_Y6_N3 2 " "Info: 6: + IC(0.843 ns) + CELL(0.602 ns) = 9.799 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.040 ns ( 31.02 % ) " "Info: Total cell delay = 3.040 ns ( 31.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 68.98 % ) " "Info: Total interconnect delay = 6.759 ns ( 68.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.799 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.799 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.553ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.933ns 0.177ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.799 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.799 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.553ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.933ns 0.177ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.799 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.799 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.553ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.933ns 0.177ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_11 register reg8_bus:R1\|reg8:inst1\|inst6 register reg8_bus:I_R\|reg8:inst1\|inst4 83.61 MHz 11.961 ns Internal " "Info: Clock \"uIR_11\" has Internal fmax of 83.61 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst4\" (period= 11.961 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.025 ns + Longest register register " "Info: + Longest register to register delay is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.413 ns) 6.025 ns reg8_bus:I_R\|reg8:inst1\|inst4 9 REG LCFF_X29_Y5_N31 15 " "Info: 9: + IC(0.315 ns) + CELL(0.413 ns) = 6.025 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.484 ns ( 41.23 % ) " "Info: Total cell delay = 2.484 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.541 ns ( 58.77 % ) " "Info: Total interconnect delay = 3.541 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.697 ns - Smallest " "Info: - Smallest clock skew is -5.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 destination 4.323 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_11\" to destination register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1952 472 640 -1936 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.322 ns) 2.884 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.639 ns) + CELL(0.322 ns) = 2.884 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.323 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.323 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 42.72 % ) " "Info: Total cell delay = 1.847 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.476 ns ( 57.28 % ) " "Info: Total interconnect delay = 2.476 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 source 10.020 ns - Longest register " "Info: - Longest clock path from clock \"uIR_11\" to source register is 10.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1952 472 640 -1936 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.322 ns) 2.884 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.639 ns) + CELL(0.322 ns) = 2.884 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 4.600 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X29_Y5_N19 19 " "Info: 3: + IC(0.837 ns) + CELL(0.879 ns) = 4.600 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 6.345 ns inst18 4 COMB LCCOMB_X29_Y6_N30 1 " "Info: 4: + IC(1.296 ns) + CELL(0.449 ns) = 6.345 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 8.575 ns inst18~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.230 ns) + CELL(0.000 ns) = 8.575 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 10.020 ns reg8_bus:R1\|reg8:inst1\|inst6 6 REG LCFF_X30_Y6_N3 2 " "Info: 6: + IC(0.843 ns) + CELL(0.602 ns) = 10.020 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 31.69 % ) " "Info: Total cell delay = 3.175 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.845 ns ( 68.31 % ) " "Info: Total interconnect delay = 6.845 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.020 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.020 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.639ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.923ns 0.322ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.020 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.020 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.639ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.923ns 0.322ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.020 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.020 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.639ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.923ns 0.322ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_10 register reg8_bus:R1\|reg8:inst1\|inst6 register reg8_bus:I_R\|reg8:inst1\|inst4 83.61 MHz 11.961 ns Internal " "Info: Clock \"uIR_10\" has Internal fmax of 83.61 MHz between source register \"reg8_bus:R1\|reg8:inst1\|inst6\" and destination register \"reg8_bus:I_R\|reg8:inst1\|inst4\" (period= 11.961 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.025 ns + Longest register register " "Info: + Longest register to register delay is 6.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:R1\|reg8:inst1\|inst6 1 REG LCFF_X30_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.521 ns) 0.896 ns 3_state_1_gate_bus:B~4201 2 COMB LCCOMB_X30_Y6_N12 1 " "Info: 2: + IC(0.375 ns) + CELL(0.521 ns) = 0.896 ns; Loc. = LCCOMB_X30_Y6_N12; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4201'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.516 ns) 1.950 ns 3_state_1_gate_bus:B~4202 3 COMB LCCOMB_X30_Y6_N0 1 " "Info: 3: + IC(0.538 ns) + CELL(0.516 ns) = 1.950 ns; Loc. = LCCOMB_X30_Y6_N0; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4202'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.322 ns) 3.135 ns 3_state_1_gate_bus:B~4204 4 COMB LCCOMB_X30_Y5_N12 2 " "Info: 4: + IC(0.863 ns) + CELL(0.322 ns) = 3.135 ns; Loc. = LCCOMB_X30_Y5_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.185 ns" { 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.616 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~164 5 COMB LCCOMB_X30_Y5_N22 3 " "Info: 5: + IC(0.303 ns) + CELL(0.178 ns) = 3.616 ns; Loc. = LCCOMB_X30_Y5_N22; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~164'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.099 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~165 6 COMB LCCOMB_X30_Y5_N0 1 " "Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 4.099 ns; Loc. = LCCOMB_X30_Y5_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 4.569 ns alu_bus:inst8\|alu:inst\|74182:inst2\|31~166 7 COMB LCCOMB_X30_Y5_N2 3 " "Info: 7: + IC(0.292 ns) + CELL(0.178 ns) = 4.569 ns; Loc. = LCCOMB_X30_Y5_N2; Fanout = 3; COMB Node = 'alu_bus:inst8\|alu:inst\|74182:inst2\|31~166'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.178 ns) 5.297 ns alu_bus:inst8\|alu:inst\|74181:inst\|77 8 COMB LCCOMB_X29_Y5_N20 9 " "Info: 8: + IC(0.550 ns) + CELL(0.178 ns) = 5.297 ns; Loc. = LCCOMB_X29_Y5_N20; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.413 ns) 6.025 ns reg8_bus:I_R\|reg8:inst1\|inst4 9 REG LCFF_X29_Y5_N31 15 " "Info: 9: + IC(0.315 ns) + CELL(0.413 ns) = 6.025 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.484 ns ( 41.23 % ) " "Info: Total cell delay = 2.484 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.541 ns ( 58.77 % ) " "Info: Total interconnect delay = 3.541 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.697 ns - Smallest " "Info: - Smallest clock skew is -5.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 destination 4.414 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_10\" to destination register is 4.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1936 472 640 -1920 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.457 ns) 2.975 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.575 ns) + CELL(0.457 ns) = 2.975 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.414 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.414 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 45.36 % ) " "Info: Total cell delay = 2.002 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.412 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 source 10.111 ns - Longest register " "Info: - Longest clock path from clock \"uIR_10\" to source register is 10.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1936 472 640 -1920 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.457 ns) 2.975 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.575 ns) + CELL(0.457 ns) = 2.975 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.879 ns) 4.691 ns reg8_bus:I_R\|reg8:inst1\|inst 3 REG LCFF_X29_Y5_N19 19 " "Info: 3: + IC(0.837 ns) + CELL(0.879 ns) = 4.691 ns; Loc. = LCFF_X29_Y5_N19; Fanout = 19; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 80 472 536 160 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.449 ns) 6.436 ns inst18 4 COMB LCCOMB_X29_Y6_N30 1 " "Info: 4: + IC(1.296 ns) + CELL(0.449 ns) = 6.436 ns; Loc. = LCCOMB_X29_Y6_N30; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { reg8_bus:I_R|reg8:inst1|inst inst18 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 8.666 ns inst18~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.230 ns) + CELL(0.000 ns) = 8.666 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -952 224 288 -904 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.602 ns) 10.111 ns reg8_bus:R1\|reg8:inst1\|inst6 6 REG LCFF_X30_Y6_N3 2 " "Info: 6: + IC(0.843 ns) + CELL(0.602 ns) = 10.111 ns; Loc. = LCFF_X30_Y6_N3; Fanout = 2; REG Node = 'reg8_bus:R1\|reg8:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.330 ns ( 32.93 % ) " "Info: Total cell delay = 3.330 ns ( 32.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.781 ns ( 67.07 % ) " "Info: Total interconnect delay = 6.781 ns ( 67.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.575ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.943ns 0.457ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.575ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.943ns 0.457ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { -32 472 536 48 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 3_state_1_gate_bus:B~4201 3_state_1_gate_bus:B~4202 3_state_1_gate_bus:B~4204 alu_bus:inst8|alu:inst|74182:inst2|31~164 alu_bus:inst8|alu:inst|74182:inst2|31~165 alu_bus:inst8|alu:inst|74182:inst2|31~166 alu_bus:inst8|alu:inst|74181:inst|77 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.025 ns" { reg8_bus:R1|reg8:inst1|inst6 {} 3_state_1_gate_bus:B~4201 {} 3_state_1_gate_bus:B~4202 {} 3_state_1_gate_bus:B~4204 {} alu_bus:inst8|alu:inst|74182:inst2|31~164 {} alu_bus:inst8|alu:inst|74182:inst2|31~165 {} alu_bus:inst8|alu:inst|74182:inst2|31~166 {} alu_bus:inst8|alu:inst|74181:inst|77 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.375ns 0.538ns 0.863ns 0.303ns 0.305ns 0.292ns 0.550ns 0.315ns } { 0.000ns 0.521ns 0.516ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.111 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst inst18 inst18~clkctrl reg8_bus:R1|reg8:inst1|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.111 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst {} inst18 {} inst18~clkctrl {} reg8_bus:R1|reg8:inst1|inst6 {} } { 0.000ns 0.000ns 1.575ns 0.837ns 1.296ns 2.230ns 0.843ns } { 0.000ns 0.943ns 0.457ns 0.879ns 0.449ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR_6_expR register reg8:SIG\|inst9 register reg8:SIG\|inst9 124.38 MHz 8.04 ns Internal " "Info: Clock \"uIR_6_expR\" has Internal fmax of 124.38 MHz between source register \"reg8:SIG\|inst9\" and destination register \"reg8:SIG\|inst9\" (period= 8.04 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.801 ns + Longest register register " "Info: + Longest register to register delay is 7.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8:SIG\|inst9 1 REG LCFF_X30_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.322 ns) 0.694 ns 3_state_1_gate_bus:B~4190 2 COMB LCCOMB_X30_Y5_N6 2 " "Info: 2: + IC(0.372 ns) + CELL(0.322 ns) = 0.694 ns; Loc. = LCCOMB_X30_Y5_N6; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4190'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { reg8:SIG|inst9 3_state_1_gate_bus:B~4190 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.178 ns) 1.741 ns 3_state_1_gate_bus:B~4191 3 COMB LCCOMB_X30_Y6_N14 13 " "Info: 3: + IC(0.869 ns) + CELL(0.178 ns) = 1.741 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 13; COMB Node = '3_state_1_gate_bus:B~4191'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { 3_state_1_gate_bus:B~4190 3_state_1_gate_bus:B~4191 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.322 ns) 2.402 ns 3_state_1_gate_bus:B~4197 4 COMB LCCOMB_X30_Y6_N6 2 " "Info: 4: + IC(0.339 ns) + CELL(0.322 ns) = 2.402 ns; Loc. = LCCOMB_X30_Y6_N6; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 3.442 ns alu_bus:inst8\|alu:inst\|74181:inst\|82~69 5 COMB LCCOMB_X31_Y5_N28 1 " "Info: 5: + IC(0.862 ns) + CELL(0.178 ns) = 3.442 ns; Loc. = LCCOMB_X31_Y5_N28; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|82~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.178 ns) 4.415 ns alu_bus:inst8\|alu:inst\|74181:inst\|82 6 COMB LCCOMB_X29_Y5_N28 9 " "Info: 6: + IC(0.795 ns) + CELL(0.178 ns) = 4.415 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.178 ns) 5.494 ns alu_bus:inst8\|alu:inst\|inst14~108 7 COMB LCCOMB_X30_Y6_N2 1 " "Info: 7: + IC(0.901 ns) + CELL(0.178 ns) = 5.494 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~108'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.278 ns) 6.655 ns alu_bus:inst8\|alu:inst\|inst14~109 8 COMB LCCOMB_X30_Y7_N0 1 " "Info: 8: + IC(0.883 ns) + CELL(0.278 ns) = 6.655 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.177 ns) 7.705 ns alu_bus:inst8\|alu:inst\|inst14 9 COMB LCCOMB_X30_Y5_N8 1 " "Info: 9: + IC(0.873 ns) + CELL(0.177 ns) = 7.705 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.801 ns reg8:SIG\|inst9 10 REG LCFF_X30_Y5_N9 2 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.801 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.907 ns ( 24.45 % ) " "Info: Total cell delay = 1.907 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 75.55 % ) " "Info: Total interconnect delay = 5.894 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { reg8:SIG|inst9 3_state_1_gate_bus:B~4190 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { reg8:SIG|inst9 {} 3_state_1_gate_bus:B~4190 {} 3_state_1_gate_bus:B~4191 {} 3_state_1_gate_bus:B~4197 {} alu_bus:inst8|alu:inst|74181:inst|82~69 {} alu_bus:inst8|alu:inst|74181:inst|82 {} alu_bus:inst8|alu:inst|inst14~108 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.372ns 0.869ns 0.339ns 0.862ns 0.795ns 0.901ns 0.883ns 0.873ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.278ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR destination 4.047 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR_6_expR\" to destination register is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.178 ns) 2.604 ns inst87 2 COMB LCCOMB_X31_Y6_N22 4 " "Info: 2: + IC(1.503 ns) + CELL(0.178 ns) = 2.604 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { uIR_6_expR inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 4.047 ns reg8:SIG\|inst9 3 REG LCFF_X30_Y5_N9 2 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 4.047 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 42.08 % ) " "Info: Total cell delay = 1.703 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 57.92 % ) " "Info: Total interconnect delay = 2.344 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR source 4.047 ns - Longest register " "Info: - Longest clock path from clock \"uIR_6_expR\" to source register is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.178 ns) 2.604 ns inst87 2 COMB LCCOMB_X31_Y6_N22 4 " "Info: 2: + IC(1.503 ns) + CELL(0.178 ns) = 2.604 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { uIR_6_expR inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 4.047 ns reg8:SIG\|inst9 3 REG LCFF_X30_Y5_N9 2 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 4.047 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 42.08 % ) " "Info: Total cell delay = 1.703 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 57.92 % ) " "Info: Total interconnect delay = 2.344 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.801 ns" { reg8:SIG|inst9 3_state_1_gate_bus:B~4190 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.801 ns" { reg8:SIG|inst9 {} 3_state_1_gate_bus:B~4190 {} 3_state_1_gate_bus:B~4191 {} 3_state_1_gate_bus:B~4197 {} alu_bus:inst8|alu:inst|74181:inst|82~69 {} alu_bus:inst8|alu:inst|74181:inst|82 {} alu_bus:inst8|alu:inst|inst14~108 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.372ns 0.869ns 0.339ns 0.862ns 0.795ns 0.901ns 0.883ns 0.873ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.278ns 0.177ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CONTINUOUS_PULSE 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CONTINUOUS_PULSE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst7 counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 CONTINUOUS_PULSE 2.647 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst7\" and destination pin or register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87\" for clock \"CONTINUOUS_PULSE\" (Hold time is 2.647 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.373 ns + Largest " "Info: + Largest clock skew is 4.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE destination 9.478 ns + Longest register " "Info: + Longest clock path from clock \"CONTINUOUS_PULSE\" to destination register is 9.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.178 ns) 2.320 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.066 ns) + CELL(0.178 ns) = 2.320 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.000 ns) 8.027 ns my_start:inst\|inst3~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(5.707 ns) + CELL(0.000 ns) = 8.027 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.602 ns) 9.478 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 4 REG LCFF_X32_Y5_N27 4 " "Info: 4: + IC(0.849 ns) + CELL(0.602 ns) = 9.478 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 19.58 % ) " "Info: Total cell delay = 1.856 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.622 ns ( 80.42 % ) " "Info: Total interconnect delay = 7.622 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { CONTINUOUS_PULSE my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.066ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CONTINUOUS_PULSE source 5.105 ns - Shortest register " "Info: - Shortest clock path from clock \"CONTINUOUS_PULSE\" to source register is 5.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CONTINUOUS_PULSE 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CONTINUOUS_PULSE'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTINUOUS_PULSE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1928 1448 1672 -1912 "CONTINUOUS_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.178 ns) 2.320 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.066 ns) + CELL(0.178 ns) = 2.320 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { CONTINUOUS_PULSE my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 3.666 ns inst26 3 COMB LCCOMB_X29_Y6_N12 8 " "Info: 3: + IC(0.830 ns) + CELL(0.516 ns) = 3.666 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 5.105 ns reg8_bus:I_R\|reg8:inst1\|inst7 4 REG LCFF_X29_Y5_N27 1 " "Info: 4: + IC(0.837 ns) + CELL(0.602 ns) = 5.105 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 46.46 % ) " "Info: Total cell delay = 2.372 ns ( 46.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.733 ns ( 53.54 % ) " "Info: Total interconnect delay = 2.733 ns ( 53.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { CONTINUOUS_PULSE my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.066ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.735 ns - Shortest register register " "Info: - Shortest register to register delay is 1.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst7 1 REG LCFF_X29_Y5_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 0.525 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50 2 COMB LCCOMB_X29_Y5_N18 1 " "Info: 2: + IC(0.347 ns) + CELL(0.178 ns) = 0.525 ns; Loc. = LCCOMB_X29_Y5_N18; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.413 ns) 1.735 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 3 REG LCFF_X32_Y5_N27 4 " "Info: 3: + IC(0.797 ns) + CELL(0.413 ns) = 1.735 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 34.06 % ) " "Info: Total cell delay = 0.591 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 65.94 % ) " "Info: Total interconnect delay = 1.144 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.478 ns" { CONTINUOUS_PULSE my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.478 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.066ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.105 ns" { CONTINUOUS_PULSE my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.105 ns" { CONTINUOUS_PULSE {} CONTINUOUS_PULSE~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.066ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.178ns 0.516ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_3_HALT 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"uIR_3_HALT\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst7 counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 uIR_3_HALT 2.647 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst7\" and destination pin or register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87\" for clock \"uIR_3_HALT\" (Hold time is 2.647 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.373 ns + Largest " "Info: + Largest clock skew is 4.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT destination 9.848 ns + Longest register " "Info: + Longest clock path from clock \"uIR_3_HALT\" to destination register is 9.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.278 ns) 2.690 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.519 ns) + CELL(0.278 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.000 ns) 8.397 ns my_start:inst\|inst3~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(5.707 ns) + CELL(0.000 ns) = 8.397 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.602 ns) 9.848 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 4 REG LCFF_X32_Y5_N27 4 " "Info: 4: + IC(0.849 ns) + CELL(0.602 ns) = 9.848 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 18.00 % ) " "Info: Total cell delay = 1.773 ns ( 18.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.075 ns ( 82.00 % ) " "Info: Total interconnect delay = 8.075 ns ( 82.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.848 ns" { uIR_3_HALT my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.848 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.519ns 5.707ns 0.849ns } { 0.000ns 0.893ns 0.278ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_3_HALT source 5.475 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_3_HALT\" to source register is 5.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns uIR_3_HALT 1 CLK PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_94; Fanout = 1; CLK Node = 'uIR_3_HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_3_HALT } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1944 1448 1619 -1928 "uIR_3_HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.278 ns) 2.690 ns my_start:inst\|inst3 2 COMB LCCOMB_X31_Y6_N4 8 " "Info: 2: + IC(1.519 ns) + CELL(0.278 ns) = 2.690 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { uIR_3_HALT my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 4.036 ns inst26 3 COMB LCCOMB_X29_Y6_N12 8 " "Info: 3: + IC(0.830 ns) + CELL(0.516 ns) = 4.036 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 5.475 ns reg8_bus:I_R\|reg8:inst1\|inst7 4 REG LCFF_X29_Y5_N27 1 " "Info: 4: + IC(0.837 ns) + CELL(0.602 ns) = 5.475 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.289 ns ( 41.81 % ) " "Info: Total cell delay = 2.289 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.186 ns ( 58.19 % ) " "Info: Total interconnect delay = 3.186 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.848 ns" { uIR_3_HALT my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.848 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.519ns 5.707ns 0.849ns } { 0.000ns 0.893ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.735 ns - Shortest register register " "Info: - Shortest register to register delay is 1.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst7 1 REG LCFF_X29_Y5_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 0.525 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50 2 COMB LCCOMB_X29_Y5_N18 1 " "Info: 2: + IC(0.347 ns) + CELL(0.178 ns) = 0.525 ns; Loc. = LCCOMB_X29_Y5_N18; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.413 ns) 1.735 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 3 REG LCFF_X32_Y5_N27 4 " "Info: 3: + IC(0.797 ns) + CELL(0.413 ns) = 1.735 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 34.06 % ) " "Info: Total cell delay = 0.591 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 65.94 % ) " "Info: Total interconnect delay = 1.144 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.848 ns" { uIR_3_HALT my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.848 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.519ns 5.707ns 0.849ns } { 0.000ns 0.893ns 0.278ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.475 ns" { uIR_3_HALT my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.475 ns" { uIR_3_HALT {} uIR_3_HALT~combout {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.519ns 0.830ns 0.837ns } { 0.000ns 0.893ns 0.278ns 0.516ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START_CP 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START_CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst7 counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 START_CP 2.647 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst7\" and destination pin or register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87\" for clock \"START_CP\" (Hold time is 2.647 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.373 ns + Largest " "Info: + Largest clock skew is 4.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 11.044 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 11.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.000 ns) 9.593 ns my_start:inst\|inst3~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(5.707 ns) + CELL(0.000 ns) = 9.593 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.602 ns) 11.044 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 5 REG LCFF_X32_Y5_N27 4 " "Info: 5: + IC(0.849 ns) + CELL(0.602 ns) = 11.044 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 27.87 % ) " "Info: Total cell delay = 3.078 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.966 ns ( 72.13 % ) " "Info: Total interconnect delay = 7.966 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 6.671 ns - Shortest register " "Info: - Shortest clock path from clock \"START_CP\" to source register is 6.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.516 ns) 5.232 ns inst26 4 COMB LCCOMB_X29_Y6_N12 8 " "Info: 4: + IC(0.830 ns) + CELL(0.516 ns) = 5.232 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { my_start:inst|inst3 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 6.671 ns reg8_bus:I_R\|reg8:inst1\|inst7 5 REG LCFF_X29_Y5_N27 1 " "Info: 5: + IC(0.837 ns) + CELL(0.602 ns) = 6.671 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.594 ns ( 53.87 % ) " "Info: Total cell delay = 3.594 ns ( 53.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.077 ns ( 46.13 % ) " "Info: Total interconnect delay = 3.077 ns ( 46.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.735 ns - Shortest register register " "Info: - Shortest register to register delay is 1.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst7 1 REG LCFF_X29_Y5_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N27; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 568 472 536 648 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 0.525 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50 2 COMB LCCOMB_X29_Y5_N18 1 " "Info: 2: + IC(0.347 ns) + CELL(0.178 ns) = 0.525 ns; Loc. = LCCOMB_X29_Y5_N18; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|92~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.413 ns) 1.735 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 3 REG LCFF_X32_Y5_N27 4 " "Info: 3: + IC(0.797 ns) + CELL(0.413 ns) = 1.735 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 34.06 % ) " "Info: Total cell delay = 0.591 ns ( 34.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 65.94 % ) " "Info: Total interconnect delay = 1.144 ns ( 65.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.671 ns" { START_CP my_start:inst|inst my_start:inst|inst3 inst26 reg8_bus:I_R|reg8:inst1|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.671 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} inst26 {} reg8_bus:I_R|reg8:inst1|inst7 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 0.830ns 0.837ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.516ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.735 ns" { reg8_bus:I_R|reg8:inst1|inst7 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|92~50 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.347ns 0.797ns } { 0.000ns 0.178ns 0.413ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_9 41 " "Warning: Circuit may not operate. Detected 41 non-operational path(s) clocked by clock \"uIR_9\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst4 reg8_bus:I_R\|reg8:inst1\|inst8 uIR_9 1.372 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst4\" and destination pin or register \"reg8_bus:I_R\|reg8:inst1\|inst8\" for clock \"uIR_9\" (Hold time is 1.372 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.689 ns + Largest " "Info: + Largest clock skew is 4.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 destination 8.791 ns + Longest register " "Info: + Longest clock path from clock \"uIR_9\" to destination register is 8.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1920 472 640 -1904 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.177 ns) 2.663 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.553 ns) + CELL(0.177 ns) = 2.663 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.526 ns) + CELL(0.602 ns) 8.791 ns reg8_bus:I_R\|reg8:inst1\|inst8 3 REG LCFF_X30_Y5_N15 1 " "Info: 3: + IC(5.526 ns) + CELL(0.602 ns) = 8.791 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 19.47 % ) " "Info: Total cell delay = 1.712 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.079 ns ( 80.53 % ) " "Info: Total interconnect delay = 7.079 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.791 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.791 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.553ns 5.526ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_9 source 4.102 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_9\" to source register is 4.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns uIR_9 1 CLK PIN_102 5 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 5; CLK Node = 'uIR_9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_9 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1920 472 640 -1904 "uIR_9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.177 ns) 2.663 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.553 ns) + CELL(0.177 ns) = 2.663 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { uIR_9 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.102 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.102 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 41.74 % ) " "Info: Total cell delay = 1.712 ns ( 41.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.390 ns ( 58.26 % ) " "Info: Total interconnect delay = 2.390 ns ( 58.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.791 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.791 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.553ns 5.526ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.326 ns - Shortest register register " "Info: - Shortest register to register delay is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst4 1 REG LCFF_X29_Y5_N31 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.491 ns) 1.554 ns 3_state_1_gate_bus:B~4212 2 COMB LCCOMB_X29_Y7_N16 1 " "Info: 2: + IC(1.063 ns) + CELL(0.491 ns) = 1.554 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 2.170 ns 3_state_1_gate_bus:B~4213 3 COMB LCCOMB_X29_Y7_N12 2 " "Info: 3: + IC(0.294 ns) + CELL(0.322 ns) = 2.170 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 3.230 ns alu_bus:inst8\|alu:inst\|74181:inst3\|82 4 COMB LCCOMB_X30_Y5_N14 9 " "Info: 4: + IC(0.882 ns) + CELL(0.178 ns) = 3.230 ns; Loc. = LCCOMB_X30_Y5_N14; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.326 ns reg8_bus:I_R\|reg8:inst1\|inst8 5 REG LCFF_X30_Y5_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.326 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 32.68 % ) " "Info: Total cell delay = 1.087 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 67.32 % ) " "Info: Total interconnect delay = 2.239 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.791 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.791 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.553ns 5.526ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { uIR_9 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.102 ns" { uIR_9 {} uIR_9~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.553ns 0.837ns } { 0.000ns 0.933ns 0.177ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_11 41 " "Warning: Circuit may not operate. Detected 41 non-operational path(s) clocked by clock \"uIR_11\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst4 reg8_bus:I_R\|reg8:inst1\|inst8 uIR_11 1.372 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst4\" and destination pin or register \"reg8_bus:I_R\|reg8:inst1\|inst8\" for clock \"uIR_11\" (Hold time is 1.372 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.689 ns + Largest " "Info: + Largest clock skew is 4.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 destination 9.012 ns + Longest register " "Info: + Longest clock path from clock \"uIR_11\" to destination register is 9.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1952 472 640 -1936 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.322 ns) 2.884 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.639 ns) + CELL(0.322 ns) = 2.884 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.526 ns) + CELL(0.602 ns) 9.012 ns reg8_bus:I_R\|reg8:inst1\|inst8 3 REG LCFF_X30_Y5_N15 1 " "Info: 3: + IC(5.526 ns) + CELL(0.602 ns) = 9.012 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 20.49 % ) " "Info: Total cell delay = 1.847 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.165 ns ( 79.51 % ) " "Info: Total interconnect delay = 7.165 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.012 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.012 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.639ns 5.526ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_11 source 4.323 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_11\" to source register is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_11 1 CLK PIN_104 5 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 5; CLK Node = 'uIR_11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_11 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1952 472 640 -1936 "uIR_11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.322 ns) 2.884 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.639 ns) + CELL(0.322 ns) = 2.884 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { uIR_11 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.323 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.323 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 42.72 % ) " "Info: Total cell delay = 1.847 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.476 ns ( 57.28 % ) " "Info: Total interconnect delay = 2.476 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.012 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.012 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.639ns 5.526ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.326 ns - Shortest register register " "Info: - Shortest register to register delay is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst4 1 REG LCFF_X29_Y5_N31 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.491 ns) 1.554 ns 3_state_1_gate_bus:B~4212 2 COMB LCCOMB_X29_Y7_N16 1 " "Info: 2: + IC(1.063 ns) + CELL(0.491 ns) = 1.554 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 2.170 ns 3_state_1_gate_bus:B~4213 3 COMB LCCOMB_X29_Y7_N12 2 " "Info: 3: + IC(0.294 ns) + CELL(0.322 ns) = 2.170 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 3.230 ns alu_bus:inst8\|alu:inst\|74181:inst3\|82 4 COMB LCCOMB_X30_Y5_N14 9 " "Info: 4: + IC(0.882 ns) + CELL(0.178 ns) = 3.230 ns; Loc. = LCCOMB_X30_Y5_N14; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.326 ns reg8_bus:I_R\|reg8:inst1\|inst8 5 REG LCFF_X30_Y5_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.326 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 32.68 % ) " "Info: Total cell delay = 1.087 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 67.32 % ) " "Info: Total interconnect delay = 2.239 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.012 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.012 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.639ns 5.526ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { uIR_11 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { uIR_11 {} uIR_11~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.639ns 0.837ns } { 0.000ns 0.923ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR_10 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"uIR_10\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg8_bus:I_R\|reg8:inst1\|inst4 reg8_bus:I_R\|reg8:inst1\|inst8 uIR_10 1.372 ns " "Info: Found hold time violation between source  pin or register \"reg8_bus:I_R\|reg8:inst1\|inst4\" and destination pin or register \"reg8_bus:I_R\|reg8:inst1\|inst8\" for clock \"uIR_10\" (Hold time is 1.372 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.689 ns + Largest " "Info: + Largest clock skew is 4.689 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 destination 9.103 ns + Longest register " "Info: + Longest clock path from clock \"uIR_10\" to destination register is 9.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1936 472 640 -1920 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.457 ns) 2.975 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.575 ns) + CELL(0.457 ns) = 2.975 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.526 ns) + CELL(0.602 ns) 9.103 ns reg8_bus:I_R\|reg8:inst1\|inst8 3 REG LCFF_X30_Y5_N15 1 " "Info: 3: + IC(5.526 ns) + CELL(0.602 ns) = 9.103 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 21.99 % ) " "Info: Total cell delay = 2.002 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.101 ns ( 78.01 % ) " "Info: Total interconnect delay = 7.101 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.103 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.575ns 5.526ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_10 source 4.414 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_10\" to source register is 4.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.943 ns) 0.943 ns uIR_10 1 CLK PIN_103 5 " "Info: 1: + IC(0.000 ns) + CELL(0.943 ns) = 0.943 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'uIR_10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_10 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1936 472 640 -1920 "uIR_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.457 ns) 2.975 ns inst26 2 COMB LCCOMB_X29_Y6_N12 8 " "Info: 2: + IC(1.575 ns) + CELL(0.457 ns) = 2.975 ns; Loc. = LCCOMB_X29_Y6_N12; Fanout = 8; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { uIR_10 inst26 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -632 224 288 -584 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.602 ns) 4.414 ns reg8_bus:I_R\|reg8:inst1\|inst4 3 REG LCFF_X29_Y5_N31 15 " "Info: 3: + IC(0.837 ns) + CELL(0.602 ns) = 4.414 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 45.36 % ) " "Info: Total cell delay = 2.002 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.412 ns ( 54.64 % ) " "Info: Total interconnect delay = 2.412 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.103 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.575ns 5.526ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.326 ns - Shortest register register " "Info: - Shortest register to register delay is 3.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg8_bus:I_R\|reg8:inst1\|inst4 1 REG LCFF_X29_Y5_N31 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 15; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 336 472 536 416 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.491 ns) 1.554 ns 3_state_1_gate_bus:B~4212 2 COMB LCCOMB_X29_Y7_N16 1 " "Info: 2: + IC(1.063 ns) + CELL(0.491 ns) = 1.554 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 1; COMB Node = '3_state_1_gate_bus:B~4212'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 2.170 ns 3_state_1_gate_bus:B~4213 3 COMB LCCOMB_X29_Y7_N12 2 " "Info: 3: + IC(0.294 ns) + CELL(0.322 ns) = 2.170 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4213'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 3.230 ns alu_bus:inst8\|alu:inst\|74181:inst3\|82 4 COMB LCCOMB_X30_Y5_N14 9 " "Info: 4: + IC(0.882 ns) + CELL(0.178 ns) = 3.230 ns; Loc. = LCCOMB_X30_Y5_N14; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst3\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.326 ns reg8_bus:I_R\|reg8:inst1\|inst8 5 REG LCFF_X30_Y5_N15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 3.326 ns; Loc. = LCFF_X30_Y5_N15; Fanout = 1; REG Node = 'reg8_bus:I_R\|reg8:inst1\|inst8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 32.68 % ) " "Info: Total cell delay = 1.087 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 67.32 % ) " "Info: Total interconnect delay = 2.239 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 680 472 536 760 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.103 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.103 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 0.000ns 1.575ns 5.526ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.414 ns" { uIR_10 inst26 reg8_bus:I_R|reg8:inst1|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.414 ns" { uIR_10 {} uIR_10~combout {} inst26 {} reg8_bus:I_R|reg8:inst1|inst4 {} } { 0.000ns 0.000ns 1.575ns 0.837ns } { 0.000ns 0.943ns 0.457ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 3_state_1_gate_bus:B~4212 3_state_1_gate_bus:B~4213 alu_bus:inst8|alu:inst|74181:inst3|82 reg8_bus:I_R|reg8:inst1|inst8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.326 ns" { reg8_bus:I_R|reg8:inst1|inst4 {} 3_state_1_gate_bus:B~4212 {} 3_state_1_gate_bus:B~4213 {} alu_bus:inst8|alu:inst|74181:inst3|82 {} reg8_bus:I_R|reg8:inst1|inst8 {} } { 0.000ns 1.063ns 0.294ns 0.882ns 0.000ns } { 0.000ns 0.491ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg8:SIG\|inst9 uIR_15 uIR_6_expR 9.392 ns register " "Info: tsu for register \"reg8:SIG\|inst9\" (data pin = \"uIR_15\", clock pin = \"uIR_6_expR\") is 9.392 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.477 ns + Longest pin register " "Info: + Longest pin to register delay is 13.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns uIR_15 1 PIN PIN_110 9 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_110; Fanout = 9; PIN Node = 'uIR_15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_15 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -672 944 1112 -656 "uIR_15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.958 ns) + CELL(0.545 ns) 7.417 ns 3_state_1_gate_bus:B~4191 2 COMB LCCOMB_X30_Y6_N14 13 " "Info: 2: + IC(5.958 ns) + CELL(0.545 ns) = 7.417 ns; Loc. = LCCOMB_X30_Y6_N14; Fanout = 13; COMB Node = '3_state_1_gate_bus:B~4191'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { uIR_15 3_state_1_gate_bus:B~4191 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.322 ns) 8.078 ns 3_state_1_gate_bus:B~4197 3 COMB LCCOMB_X30_Y6_N6 2 " "Info: 3: + IC(0.339 ns) + CELL(0.322 ns) = 8.078 ns; Loc. = LCCOMB_X30_Y6_N6; Fanout = 2; COMB Node = '3_state_1_gate_bus:B~4197'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -848 848 976 -752 "B" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 9.118 ns alu_bus:inst8\|alu:inst\|74181:inst\|82~69 4 COMB LCCOMB_X31_Y5_N28 1 " "Info: 4: + IC(0.862 ns) + CELL(0.178 ns) = 9.118 ns; Loc. = LCCOMB_X31_Y5_N28; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|82~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.178 ns) 10.091 ns alu_bus:inst8\|alu:inst\|74181:inst\|82 5 COMB LCCOMB_X29_Y5_N28 9 " "Info: 5: + IC(0.795 ns) + CELL(0.178 ns) = 10.091 ns; Loc. = LCCOMB_X29_Y5_N28; Fanout = 9; COMB Node = 'alu_bus:inst8\|alu:inst\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.178 ns) 11.170 ns alu_bus:inst8\|alu:inst\|inst14~108 6 COMB LCCOMB_X30_Y6_N2 1 " "Info: 6: + IC(0.901 ns) + CELL(0.178 ns) = 11.170 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~108'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.278 ns) 12.331 ns alu_bus:inst8\|alu:inst\|inst14~109 7 COMB LCCOMB_X30_Y7_N0 1 " "Info: 7: + IC(0.883 ns) + CELL(0.278 ns) = 12.331 ns; Loc. = LCCOMB_X30_Y7_N0; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14~109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.177 ns) 13.381 ns alu_bus:inst8\|alu:inst\|inst14 8 COMB LCCOMB_X30_Y5_N8 1 " "Info: 8: + IC(0.873 ns) + CELL(0.177 ns) = 13.381 ns; Loc. = LCCOMB_X30_Y5_N8; Fanout = 1; COMB Node = 'alu_bus:inst8\|alu:inst\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 } "NODE_NAME" } } { "333/alu.bdf" "" { Schematic "E:/计组课设/final_design/333/alu.bdf" { { 120 1160 1224 168 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.477 ns reg8:SIG\|inst9 9 REG LCFF_X30_Y5_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 13.477 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.866 ns ( 21.27 % ) " "Info: Total cell delay = 2.866 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.611 ns ( 78.73 % ) " "Info: Total interconnect delay = 10.611 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { uIR_15 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { uIR_15 {} uIR_15~combout {} 3_state_1_gate_bus:B~4191 {} 3_state_1_gate_bus:B~4197 {} alu_bus:inst8|alu:inst|74181:inst|82~69 {} alu_bus:inst8|alu:inst|74181:inst|82 {} alu_bus:inst8|alu:inst|inst14~108 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 5.958ns 0.339ns 0.862ns 0.795ns 0.901ns 0.883ns 0.873ns 0.000ns } { 0.000ns 0.914ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.278ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR_6_expR destination 4.047 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR_6_expR\" to destination register is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns uIR_6_expR 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'uIR_6_expR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR_6_expR } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -816 1296 1464 -800 "uIR_6_expR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.178 ns) 2.604 ns inst87 2 COMB LCCOMB_X31_Y6_N22 4 " "Info: 2: + IC(1.503 ns) + CELL(0.178 ns) = 2.604 ns; Loc. = LCCOMB_X31_Y6_N22; Fanout = 4; COMB Node = 'inst87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { uIR_6_expR inst87 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -840 1464 1528 -792 "inst87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.602 ns) 4.047 ns reg8:SIG\|inst9 3 REG LCFF_X30_Y5_N9 2 " "Info: 3: + IC(0.841 ns) + CELL(0.602 ns) = 4.047 ns; Loc. = LCFF_X30_Y5_N9; Fanout = 2; REG Node = 'reg8:SIG\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "333/reg8.bdf" "" { Schematic "E:/计组课设/final_design/333/reg8.bdf" { { 800 472 536 880 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 42.08 % ) " "Info: Total cell delay = 1.703 ns ( 42.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.344 ns ( 57.92 % ) " "Info: Total interconnect delay = 2.344 ns ( 57.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { uIR_15 3_state_1_gate_bus:B~4191 3_state_1_gate_bus:B~4197 alu_bus:inst8|alu:inst|74181:inst|82~69 alu_bus:inst8|alu:inst|74181:inst|82 alu_bus:inst8|alu:inst|inst14~108 alu_bus:inst8|alu:inst|inst14~109 alu_bus:inst8|alu:inst|inst14 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { uIR_15 {} uIR_15~combout {} 3_state_1_gate_bus:B~4191 {} 3_state_1_gate_bus:B~4197 {} alu_bus:inst8|alu:inst|74181:inst|82~69 {} alu_bus:inst8|alu:inst|74181:inst|82 {} alu_bus:inst8|alu:inst|inst14~108 {} alu_bus:inst8|alu:inst|inst14~109 {} alu_bus:inst8|alu:inst|inst14 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 5.958ns 0.339ns 0.862ns 0.795ns 0.901ns 0.883ns 0.873ns 0.000ns } { 0.000ns 0.914ns 0.545ns 0.322ns 0.178ns 0.178ns 0.178ns 0.278ns 0.177ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { uIR_6_expR inst87 reg8:SIG|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { uIR_6_expR {} uIR_6_expR~combout {} inst87 {} reg8:SIG|inst9 {} } { 0.000ns 0.000ns 1.503ns 0.841ns } { 0.000ns 0.923ns 0.178ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START_CP AdROM4 counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 18.432 ns register " "Info: tco from clock \"START_CP\" to destination pin \"AdROM4\" through register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9\" is 18.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 11.044 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to source register is 11.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.000 ns) 9.593 ns my_start:inst\|inst3~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(5.707 ns) + CELL(0.000 ns) = 9.593 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.602 ns) 11.044 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 5 REG LCFF_X32_Y5_N1 4 " "Info: 5: + IC(0.849 ns) + CELL(0.602 ns) = 11.044 ns; Loc. = LCFF_X32_Y5_N1; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 27.87 % ) " "Info: Total cell delay = 3.078 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.966 ns ( 72.13 % ) " "Info: Total interconnect delay = 7.966 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.111 ns + Longest register pin " "Info: + Longest register to pin delay is 7.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9 1 REG LCFF_X32_Y5_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y5_N1; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.065 ns) + CELL(3.046 ns) 7.111 ns AdROM4 2 PIN PIN_187 0 " "Info: 2: + IC(4.065 ns) + CELL(3.046 ns) = 7.111 ns; Loc. = PIN_187; Fanout = 0; PIN Node = 'AdROM4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 AdROM4 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -448 1192 1368 -432 "AdROM4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 42.84 % ) " "Info: Total cell delay = 3.046 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.065 ns ( 57.16 % ) " "Info: Total interconnect delay = 4.065 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 AdROM4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} AdROM4 {} } { 0.000ns 4.065ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 AdROM4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|9 {} AdROM4 {} } { 0.000ns 4.065ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR4_RAM_WRITE AdRAM_7 12.816 ns Longest " "Info: Longest tpd from source pin \"uIR4_RAM_WRITE\" to destination pin \"AdRAM_7\" is 12.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns uIR4_RAM_WRITE 1 PIN PIN_95 11 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_95; Fanout = 11; PIN Node = 'uIR4_RAM_WRITE'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4_RAM_WRITE } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1176 312 504 -1160 "uIR4_RAM_WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.623 ns) + CELL(0.278 ns) 6.814 ns inst28 2 COMB LCCOMB_X29_Y5_N22 8 " "Info: 2: + IC(5.623 ns) + CELL(0.278 ns) = 6.814 ns; Loc. = LCCOMB_X29_Y5_N22; Fanout = 8; COMB Node = 'inst28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.901 ns" { uIR4_RAM_WRITE inst28 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1576 472 520 -1512 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.885 ns) + CELL(3.117 ns) 12.816 ns AdRAM_7 3 PIN PIN_179 0 " "Info: 3: + IC(2.885 ns) + CELL(3.117 ns) = 12.816 ns; Loc. = PIN_179; Fanout = 0; PIN Node = 'AdRAM_7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.002 ns" { inst28 AdRAM_7 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1504 704 880 -1488 "AdRAM_7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.308 ns ( 33.61 % ) " "Info: Total cell delay = 4.308 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.508 ns ( 66.39 % ) " "Info: Total interconnect delay = 8.508 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.816 ns" { uIR4_RAM_WRITE inst28 AdRAM_7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.816 ns" { uIR4_RAM_WRITE {} uIR4_RAM_WRITE~combout {} inst28 {} AdRAM_7 {} } { 0.000ns 0.000ns 5.623ns 2.885ns } { 0.000ns 0.913ns 0.278ns 3.117ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 uIR21 START_CP 5.002 ns register " "Info: th for register \"counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87\" (data pin = \"uIR21\", clock pin = \"START_CP\") is 5.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 11.044 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 11.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -1912 1448 1616 -1896 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.879 ns) 3.010 ns my_start:inst\|inst 2 REG LCFF_X31_Y6_N19 1 " "Info: 2: + IC(1.055 ns) + CELL(0.879 ns) = 3.010 ns; Loc. = LCFF_X31_Y6_N19; Fanout = 1; REG Node = 'my_start:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { START_CP my_start:inst|inst } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 288 488 552 368 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.521 ns) 3.886 ns my_start:inst\|inst3 3 COMB LCCOMB_X31_Y6_N4 8 " "Info: 3: + IC(0.355 ns) + CELL(0.521 ns) = 3.886 ns; Loc. = LCCOMB_X31_Y6_N4; Fanout = 8; COMB Node = 'my_start:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { my_start:inst|inst my_start:inst|inst3 } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.707 ns) + CELL(0.000 ns) 9.593 ns my_start:inst\|inst3~clkctrl 4 COMB CLKCTRL_G5 16 " "Info: 4: + IC(5.707 ns) + CELL(0.000 ns) = 9.593 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'my_start:inst\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.707 ns" { my_start:inst|inst3 my_start:inst|inst3~clkctrl } "NODE_NAME" } } { "333/my_start.bdf" "" { Schematic "E:/计组课设/final_design/333/my_start.bdf" { { 168 696 760 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.602 ns) 11.044 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 5 REG LCFF_X32_Y5_N27 4 " "Info: 5: + IC(0.849 ns) + CELL(0.602 ns) = 11.044 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 27.87 % ) " "Info: Total cell delay = 3.078 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.966 ns ( 72.13 % ) " "Info: Total interconnect delay = 7.966 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.328 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns uIR21 1 PIN PIN_117 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "final_design.bdf" "" { Schematic "E:/计组课设/final_design/final_design.bdf" { { -416 472 640 -400 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.130 ns) + CELL(0.178 ns) 6.232 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87~2 2 COMB LCCOMB_X32_Y5_N26 1 " "Info: 2: + IC(5.130 ns) + CELL(0.178 ns) = 6.232 ns; Loc. = LCCOMB_X32_Y5_N26; Fanout = 1; COMB Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { uIR21 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.328 ns counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87 3 REG LCFF_X32_Y5_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.328 ns; Loc. = LCFF_X32_Y5_N27; Fanout = 4; REG Node = 'counter_bus:uPC\|uPC:inst\|74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 18.93 % ) " "Info: Total cell delay = 1.198 ns ( 18.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.130 ns ( 81.07 % ) " "Info: Total interconnect delay = 5.130 ns ( 81.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { uIR21 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { uIR21 {} uIR21~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 5.130ns 0.000ns } { 0.000ns 0.924ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.044 ns" { START_CP my_start:inst|inst my_start:inst|inst3 my_start:inst|inst3~clkctrl counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.044 ns" { START_CP {} START_CP~combout {} my_start:inst|inst {} my_start:inst|inst3 {} my_start:inst|inst3~clkctrl {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.055ns 0.355ns 5.707ns 0.849ns } { 0.000ns 1.076ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.328 ns" { uIR21 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.328 ns" { uIR21 {} uIR21~combout {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87~2 {} counter_bus:uPC|uPC:inst|74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 5.130ns 0.000ns } { 0.000ns 0.924ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 20:53:01 2022 " "Info: Processing ended: Thu May 26 20:53:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Info: Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
