.include "macros.inc"

.section .text, "ax"  # 0x80039220 - 0x804F5900

.global func_80088904
func_80088904:
/* 80088904 00051EC4  3C E0 80 53 */	lis r7, __vt__cf_CtrlMoveBase@ha
/* 80088908 00051EC8  38 C0 00 00 */	li r6, 0
/* 8008890C 00051ECC  38 E7 AF D8 */	addi r7, r7, __vt__cf_CtrlMoveBase@l
/* 80088910 00051ED0  90 E3 00 48 */	stw r7, 0x48(r3)
/* 80088914 00051ED4  3C A0 80 66 */	lis r5, lbl_80659DB0@ha
/* 80088918 00051ED8  C0 22 8A A0 */	lfs f1, float_80668E20@sda21(r2)
/* 8008891C 00051EDC  90 C3 00 30 */	stw r6, 0x30(r3)
/* 80088920 00051EE0  C0 02 8A A4 */	lfs f0, float_80668E24@sda21(r2)
/* 80088924 00051EE4  90 83 00 34 */	stw r4, 0x34(r3)
/* 80088928 00051EE8  B0 C3 00 40 */	sth r6, 0x40(r3)
/* 8008892C 00051EEC  84 85 9D B0 */	lwzu r4, lbl_80659DB0@l(r5)
/* 80088930 00051EF0  80 05 00 04 */	lwz r0, 4(r5)
/* 80088934 00051EF4  90 03 00 10 */	stw r0, 0x10(r3)
/* 80088938 00051EF8  90 83 00 0C */	stw r4, 0xc(r3)
/* 8008893C 00051EFC  80 05 00 08 */	lwz r0, 8(r5)
/* 80088940 00051F00  90 03 00 14 */	stw r0, 0x14(r3)
/* 80088944 00051F04  80 85 00 00 */	lwz r4, 0(r5)
/* 80088948 00051F08  80 05 00 04 */	lwz r0, 4(r5)
/* 8008894C 00051F0C  90 03 00 1C */	stw r0, 0x1c(r3)
/* 80088950 00051F10  90 83 00 18 */	stw r4, 0x18(r3)
/* 80088954 00051F14  80 05 00 08 */	lwz r0, 8(r5)
/* 80088958 00051F18  90 03 00 20 */	stw r0, 0x20(r3)
/* 8008895C 00051F1C  B0 C3 00 42 */	sth r6, 0x42(r3)
/* 80088960 00051F20  98 C3 00 44 */	stb r6, 0x44(r3)
/* 80088964 00051F24  98 C3 00 45 */	stb r6, 0x45(r3)
/* 80088968 00051F28  D0 23 00 38 */	stfs f1, 0x38(r3)
/* 8008896C 00051F2C  D0 03 00 3C */	stfs f0, 0x3c(r3)
/* 80088970 00051F30  4E 80 00 20 */	blr 

.global func_80088974
func_80088974:
/* 80088974 00051F34  94 21 FF 60 */	stwu r1, -0xa0(r1)
/* 80088978 00051F38  7C 08 02 A6 */	mflr r0
/* 8008897C 00051F3C  90 01 00 A4 */	stw r0, 0xa4(r1)
/* 80088980 00051F40  39 61 00 80 */	addi r11, r1, 0x80
/* 80088984 00051F44  DB E1 00 90 */	stfd f31, 0x90(r1)
/* 80088988 00051F48  F3 E1 00 98 */	psq_st f31, 152(r1), 0, qr0
/* 8008898C 00051F4C  DB C1 00 80 */	stfd f30, 0x80(r1)
/* 80088990 00051F50  F3 C1 00 88 */	psq_st f30, 136(r1), 0, qr0
/* 80088994 00051F54  48 23 17 BD */	bl _savegpr_26
/* 80088998 00051F58  A0 03 00 40 */	lhz r0, 0x40(r3)
/* 8008899C 00051F5C  7C 7C 1B 78 */	mr r28, r3
/* 800889A0 00051F60  81 03 00 30 */	lwz r8, 0x30(r3)
/* 800889A4 00051F64  7C 9D 23 78 */	mr r29, r4
/* 800889A8 00051F68  70 00 FF FD */	andi. r0, r0, 0xfffd
/* 800889AC 00051F6C  7C BA 2B 78 */	mr r26, r5
/* 800889B0 00051F70  2C 08 00 00 */	cmpwi r8, 0
/* 800889B4 00051F74  7C DE 33 78 */	mr r30, r6
/* 800889B8 00051F78  B0 03 00 40 */	sth r0, 0x40(r3)
/* 800889BC 00051F7C  7C FB 3B 78 */	mr r27, r7
/* 800889C0 00051F80  40 82 01 64 */	bne .L_80088B24
/* 800889C4 00051F84  4B FF A8 D5 */	bl func_80083298
/* 800889C8 00051F88  2C 03 00 00 */	cmpwi r3, 0
/* 800889CC 00051F8C  41 82 01 34 */	beq .L_80088B00
/* 800889D0 00051F90  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 800889D4 00051F94  41 82 01 2C */	beq .L_80088B00
/* 800889D8 00051F98  80 03 00 00 */	lwz r0, 0(r3)
/* 800889DC 00051F9C  2C 00 00 00 */	cmpwi r0, 0
/* 800889E0 00051FA0  40 82 01 08 */	bne .L_80088AE8
/* 800889E4 00051FA4  80 7C 00 34 */	lwz r3, 0x34(r28)
/* 800889E8 00051FA8  80 63 00 28 */	lwz r3, 0x28(r3)
/* 800889EC 00051FAC  81 83 00 00 */	lwz r12, 0(r3)
/* 800889F0 00051FB0  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 800889F4 00051FB4  7D 89 03 A6 */	mtctr r12
/* 800889F8 00051FB8  4E 80 04 21 */	bctrl 
/* 800889FC 00051FBC  E0 7A 00 00 */	psq_l f3, 0(r26), 0, qr0
/* 80088A00 00051FC0  38 81 00 14 */	addi r4, r1, 0x14
/* 80088A04 00051FC4  E0 03 00 00 */	psq_l f0, 0(r3), 0, qr0
/* 80088A08 00051FC8  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80088A0C 00051FCC  10 43 00 28 */	ps_sub f2, f3, f0
/* 80088A10 00051FD0  E0 7A 80 08 */	psq_l f3, 8(r26), 1, qr0
/* 80088A14 00051FD4  E0 03 80 08 */	psq_l f0, 8(r3), 1, qr0
/* 80088A18 00051FD8  F0 44 00 00 */	psq_st f2, 0(r4), 0, qr0
/* 80088A1C 00051FDC  10 43 00 28 */	ps_sub f2, f3, f0
/* 80088A20 00051FE0  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 80088A24 00051FE4  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 80088A28 00051FE8  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 80088A2C 00051FEC  F0 44 80 08 */	psq_st f2, 8(r4), 1, qr0
/* 80088A30 00051FF0  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 80088A34 00051FF4  C0 41 00 1C */	lfs f2, 0x1c(r1)
/* 80088A38 00051FF8  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 80088A3C 00051FFC  90 1D 00 00 */	stw r0, 0(r29)
/* 80088A40 00052000  80 61 00 30 */	lwz r3, 0x30(r1)
/* 80088A44 00052004  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088A48 00052008  D0 41 00 34 */	stfs f2, 0x34(r1)
/* 80088A4C 0005200C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088A50 00052010  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80088A54 00052014  90 7D 00 04 */	stw r3, 4(r29)
/* 80088A58 00052018  90 1D 00 08 */	stw r0, 8(r29)
/* 80088A5C 0005201C  40 82 00 1C */	bne .L_80088A78
/* 80088A60 00052020  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088A64 00052024  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088A68 00052028  40 82 00 10 */	bne .L_80088A78
/* 80088A6C 0005202C  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088A70 00052030  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088A74 00052034  41 82 00 54 */	beq .L_80088AC8
.L_80088A78:
/* 80088A78 00052038  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088A7C 0005203C  C0 3D 00 00 */	lfs f1, 0(r29)
/* 80088A80 00052040  EC 40 00 32 */	fmuls f2, f0, f0
/* 80088A84 00052044  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088A88 00052048  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80088A8C 0005204C  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80088A90 00052050  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80088A94 00052054  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80088A98 00052058  40 82 00 24 */	bne .L_80088ABC
/* 80088A9C 0005205C  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80088AA0 00052060  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80088AA4 00052064  80 04 00 04 */	lwz r0, 4(r4)
/* 80088AA8 00052068  90 1D 00 04 */	stw r0, 4(r29)
/* 80088AAC 0005206C  90 7D 00 00 */	stw r3, 0(r29)
/* 80088AB0 00052070  80 04 00 08 */	lwz r0, 8(r4)
/* 80088AB4 00052074  90 1D 00 08 */	stw r0, 8(r29)
/* 80088AB8 00052078  48 00 00 10 */	b .L_80088AC8
.L_80088ABC:
/* 80088ABC 0005207C  7F A3 EB 78 */	mr r3, r29
/* 80088AC0 00052080  7F A4 EB 78 */	mr r4, r29
/* 80088AC4 00052084  48 2C 55 ED */	bl PSVECNormalize
.L_80088AC8:
/* 80088AC8 00052088  80 9D 00 00 */	lwz r4, 0(r29)
/* 80088ACC 0005208C  38 60 00 01 */	li r3, 1
/* 80088AD0 00052090  80 1D 00 04 */	lwz r0, 4(r29)
/* 80088AD4 00052094  90 1C 00 1C */	stw r0, 0x1c(r28)
/* 80088AD8 00052098  90 9C 00 18 */	stw r4, 0x18(r28)
/* 80088ADC 0005209C  80 1D 00 08 */	lwz r0, 8(r29)
/* 80088AE0 000520A0  90 1C 00 20 */	stw r0, 0x20(r28)
/* 80088AE4 000520A4  48 00 05 9C */	b .L_80089080
.L_80088AE8:
/* 80088AE8 000520A8  48 3F 43 95 */	bl func_8047CE7C
/* 80088AEC 000520AC  C0 02 8A A8 */	lfs f0, float_80668E28@sda21(r2)
/* 80088AF0 000520B0  90 7C 00 30 */	stw r3, 0x30(r28)
/* 80088AF4 000520B4  D0 1C 00 18 */	stfs f0, 0x18(r28)
/* 80088AF8 000520B8  D0 1C 00 1C */	stfs f0, 0x1c(r28)
/* 80088AFC 000520BC  D0 1C 00 20 */	stfs f0, 0x20(r28)
.L_80088B00:
/* 80088B00 000520C0  81 1C 00 30 */	lwz r8, 0x30(r28)
/* 80088B04 000520C4  2C 08 00 00 */	cmpwi r8, 0
/* 80088B08 000520C8  40 82 00 1C */	bne .L_80088B24
/* 80088B0C 000520CC  C0 02 8A A8 */	lfs f0, float_80668E28@sda21(r2)
/* 80088B10 000520D0  38 60 00 00 */	li r3, 0
/* 80088B14 000520D4  D0 1D 00 00 */	stfs f0, 0(r29)
/* 80088B18 000520D8  D0 1D 00 04 */	stfs f0, 4(r29)
/* 80088B1C 000520DC  D0 1D 00 08 */	stfs f0, 8(r29)
/* 80088B20 000520E0  48 00 05 60 */	b .L_80089080
.L_80088B24:
/* 80088B24 000520E4  2C 08 00 00 */	cmpwi r8, 0
/* 80088B28 000520E8  3B E0 00 00 */	li r31, 0
/* 80088B2C 000520EC  41 82 05 40 */	beq .L_8008906C
/* 80088B30 000520F0  A0 7C 00 42 */	lhz r3, 0x42(r28)
/* 80088B34 000520F4  2C 03 00 00 */	cmpwi r3, 0
/* 80088B38 000520F8  41 82 00 2C */	beq .L_80088B64
/* 80088B3C 000520FC  38 03 FF FF */	addi r0, r3, -1
/* 80088B40 00052100  B0 1C 00 42 */	sth r0, 0x42(r28)
/* 80088B44 00052104  80 9C 00 18 */	lwz r4, 0x18(r28)
/* 80088B48 00052108  38 60 00 01 */	li r3, 1
/* 80088B4C 0005210C  80 1C 00 1C */	lwz r0, 0x1c(r28)
/* 80088B50 00052110  90 1D 00 04 */	stw r0, 4(r29)
/* 80088B54 00052114  90 9D 00 00 */	stw r4, 0(r29)
/* 80088B58 00052118  80 1C 00 20 */	lwz r0, 0x20(r28)
/* 80088B5C 0005211C  90 1D 00 08 */	stw r0, 8(r29)
/* 80088B60 00052120  48 00 05 20 */	b .L_80089080
.L_80088B64:
/* 80088B64 00052124  80 7C 00 34 */	lwz r3, 0x34(r28)
/* 80088B68 00052128  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80088B6C 0005212C  81 83 00 00 */	lwz r12, 0(r3)
/* 80088B70 00052130  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088B74 00052134  7D 89 03 A6 */	mtctr r12
/* 80088B78 00052138  4E 80 04 21 */	bctrl 
/* 80088B7C 0005213C  7C 65 1B 78 */	mr r5, r3
/* 80088B80 00052140  80 7C 00 30 */	lwz r3, 0x30(r28)
/* 80088B84 00052144  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80088B88 00052148  7F A4 EB 78 */	mr r4, r29
/* 80088B8C 0005214C  C0 5C 00 38 */	lfs f2, 0x38(r28)
/* 80088B90 00052150  7F 46 D3 78 */	mr r6, r26
/* 80088B94 00052154  48 3F 47 19 */	bl func_8047D2AC
/* 80088B98 00052158  2C 03 00 00 */	cmpwi r3, 0
/* 80088B9C 0005215C  40 82 02 D8 */	bne .L_80088E74
/* 80088BA0 00052160  2C 1E 00 00 */	cmpwi r30, 0
/* 80088BA4 00052164  3B E0 00 01 */	li r31, 1
/* 80088BA8 00052168  41 82 02 B0 */	beq .L_80088E58
/* 80088BAC 0005216C  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088BB0 00052170  2C 1B 00 00 */	cmpwi r27, 0
/* 80088BB4 00052174  C0 7C 00 18 */	lfs f3, 0x18(r28)
/* 80088BB8 00052178  C0 5C 00 3C */	lfs f2, 0x3c(r28)
/* 80088BBC 0005217C  EC 00 18 28 */	fsubs f0, f0, f3
/* 80088BC0 00052180  C0 3C 00 20 */	lfs f1, 0x20(r28)
/* 80088BC4 00052184  EC 62 18 3A */	fmadds f3, f2, f0, f3
/* 80088BC8 00052188  D0 7C 00 18 */	stfs f3, 0x18(r28)
/* 80088BCC 0005218C  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088BD0 00052190  EC 00 08 28 */	fsubs f0, f0, f1
/* 80088BD4 00052194  EC 42 08 3A */	fmadds f2, f2, f0, f1
/* 80088BD8 00052198  D0 5C 00 20 */	stfs f2, 0x20(r28)
/* 80088BDC 0005219C  41 82 01 E8 */	beq .L_80088DC4
/* 80088BE0 000521A0  D0 61 00 5C */	stfs f3, 0x5c(r1)
/* 80088BE4 000521A4  C0 02 8A A8 */	lfs f0, float_80668E28@sda21(r2)
/* 80088BE8 000521A8  C0 3C 00 1C */	lfs f1, 0x1c(r28)
/* 80088BEC 000521AC  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80088BF0 000521B0  D0 21 00 60 */	stfs f1, 0x60(r1)
/* 80088BF4 000521B4  D0 41 00 64 */	stfs f2, 0x64(r1)
/* 80088BF8 000521B8  40 82 00 14 */	bne .L_80088C0C
/* 80088BFC 000521BC  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80088C00 000521C0  40 82 00 0C */	bne .L_80088C0C
/* 80088C04 000521C4  FC 02 00 00 */	fcmpu cr0, f2, f0
/* 80088C08 000521C8  41 82 01 A0 */	beq .L_80088DA8
.L_80088C0C:
/* 80088C0C 000521CC  C0 01 00 60 */	lfs f0, 0x60(r1)
/* 80088C10 000521D0  C0 21 00 5C */	lfs f1, 0x5c(r1)
/* 80088C14 000521D4  EC 40 00 32 */	fmuls f2, f0, f0
/* 80088C18 000521D8  C0 01 00 64 */	lfs f0, 0x64(r1)
/* 80088C1C 000521DC  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80088C20 000521E0  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80088C24 000521E4  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80088C28 000521E8  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80088C2C 000521EC  40 82 00 24 */	bne .L_80088C50
/* 80088C30 000521F0  3C A0 80 66 */	lis r5, lbl_80659DB0@ha
/* 80088C34 000521F4  84 85 9D B0 */	lwzu r4, lbl_80659DB0@l(r5)
/* 80088C38 000521F8  90 81 00 5C */	stw r4, 0x5c(r1)
/* 80088C3C 000521FC  80 65 00 04 */	lwz r3, 4(r5)
/* 80088C40 00052200  80 05 00 08 */	lwz r0, 8(r5)
/* 80088C44 00052204  90 61 00 60 */	stw r3, 0x60(r1)
/* 80088C48 00052208  90 01 00 64 */	stw r0, 0x64(r1)
/* 80088C4C 0005220C  48 00 00 10 */	b .L_80088C5C
.L_80088C50:
/* 80088C50 00052210  38 61 00 5C */	addi r3, r1, 0x5c
/* 80088C54 00052214  7C 64 1B 78 */	mr r4, r3
/* 80088C58 00052218  48 2C 54 59 */	bl PSVECNormalize
.L_80088C5C:
/* 80088C5C 0005221C  80 7C 00 34 */	lwz r3, 0x34(r28)
/* 80088C60 00052220  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80088C64 00052224  81 83 00 00 */	lwz r12, 0(r3)
/* 80088C68 00052228  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088C6C 0005222C  7D 89 03 A6 */	mtctr r12
/* 80088C70 00052230  4E 80 04 21 */	bctrl 
/* 80088C74 00052234  80 9C 00 34 */	lwz r4, 0x34(r28)
/* 80088C78 00052238  C0 23 00 08 */	lfs f1, 8(r3)
/* 80088C7C 0005223C  80 64 00 28 */	lwz r3, 0x28(r4)
/* 80088C80 00052240  C0 01 00 64 */	lfs f0, 0x64(r1)
/* 80088C84 00052244  81 83 00 00 */	lwz r12, 0(r3)
/* 80088C88 00052248  EF C0 08 2A */	fadds f30, f0, f1
/* 80088C8C 0005224C  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088C90 00052250  7D 89 03 A6 */	mtctr r12
/* 80088C94 00052254  4E 80 04 21 */	bctrl 
/* 80088C98 00052258  80 9C 00 34 */	lwz r4, 0x34(r28)
/* 80088C9C 0005225C  C0 23 00 04 */	lfs f1, 4(r3)
/* 80088CA0 00052260  80 64 00 28 */	lwz r3, 0x28(r4)
/* 80088CA4 00052264  C0 02 8A AC */	lfs f0, float_80668E2C@sda21(r2)
/* 80088CA8 00052268  81 83 00 00 */	lwz r12, 0(r3)
/* 80088CAC 0005226C  EF E0 08 2A */	fadds f31, f0, f1
/* 80088CB0 00052270  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088CB4 00052274  7D 89 03 A6 */	mtctr r12
/* 80088CB8 00052278  4E 80 04 21 */	bctrl 
/* 80088CBC 0005227C  C0 23 00 00 */	lfs f1, 0(r3)
/* 80088CC0 00052280  3C 80 00 04 */	lis r4, 0x00044A05@ha
/* 80088CC4 00052284  C0 01 00 5C */	lfs f0, 0x5c(r1)
/* 80088CC8 00052288  38 61 00 50 */	addi r3, r1, 0x50
/* 80088CCC 0005228C  D3 E1 00 54 */	stfs f31, 0x54(r1)
/* 80088CD0 00052290  38 84 4A 05 */	addi r4, r4, 0x00044A05@l
/* 80088CD4 00052294  EC 00 08 2A */	fadds f0, f0, f1
/* 80088CD8 00052298  C0 22 8A B0 */	lfs f1, float_80668E30@sda21(r2)
/* 80088CDC 0005229C  D3 C1 00 58 */	stfs f30, 0x58(r1)
/* 80088CE0 000522A0  38 A0 00 00 */	li r5, 0
/* 80088CE4 000522A4  C0 42 8A A8 */	lfs f2, float_80668E28@sda21(r2)
/* 80088CE8 000522A8  38 C0 00 00 */	li r6, 0
/* 80088CEC 000522AC  D0 01 00 50 */	stfs f0, 0x50(r1)
/* 80088CF0 000522B0  48 43 56 A9 */	bl func_804BE398
/* 80088CF4 000522B4  2C 03 00 00 */	cmpwi r3, 0
/* 80088CF8 000522B8  40 82 00 30 */	bne .L_80088D28
/* 80088CFC 000522BC  A0 1C 00 40 */	lhz r0, 0x40(r28)
/* 80088D00 000522C0  38 60 00 01 */	li r3, 1
/* 80088D04 000522C4  60 00 00 02 */	ori r0, r0, 2
/* 80088D08 000522C8  B0 1C 00 40 */	sth r0, 0x40(r28)
/* 80088D0C 000522CC  80 9D 00 00 */	lwz r4, 0(r29)
/* 80088D10 000522D0  80 1D 00 04 */	lwz r0, 4(r29)
/* 80088D14 000522D4  90 1C 00 1C */	stw r0, 0x1c(r28)
/* 80088D18 000522D8  90 9C 00 18 */	stw r4, 0x18(r28)
/* 80088D1C 000522DC  80 1D 00 08 */	lwz r0, 8(r29)
/* 80088D20 000522E0  90 1C 00 20 */	stw r0, 0x20(r28)
/* 80088D24 000522E4  48 00 03 5C */	b .L_80089080
.L_80088D28:
/* 80088D28 000522E8  38 61 00 44 */	addi r3, r1, 0x44
/* 80088D2C 000522EC  38 80 00 00 */	li r4, 0
/* 80088D30 000522F0  48 43 57 B1 */	bl func_804BE4E0
/* 80088D34 000522F4  C0 21 00 48 */	lfs f1, 0x48(r1)
/* 80088D38 000522F8  C0 02 D3 50 */	lfs f0, mlib_invsqrt2@sda21(r2)
/* 80088D3C 000522FC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80088D40 00052300  4C 40 13 82 */	cror 2, 0, 2
/* 80088D44 00052304  40 82 00 64 */	bne .L_80088DA8
/* 80088D48 00052308  38 61 00 38 */	addi r3, r1, 0x38
/* 80088D4C 0005230C  38 80 00 00 */	li r4, 0
/* 80088D50 00052310  48 43 57 65 */	bl func_804BE4B4
/* 80088D54 00052314  80 7C 00 34 */	lwz r3, 0x34(r28)
/* 80088D58 00052318  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80088D5C 0005231C  81 83 00 00 */	lwz r12, 0(r3)
/* 80088D60 00052320  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088D64 00052324  7D 89 03 A6 */	mtctr r12
/* 80088D68 00052328  4E 80 04 21 */	bctrl 
/* 80088D6C 0005232C  C0 23 00 04 */	lfs f1, 4(r3)
/* 80088D70 00052330  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 80088D74 00052334  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80088D78 00052338  40 80 00 30 */	bge .L_80088DA8
/* 80088D7C 0005233C  80 9D 00 00 */	lwz r4, 0(r29)
/* 80088D80 00052340  38 60 00 01 */	li r3, 1
/* 80088D84 00052344  80 1D 00 04 */	lwz r0, 4(r29)
/* 80088D88 00052348  90 1C 00 1C */	stw r0, 0x1c(r28)
/* 80088D8C 0005234C  A0 1C 00 40 */	lhz r0, 0x40(r28)
/* 80088D90 00052350  90 9C 00 18 */	stw r4, 0x18(r28)
/* 80088D94 00052354  60 00 00 02 */	ori r0, r0, 2
/* 80088D98 00052358  80 9D 00 08 */	lwz r4, 8(r29)
/* 80088D9C 0005235C  90 9C 00 20 */	stw r4, 0x20(r28)
/* 80088DA0 00052360  B0 1C 00 40 */	sth r0, 0x40(r28)
/* 80088DA4 00052364  48 00 02 DC */	b .L_80089080
.L_80088DA8:
/* 80088DA8 00052368  80 61 00 5C */	lwz r3, 0x5c(r1)
/* 80088DAC 0005236C  80 01 00 60 */	lwz r0, 0x60(r1)
/* 80088DB0 00052370  90 1D 00 04 */	stw r0, 4(r29)
/* 80088DB4 00052374  90 7D 00 00 */	stw r3, 0(r29)
/* 80088DB8 00052378  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80088DBC 0005237C  90 1D 00 08 */	stw r0, 8(r29)
/* 80088DC0 00052380  48 00 02 BC */	b .L_8008907C
.L_80088DC4:
/* 80088DC4 00052384  80 1C 00 1C */	lwz r0, 0x1c(r28)
/* 80088DC8 00052388  80 7C 00 18 */	lwz r3, 0x18(r28)
/* 80088DCC 0005238C  90 7D 00 00 */	stw r3, 0(r29)
/* 80088DD0 00052390  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80088DD4 00052394  90 1D 00 04 */	stw r0, 4(r29)
/* 80088DD8 00052398  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088DDC 0005239C  80 1C 00 20 */	lwz r0, 0x20(r28)
/* 80088DE0 000523A0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088DE4 000523A4  90 1D 00 08 */	stw r0, 8(r29)
/* 80088DE8 000523A8  40 82 00 1C */	bne .L_80088E04
/* 80088DEC 000523AC  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088DF0 000523B0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088DF4 000523B4  40 82 00 10 */	bne .L_80088E04
/* 80088DF8 000523B8  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088DFC 000523BC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088E00 000523C0  41 82 02 7C */	beq .L_8008907C
.L_80088E04:
/* 80088E04 000523C4  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088E08 000523C8  C0 3D 00 00 */	lfs f1, 0(r29)
/* 80088E0C 000523CC  EC 40 00 32 */	fmuls f2, f0, f0
/* 80088E10 000523D0  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088E14 000523D4  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80088E18 000523D8  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80088E1C 000523DC  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80088E20 000523E0  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80088E24 000523E4  40 82 00 24 */	bne .L_80088E48
/* 80088E28 000523E8  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80088E2C 000523EC  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80088E30 000523F0  80 04 00 04 */	lwz r0, 4(r4)
/* 80088E34 000523F4  90 1D 00 04 */	stw r0, 4(r29)
/* 80088E38 000523F8  90 7D 00 00 */	stw r3, 0(r29)
/* 80088E3C 000523FC  80 04 00 08 */	lwz r0, 8(r4)
/* 80088E40 00052400  90 1D 00 08 */	stw r0, 8(r29)
/* 80088E44 00052404  48 00 02 38 */	b .L_8008907C
.L_80088E48:
/* 80088E48 00052408  7F A3 EB 78 */	mr r3, r29
/* 80088E4C 0005240C  7F A4 EB 78 */	mr r4, r29
/* 80088E50 00052410  48 2C 52 61 */	bl PSVECNormalize
/* 80088E54 00052414  48 00 02 28 */	b .L_8008907C
.L_80088E58:
/* 80088E58 00052418  80 7D 00 00 */	lwz r3, 0(r29)
/* 80088E5C 0005241C  80 1D 00 04 */	lwz r0, 4(r29)
/* 80088E60 00052420  90 1C 00 1C */	stw r0, 0x1c(r28)
/* 80088E64 00052424  90 7C 00 18 */	stw r3, 0x18(r28)
/* 80088E68 00052428  80 1D 00 08 */	lwz r0, 8(r29)
/* 80088E6C 0005242C  90 1C 00 20 */	stw r0, 0x20(r28)
/* 80088E70 00052430  48 00 02 0C */	b .L_8008907C
.L_80088E74:
/* 80088E74 00052434  2C 03 00 01 */	cmpwi r3, 1
/* 80088E78 00052438  40 82 00 2C */	bne .L_80088EA4
/* 80088E7C 0005243C  80 9D 00 00 */	lwz r4, 0(r29)
/* 80088E80 00052440  38 00 00 1E */	li r0, 0x1e
/* 80088E84 00052444  80 7D 00 04 */	lwz r3, 4(r29)
/* 80088E88 00052448  3B E0 00 01 */	li r31, 1
/* 80088E8C 0005244C  90 7C 00 1C */	stw r3, 0x1c(r28)
/* 80088E90 00052450  90 9C 00 18 */	stw r4, 0x18(r28)
/* 80088E94 00052454  80 7D 00 08 */	lwz r3, 8(r29)
/* 80088E98 00052458  90 7C 00 20 */	stw r3, 0x20(r28)
/* 80088E9C 0005245C  B0 1C 00 42 */	sth r0, 0x42(r28)
/* 80088EA0 00052460  48 00 01 DC */	b .L_8008907C
.L_80088EA4:
/* 80088EA4 00052464  80 7C 00 34 */	lwz r3, 0x34(r28)
/* 80088EA8 00052468  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80088EAC 0005246C  81 83 00 00 */	lwz r12, 0(r3)
/* 80088EB0 00052470  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80088EB4 00052474  7D 89 03 A6 */	mtctr r12
/* 80088EB8 00052478  4E 80 04 21 */	bctrl 
/* 80088EBC 0005247C  E0 7A 00 00 */	psq_l f3, 0(r26), 0, qr0
/* 80088EC0 00052480  38 81 00 08 */	addi r4, r1, 8
/* 80088EC4 00052484  E0 03 00 00 */	psq_l f0, 0(r3), 0, qr0
/* 80088EC8 00052488  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80088ECC 0005248C  10 43 00 28 */	ps_sub f2, f3, f0
/* 80088ED0 00052490  E0 7A 80 08 */	psq_l f3, 8(r26), 1, qr0
/* 80088ED4 00052494  E0 03 80 08 */	psq_l f0, 8(r3), 1, qr0
/* 80088ED8 00052498  F0 44 00 00 */	psq_st f2, 0(r4), 0, qr0
/* 80088EDC 0005249C  10 43 00 28 */	ps_sub f2, f3, f0
/* 80088EE0 000524A0  C0 01 00 08 */	lfs f0, 8(r1)
/* 80088EE4 000524A4  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 80088EE8 000524A8  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80088EEC 000524AC  F0 44 80 08 */	psq_st f2, 8(r4), 1, qr0
/* 80088EF0 000524B0  80 01 00 20 */	lwz r0, 0x20(r1)
/* 80088EF4 000524B4  C0 41 00 10 */	lfs f2, 0x10(r1)
/* 80088EF8 000524B8  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 80088EFC 000524BC  90 1D 00 00 */	stw r0, 0(r29)
/* 80088F00 000524C0  80 61 00 24 */	lwz r3, 0x24(r1)
/* 80088F04 000524C4  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088F08 000524C8  D0 41 00 28 */	stfs f2, 0x28(r1)
/* 80088F0C 000524CC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088F10 000524D0  80 01 00 28 */	lwz r0, 0x28(r1)
/* 80088F14 000524D4  90 7D 00 04 */	stw r3, 4(r29)
/* 80088F18 000524D8  90 1D 00 08 */	stw r0, 8(r29)
/* 80088F1C 000524DC  40 82 00 1C */	bne .L_80088F38
/* 80088F20 000524E0  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088F24 000524E4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088F28 000524E8  40 82 00 10 */	bne .L_80088F38
/* 80088F2C 000524EC  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088F30 000524F0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088F34 000524F4  41 82 00 54 */	beq .L_80088F88
.L_80088F38:
/* 80088F38 000524F8  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088F3C 000524FC  C0 3D 00 00 */	lfs f1, 0(r29)
/* 80088F40 00052500  EC 40 00 32 */	fmuls f2, f0, f0
/* 80088F44 00052504  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088F48 00052508  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80088F4C 0005250C  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80088F50 00052510  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80088F54 00052514  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80088F58 00052518  40 82 00 24 */	bne .L_80088F7C
/* 80088F5C 0005251C  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80088F60 00052520  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80088F64 00052524  80 04 00 04 */	lwz r0, 4(r4)
/* 80088F68 00052528  90 1D 00 04 */	stw r0, 4(r29)
/* 80088F6C 0005252C  90 7D 00 00 */	stw r3, 0(r29)
/* 80088F70 00052530  80 04 00 08 */	lwz r0, 8(r4)
/* 80088F74 00052534  90 1D 00 08 */	stw r0, 8(r29)
/* 80088F78 00052538  48 00 00 10 */	b .L_80088F88
.L_80088F7C:
/* 80088F7C 0005253C  7F A3 EB 78 */	mr r3, r29
/* 80088F80 00052540  7F A4 EB 78 */	mr r4, r29
/* 80088F84 00052544  48 2C 51 2D */	bl PSVECNormalize
.L_80088F88:
/* 80088F88 00052548  2C 1E 00 00 */	cmpwi r30, 0
/* 80088F8C 0005254C  41 82 00 C4 */	beq .L_80089050
/* 80088F90 00052550  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088F94 00052554  C0 9C 00 18 */	lfs f4, 0x18(r28)
/* 80088F98 00052558  C0 7C 00 3C */	lfs f3, 0x3c(r28)
/* 80088F9C 0005255C  EC 00 20 28 */	fsubs f0, f0, f4
/* 80088FA0 00052560  C0 5C 00 20 */	lfs f2, 0x20(r28)
/* 80088FA4 00052564  80 1C 00 1C */	lwz r0, 0x1c(r28)
/* 80088FA8 00052568  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80088FAC 0005256C  EC 03 20 3A */	fmadds f0, f3, f0, f4
/* 80088FB0 00052570  D0 1C 00 18 */	stfs f0, 0x18(r28)
/* 80088FB4 00052574  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088FB8 00052578  80 7C 00 18 */	lwz r3, 0x18(r28)
/* 80088FBC 0005257C  EC 00 10 28 */	fsubs f0, f0, f2
/* 80088FC0 00052580  EC 03 10 3A */	fmadds f0, f3, f0, f2
/* 80088FC4 00052584  D0 1C 00 20 */	stfs f0, 0x20(r28)
/* 80088FC8 00052588  90 7D 00 00 */	stw r3, 0(r29)
/* 80088FCC 0005258C  90 1D 00 04 */	stw r0, 4(r29)
/* 80088FD0 00052590  C0 1D 00 00 */	lfs f0, 0(r29)
/* 80088FD4 00052594  80 1C 00 20 */	lwz r0, 0x20(r28)
/* 80088FD8 00052598  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088FDC 0005259C  90 1D 00 08 */	stw r0, 8(r29)
/* 80088FE0 000525A0  40 82 00 1C */	bne .L_80088FFC
/* 80088FE4 000525A4  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80088FE8 000525A8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088FEC 000525AC  40 82 00 10 */	bne .L_80088FFC
/* 80088FF0 000525B0  C0 1D 00 08 */	lfs f0, 8(r29)
/* 80088FF4 000525B4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80088FF8 000525B8  41 82 00 84 */	beq .L_8008907C
.L_80088FFC:
/* 80088FFC 000525BC  C0 1D 00 04 */	lfs f0, 4(r29)
/* 80089000 000525C0  C0 3D 00 00 */	lfs f1, 0(r29)
/* 80089004 000525C4  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089008 000525C8  C0 1D 00 08 */	lfs f0, 8(r29)
/* 8008900C 000525CC  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80089010 000525D0  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089014 000525D4  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089018 000525D8  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 8008901C 000525DC  40 82 00 24 */	bne .L_80089040
/* 80089020 000525E0  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80089024 000525E4  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80089028 000525E8  80 04 00 04 */	lwz r0, 4(r4)
/* 8008902C 000525EC  90 1D 00 04 */	stw r0, 4(r29)
/* 80089030 000525F0  90 7D 00 00 */	stw r3, 0(r29)
/* 80089034 000525F4  80 04 00 08 */	lwz r0, 8(r4)
/* 80089038 000525F8  90 1D 00 08 */	stw r0, 8(r29)
/* 8008903C 000525FC  48 00 00 40 */	b .L_8008907C
.L_80089040:
/* 80089040 00052600  7F A3 EB 78 */	mr r3, r29
/* 80089044 00052604  7F A4 EB 78 */	mr r4, r29
/* 80089048 00052608  48 2C 50 69 */	bl PSVECNormalize
/* 8008904C 0005260C  48 00 00 30 */	b .L_8008907C
.L_80089050:
/* 80089050 00052610  80 7D 00 00 */	lwz r3, 0(r29)
/* 80089054 00052614  80 1D 00 04 */	lwz r0, 4(r29)
/* 80089058 00052618  90 1C 00 1C */	stw r0, 0x1c(r28)
/* 8008905C 0005261C  90 7C 00 18 */	stw r3, 0x18(r28)
/* 80089060 00052620  80 1D 00 08 */	lwz r0, 8(r29)
/* 80089064 00052624  90 1C 00 20 */	stw r0, 0x20(r28)
/* 80089068 00052628  48 00 00 14 */	b .L_8008907C
.L_8008906C:
/* 8008906C 0005262C  C0 02 8A A8 */	lfs f0, float_80668E28@sda21(r2)
/* 80089070 00052630  D0 1D 00 00 */	stfs f0, 0(r29)
/* 80089074 00052634  D0 1D 00 04 */	stfs f0, 4(r29)
/* 80089078 00052638  D0 1D 00 08 */	stfs f0, 8(r29)
.L_8008907C:
/* 8008907C 0005263C  7F E3 FB 78 */	mr r3, r31
.L_80089080:
/* 80089080 00052640  39 61 00 80 */	addi r11, r1, 0x80
/* 80089084 00052644  E3 E1 00 98 */	psq_l f31, 152(r1), 0, qr0
/* 80089088 00052648  CB E1 00 90 */	lfd f31, 0x90(r1)
/* 8008908C 0005264C  E3 C1 00 88 */	psq_l f30, 136(r1), 0, qr0
/* 80089090 00052650  CB C1 00 80 */	lfd f30, 0x80(r1)
/* 80089094 00052654  48 23 11 09 */	bl _restgpr_26
/* 80089098 00052658  80 01 00 A4 */	lwz r0, 0xa4(r1)
/* 8008909C 0005265C  7C 08 03 A6 */	mtlr r0
/* 800890A0 00052660  38 21 00 A0 */	addi r1, r1, 0xa0
/* 800890A4 00052664  4E 80 00 20 */	blr 

.global func_800890A8
func_800890A8:
/* 800890A8 00052668  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800890AC 0005266C  7C 08 02 A6 */	mflr r0
/* 800890B0 00052670  90 01 00 44 */	stw r0, 0x44(r1)
/* 800890B4 00052674  39 61 00 40 */	addi r11, r1, 0x40
/* 800890B8 00052678  48 23 10 9D */	bl _savegpr_27
/* 800890BC 0005267C  80 03 00 30 */	lwz r0, 0x30(r3)
/* 800890C0 00052680  7C 7D 1B 78 */	mr r29, r3
/* 800890C4 00052684  7C 9E 23 78 */	mr r30, r4
/* 800890C8 00052688  7C BB 2B 78 */	mr r27, r5
/* 800890CC 0005268C  2C 00 00 00 */	cmpwi r0, 0
/* 800890D0 00052690  7C DC 33 78 */	mr r28, r6
/* 800890D4 00052694  7C FF 3B 78 */	mr r31, r7
/* 800890D8 00052698  40 82 00 44 */	bne .L_8008911C
/* 800890DC 0005269C  4B FF A1 BD */	bl func_80083298
/* 800890E0 000526A0  2C 03 00 00 */	cmpwi r3, 0
/* 800890E4 000526A4  41 82 00 38 */	beq .L_8008911C
/* 800890E8 000526A8  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 800890EC 000526AC  41 82 00 30 */	beq .L_8008911C
/* 800890F0 000526B0  80 03 00 00 */	lwz r0, 0(r3)
/* 800890F4 000526B4  2C 00 00 00 */	cmpwi r0, 0
/* 800890F8 000526B8  40 82 00 0C */	bne .L_80089104
/* 800890FC 000526BC  38 00 00 00 */	li r0, 0
/* 80089100 000526C0  48 00 00 20 */	b .L_80089120
.L_80089104:
/* 80089104 000526C4  48 3F 3D 79 */	bl func_8047CE7C
/* 80089108 000526C8  2C 03 00 00 */	cmpwi r3, 0
/* 8008910C 000526CC  90 7D 00 30 */	stw r3, 0x30(r29)
/* 80089110 000526D0  40 82 00 0C */	bne .L_8008911C
/* 80089114 000526D4  38 00 00 00 */	li r0, 0
/* 80089118 000526D8  48 00 00 08 */	b .L_80089120
.L_8008911C:
/* 8008911C 000526DC  38 00 00 01 */	li r0, 1
.L_80089120:
/* 80089120 000526E0  2C 00 00 00 */	cmpwi r0, 0
/* 80089124 000526E4  41 82 00 48 */	beq .L_8008916C
/* 80089128 000526E8  80 7D 00 34 */	lwz r3, 0x34(r29)
/* 8008912C 000526EC  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089130 000526F0  81 83 00 00 */	lwz r12, 0(r3)
/* 80089134 000526F4  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089138 000526F8  7D 89 03 A6 */	mtctr r12
/* 8008913C 000526FC  4E 80 04 21 */	bctrl 
/* 80089140 00052700  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089144 00052704  7C 64 1B 78 */	mr r4, r3
/* 80089148 00052708  80 7D 00 30 */	lwz r3, 0x30(r29)
/* 8008914C 0005270C  7F 85 E3 78 */	mr r5, r28
/* 80089150 00052710  FC 40 08 90 */	fmr f2, f1
/* 80089154 00052714  38 C0 00 01 */	li r6, 1
/* 80089158 00052718  48 3F 4B F5 */	bl func_8047DD4C
/* 8008915C 0005271C  2C 03 00 00 */	cmpwi r3, 0
/* 80089160 00052720  41 82 00 0C */	beq .L_8008916C
/* 80089164 00052724  38 00 00 01 */	li r0, 1
/* 80089168 00052728  48 00 00 08 */	b .L_80089170
.L_8008916C:
/* 8008916C 0005272C  38 00 00 00 */	li r0, 0
.L_80089170:
/* 80089170 00052730  2C 00 00 00 */	cmpwi r0, 0
/* 80089174 00052734  41 82 01 EC */	beq .L_80089360
/* 80089178 00052738  38 00 00 01 */	li r0, 1
/* 8008917C 0005273C  98 1B 00 00 */	stb r0, 0(r27)
/* 80089180 00052740  80 7D 00 34 */	lwz r3, 0x34(r29)
/* 80089184 00052744  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089188 00052748  81 83 00 00 */	lwz r12, 0(r3)
/* 8008918C 0005274C  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089190 00052750  7D 89 03 A6 */	mtctr r12
/* 80089194 00052754  4E 80 04 21 */	bctrl 
/* 80089198 00052758  E0 7C 00 00 */	psq_l f3, 0(r28), 0, qr0
/* 8008919C 0005275C  38 81 00 08 */	addi r4, r1, 8
/* 800891A0 00052760  E0 03 00 00 */	psq_l f0, 0(r3), 0, qr0
/* 800891A4 00052764  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 800891A8 00052768  10 43 00 28 */	ps_sub f2, f3, f0
/* 800891AC 0005276C  E0 7C 80 08 */	psq_l f3, 8(r28), 1, qr0
/* 800891B0 00052770  E0 03 80 08 */	psq_l f0, 8(r3), 1, qr0
/* 800891B4 00052774  F0 44 00 00 */	psq_st f2, 0(r4), 0, qr0
/* 800891B8 00052778  10 43 00 28 */	ps_sub f2, f3, f0
/* 800891BC 0005277C  C0 01 00 08 */	lfs f0, 8(r1)
/* 800891C0 00052780  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 800891C4 00052784  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 800891C8 00052788  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800891CC 0005278C  F0 44 80 08 */	psq_st f2, 8(r4), 1, qr0
/* 800891D0 00052790  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800891D4 00052794  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 800891D8 00052798  90 1E 00 00 */	stw r0, 0(r30)
/* 800891DC 0005279C  80 01 00 18 */	lwz r0, 0x18(r1)
/* 800891E0 000527A0  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 800891E4 000527A4  C0 1E 00 00 */	lfs f0, 0(r30)
/* 800891E8 000527A8  90 1E 00 04 */	stw r0, 4(r30)
/* 800891EC 000527AC  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800891F0 000527B0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800891F4 000527B4  90 1E 00 08 */	stw r0, 8(r30)
/* 800891F8 000527B8  D0 3E 00 04 */	stfs f1, 4(r30)
/* 800891FC 000527BC  40 82 00 10 */	bne .L_8008920C
/* 80089200 000527C0  C0 1E 00 08 */	lfs f0, 8(r30)
/* 80089204 000527C4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089208 000527C8  41 82 01 28 */	beq .L_80089330
.L_8008920C:
/* 8008920C 000527CC  C0 1E 00 04 */	lfs f0, 4(r30)
/* 80089210 000527D0  C0 3E 00 00 */	lfs f1, 0(r30)
/* 80089214 000527D4  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089218 000527D8  C0 1E 00 08 */	lfs f0, 8(r30)
/* 8008921C 000527DC  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80089220 000527E0  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089224 000527E4  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089228 000527E8  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 8008922C 000527EC  40 82 00 24 */	bne .L_80089250
/* 80089230 000527F0  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80089234 000527F4  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80089238 000527F8  80 04 00 04 */	lwz r0, 4(r4)
/* 8008923C 000527FC  90 1E 00 04 */	stw r0, 4(r30)
/* 80089240 00052800  90 7E 00 00 */	stw r3, 0(r30)
/* 80089244 00052804  80 04 00 08 */	lwz r0, 8(r4)
/* 80089248 00052808  90 1E 00 08 */	stw r0, 8(r30)
/* 8008924C 0005280C  48 00 00 10 */	b .L_8008925C
.L_80089250:
/* 80089250 00052810  7F C3 F3 78 */	mr r3, r30
/* 80089254 00052814  7F C4 F3 78 */	mr r4, r30
/* 80089258 00052818  48 2C 4E 59 */	bl PSVECNormalize
.L_8008925C:
/* 8008925C 0005281C  2C 1F 00 00 */	cmpwi r31, 0
/* 80089260 00052820  41 82 00 B4 */	beq .L_80089314
/* 80089264 00052824  C0 82 8A A8 */	lfs f4, float_80668E28@sda21(r2)
/* 80089268 00052828  D0 9D 00 1C */	stfs f4, 0x1c(r29)
/* 8008926C 0005282C  C0 7D 00 18 */	lfs f3, 0x18(r29)
/* 80089270 00052830  C0 1E 00 00 */	lfs f0, 0(r30)
/* 80089274 00052834  C0 5D 00 3C */	lfs f2, 0x3c(r29)
/* 80089278 00052838  EC 00 18 28 */	fsubs f0, f0, f3
/* 8008927C 0005283C  C0 3D 00 20 */	lfs f1, 0x20(r29)
/* 80089280 00052840  EC 02 18 3A */	fmadds f0, f2, f0, f3
/* 80089284 00052844  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 80089288 00052848  FC 00 20 00 */	fcmpu cr0, f0, f4
/* 8008928C 0005284C  C0 1E 00 08 */	lfs f0, 8(r30)
/* 80089290 00052850  EC 00 08 28 */	fsubs f0, f0, f1
/* 80089294 00052854  EC 02 08 3A */	fmadds f0, f2, f0, f1
/* 80089298 00052858  D0 1D 00 20 */	stfs f0, 0x20(r29)
/* 8008929C 0005285C  40 82 00 0C */	bne .L_800892A8
/* 800892A0 00052860  FC 00 20 00 */	fcmpu cr0, f0, f4
/* 800892A4 00052864  41 82 00 B4 */	beq .L_80089358
.L_800892A8:
/* 800892A8 00052868  C0 1D 00 1C */	lfs f0, 0x1c(r29)
/* 800892AC 0005286C  C0 3D 00 18 */	lfs f1, 0x18(r29)
/* 800892B0 00052870  EC 40 00 32 */	fmuls f2, f0, f0
/* 800892B4 00052874  C0 1D 00 20 */	lfs f0, 0x20(r29)
/* 800892B8 00052878  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 800892BC 0005287C  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 800892C0 00052880  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 800892C4 00052884  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 800892C8 00052888  40 82 00 24 */	bne .L_800892EC
/* 800892CC 0005288C  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 800892D0 00052890  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 800892D4 00052894  80 04 00 04 */	lwz r0, 4(r4)
/* 800892D8 00052898  90 1D 00 1C */	stw r0, 0x1c(r29)
/* 800892DC 0005289C  90 7D 00 18 */	stw r3, 0x18(r29)
/* 800892E0 000528A0  80 04 00 08 */	lwz r0, 8(r4)
/* 800892E4 000528A4  90 1D 00 20 */	stw r0, 0x20(r29)
/* 800892E8 000528A8  48 00 00 10 */	b .L_800892F8
.L_800892EC:
/* 800892EC 000528AC  38 7D 00 18 */	addi r3, r29, 0x18
/* 800892F0 000528B0  7C 64 1B 78 */	mr r4, r3
/* 800892F4 000528B4  48 2C 4D BD */	bl PSVECNormalize
.L_800892F8:
/* 800892F8 000528B8  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 800892FC 000528BC  80 1D 00 1C */	lwz r0, 0x1c(r29)
/* 80089300 000528C0  90 1E 00 04 */	stw r0, 4(r30)
/* 80089304 000528C4  90 7E 00 00 */	stw r3, 0(r30)
/* 80089308 000528C8  80 1D 00 20 */	lwz r0, 0x20(r29)
/* 8008930C 000528CC  90 1E 00 08 */	stw r0, 8(r30)
/* 80089310 000528D0  48 00 00 48 */	b .L_80089358
.L_80089314:
/* 80089314 000528D4  80 7E 00 00 */	lwz r3, 0(r30)
/* 80089318 000528D8  80 1E 00 04 */	lwz r0, 4(r30)
/* 8008931C 000528DC  90 1D 00 1C */	stw r0, 0x1c(r29)
/* 80089320 000528E0  90 7D 00 18 */	stw r3, 0x18(r29)
/* 80089324 000528E4  80 1E 00 08 */	lwz r0, 8(r30)
/* 80089328 000528E8  90 1D 00 20 */	stw r0, 0x20(r29)
/* 8008932C 000528EC  48 00 00 2C */	b .L_80089358
.L_80089330:
/* 80089330 000528F0  D0 3E 00 00 */	stfs f1, 0(r30)
/* 80089334 000528F4  C0 02 8A AC */	lfs f0, float_80668E2C@sda21(r2)
/* 80089338 000528F8  D0 3E 00 04 */	stfs f1, 4(r30)
/* 8008933C 000528FC  80 7E 00 00 */	lwz r3, 0(r30)
/* 80089340 00052900  D0 1E 00 08 */	stfs f0, 8(r30)
/* 80089344 00052904  80 1E 00 04 */	lwz r0, 4(r30)
/* 80089348 00052908  90 1D 00 1C */	stw r0, 0x1c(r29)
/* 8008934C 0005290C  90 7D 00 18 */	stw r3, 0x18(r29)
/* 80089350 00052910  80 1E 00 08 */	lwz r0, 8(r30)
/* 80089354 00052914  90 1D 00 20 */	stw r0, 0x20(r29)
.L_80089358:
/* 80089358 00052918  38 60 00 01 */	li r3, 1
/* 8008935C 0005291C  48 00 00 24 */	b .L_80089380
.L_80089360:
/* 80089360 00052920  38 00 00 00 */	li r0, 0
/* 80089364 00052924  98 1B 00 00 */	stb r0, 0(r27)
/* 80089368 00052928  7F A3 EB 78 */	mr r3, r29
/* 8008936C 0005292C  7F C4 F3 78 */	mr r4, r30
/* 80089370 00052930  7F 85 E3 78 */	mr r5, r28
/* 80089374 00052934  7F E6 FB 78 */	mr r6, r31
/* 80089378 00052938  38 E0 00 00 */	li r7, 0
/* 8008937C 0005293C  4B FF F5 F9 */	bl func_80088974
.L_80089380:
/* 80089380 00052940  39 61 00 40 */	addi r11, r1, 0x40
/* 80089384 00052944  48 23 0E 1D */	bl _restgpr_27
/* 80089388 00052948  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8008938C 0005294C  7C 08 03 A6 */	mtlr r0
/* 80089390 00052950  38 21 00 40 */	addi r1, r1, 0x40
/* 80089394 00052954  4E 80 00 20 */	blr 

.global func_80089398
func_80089398:
/* 80089398 00052958  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 8008939C 0005295C  7C 08 02 A6 */	mflr r0
/* 800893A0 00052960  90 01 00 34 */	stw r0, 0x34(r1)
/* 800893A4 00052964  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 800893A8 00052968  7C 9F 23 78 */	mr r31, r4
/* 800893AC 0005296C  93 C1 00 28 */	stw r30, 0x28(r1)
/* 800893B0 00052970  7C 7E 1B 78 */	mr r30, r3
/* 800893B4 00052974  93 A1 00 24 */	stw r29, 0x24(r1)
/* 800893B8 00052978  7C DD 33 78 */	mr r29, r6
/* 800893BC 0005297C  93 81 00 20 */	stw r28, 0x20(r1)
/* 800893C0 00052980  7C BC 2B 78 */	mr r28, r5
/* 800893C4 00052984  80 E3 00 34 */	lwz r7, 0x34(r3)
/* 800893C8 00052988  80 67 00 28 */	lwz r3, 0x28(r7)
/* 800893CC 0005298C  81 83 00 00 */	lwz r12, 0(r3)
/* 800893D0 00052990  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 800893D4 00052994  7D 89 03 A6 */	mtctr r12
/* 800893D8 00052998  4E 80 04 21 */	bctrl 
/* 800893DC 0005299C  E0 7C 00 00 */	psq_l f3, 0(r28), 0, qr0
/* 800893E0 000529A0  38 81 00 08 */	addi r4, r1, 8
/* 800893E4 000529A4  E0 03 00 00 */	psq_l f0, 0(r3), 0, qr0
/* 800893E8 000529A8  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 800893EC 000529AC  10 43 00 28 */	ps_sub f2, f3, f0
/* 800893F0 000529B0  E0 7C 80 08 */	psq_l f3, 8(r28), 1, qr0
/* 800893F4 000529B4  E0 03 80 08 */	psq_l f0, 8(r3), 1, qr0
/* 800893F8 000529B8  F0 44 00 00 */	psq_st f2, 0(r4), 0, qr0
/* 800893FC 000529BC  10 43 00 28 */	ps_sub f2, f3, f0
/* 80089400 000529C0  C0 01 00 08 */	lfs f0, 8(r1)
/* 80089404 000529C4  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80089408 000529C8  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 8008940C 000529CC  F0 44 80 08 */	psq_st f2, 8(r4), 1, qr0
/* 80089410 000529D0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80089414 000529D4  C0 41 00 10 */	lfs f2, 0x10(r1)
/* 80089418 000529D8  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 8008941C 000529DC  90 1F 00 00 */	stw r0, 0(r31)
/* 80089420 000529E0  80 61 00 18 */	lwz r3, 0x18(r1)
/* 80089424 000529E4  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80089428 000529E8  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 8008942C 000529EC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089430 000529F0  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80089434 000529F4  90 7F 00 04 */	stw r3, 4(r31)
/* 80089438 000529F8  90 1F 00 08 */	stw r0, 8(r31)
/* 8008943C 000529FC  40 82 00 1C */	bne .L_80089458
/* 80089440 00052A00  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80089444 00052A04  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089448 00052A08  40 82 00 10 */	bne .L_80089458
/* 8008944C 00052A0C  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089450 00052A10  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089454 00052A14  41 82 00 54 */	beq .L_800894A8
.L_80089458:
/* 80089458 00052A18  C0 1F 00 04 */	lfs f0, 4(r31)
/* 8008945C 00052A1C  C0 3F 00 00 */	lfs f1, 0(r31)
/* 80089460 00052A20  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089464 00052A24  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089468 00052A28  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 8008946C 00052A2C  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089470 00052A30  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089474 00052A34  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80089478 00052A38  40 82 00 24 */	bne .L_8008949C
/* 8008947C 00052A3C  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80089480 00052A40  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80089484 00052A44  80 04 00 04 */	lwz r0, 4(r4)
/* 80089488 00052A48  90 1F 00 04 */	stw r0, 4(r31)
/* 8008948C 00052A4C  90 7F 00 00 */	stw r3, 0(r31)
/* 80089490 00052A50  80 04 00 08 */	lwz r0, 8(r4)
/* 80089494 00052A54  90 1F 00 08 */	stw r0, 8(r31)
/* 80089498 00052A58  48 00 00 10 */	b .L_800894A8
.L_8008949C:
/* 8008949C 00052A5C  7F E3 FB 78 */	mr r3, r31
/* 800894A0 00052A60  7F E4 FB 78 */	mr r4, r31
/* 800894A4 00052A64  48 2C 4C 0D */	bl PSVECNormalize
.L_800894A8:
/* 800894A8 00052A68  2C 1D 00 00 */	cmpwi r29, 0
/* 800894AC 00052A6C  41 82 00 C4 */	beq .L_80089570
/* 800894B0 00052A70  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800894B4 00052A74  C0 9E 00 18 */	lfs f4, 0x18(r30)
/* 800894B8 00052A78  C0 7E 00 3C */	lfs f3, 0x3c(r30)
/* 800894BC 00052A7C  EC 00 20 28 */	fsubs f0, f0, f4
/* 800894C0 00052A80  C0 5E 00 20 */	lfs f2, 0x20(r30)
/* 800894C4 00052A84  80 1E 00 1C */	lwz r0, 0x1c(r30)
/* 800894C8 00052A88  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 800894CC 00052A8C  EC 03 20 3A */	fmadds f0, f3, f0, f4
/* 800894D0 00052A90  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 800894D4 00052A94  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800894D8 00052A98  80 7E 00 18 */	lwz r3, 0x18(r30)
/* 800894DC 00052A9C  EC 00 10 28 */	fsubs f0, f0, f2
/* 800894E0 00052AA0  EC 03 10 3A */	fmadds f0, f3, f0, f2
/* 800894E4 00052AA4  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 800894E8 00052AA8  90 7F 00 00 */	stw r3, 0(r31)
/* 800894EC 00052AAC  90 1F 00 04 */	stw r0, 4(r31)
/* 800894F0 00052AB0  C0 1F 00 00 */	lfs f0, 0(r31)
/* 800894F4 00052AB4  80 1E 00 20 */	lwz r0, 0x20(r30)
/* 800894F8 00052AB8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800894FC 00052ABC  90 1F 00 08 */	stw r0, 8(r31)
/* 80089500 00052AC0  40 82 00 1C */	bne .L_8008951C
/* 80089504 00052AC4  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80089508 00052AC8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8008950C 00052ACC  40 82 00 10 */	bne .L_8008951C
/* 80089510 00052AD0  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089514 00052AD4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089518 00052AD8  41 82 00 70 */	beq .L_80089588
.L_8008951C:
/* 8008951C 00052ADC  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80089520 00052AE0  C0 3F 00 00 */	lfs f1, 0(r31)
/* 80089524 00052AE4  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089528 00052AE8  C0 1F 00 08 */	lfs f0, 8(r31)
/* 8008952C 00052AEC  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80089530 00052AF0  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089534 00052AF4  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089538 00052AF8  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 8008953C 00052AFC  40 82 00 24 */	bne .L_80089560
/* 80089540 00052B00  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80089544 00052B04  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80089548 00052B08  80 04 00 04 */	lwz r0, 4(r4)
/* 8008954C 00052B0C  90 1F 00 04 */	stw r0, 4(r31)
/* 80089550 00052B10  90 7F 00 00 */	stw r3, 0(r31)
/* 80089554 00052B14  80 04 00 08 */	lwz r0, 8(r4)
/* 80089558 00052B18  90 1F 00 08 */	stw r0, 8(r31)
/* 8008955C 00052B1C  48 00 00 2C */	b .L_80089588
.L_80089560:
/* 80089560 00052B20  7F E3 FB 78 */	mr r3, r31
/* 80089564 00052B24  7F E4 FB 78 */	mr r4, r31
/* 80089568 00052B28  48 2C 4B 49 */	bl PSVECNormalize
/* 8008956C 00052B2C  48 00 00 1C */	b .L_80089588
.L_80089570:
/* 80089570 00052B30  80 7F 00 00 */	lwz r3, 0(r31)
/* 80089574 00052B34  80 1F 00 04 */	lwz r0, 4(r31)
/* 80089578 00052B38  90 1E 00 1C */	stw r0, 0x1c(r30)
/* 8008957C 00052B3C  90 7E 00 18 */	stw r3, 0x18(r30)
/* 80089580 00052B40  80 1F 00 08 */	lwz r0, 8(r31)
/* 80089584 00052B44  90 1E 00 20 */	stw r0, 0x20(r30)
.L_80089588:
/* 80089588 00052B48  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8008958C 00052B4C  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 80089590 00052B50  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 80089594 00052B54  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 80089598 00052B58  83 81 00 20 */	lwz r28, 0x20(r1)
/* 8008959C 00052B5C  7C 08 03 A6 */	mtlr r0
/* 800895A0 00052B60  38 21 00 30 */	addi r1, r1, 0x30
/* 800895A4 00052B64  4E 80 00 20 */	blr 

.global func_800895A8
func_800895A8:
/* 800895A8 00052B68  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800895AC 00052B6C  7C 08 02 A6 */	mflr r0
/* 800895B0 00052B70  90 01 00 14 */	stw r0, 0x14(r1)
/* 800895B4 00052B74  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800895B8 00052B78  7C 7F 1B 78 */	mr r31, r3
/* 800895BC 00052B7C  A0 83 00 40 */	lhz r4, 0x40(r3)
/* 800895C0 00052B80  54 80 07 FF */	clrlwi. r0, r4, 0x1f
/* 800895C4 00052B84  40 82 00 50 */	bne .L_80089614
/* 800895C8 00052B88  60 80 00 01 */	ori r0, r4, 1
/* 800895CC 00052B8C  B0 03 00 40 */	sth r0, 0x40(r3)
/* 800895D0 00052B90  80 63 00 34 */	lwz r3, 0x34(r3)
/* 800895D4 00052B94  80 63 00 28 */	lwz r3, 0x28(r3)
/* 800895D8 00052B98  81 83 00 00 */	lwz r12, 0(r3)
/* 800895DC 00052B9C  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 800895E0 00052BA0  7D 89 03 A6 */	mtctr r12
/* 800895E4 00052BA4  4E 80 04 21 */	bctrl 
/* 800895E8 00052BA8  80 83 00 00 */	lwz r4, 0(r3)
/* 800895EC 00052BAC  80 03 00 04 */	lwz r0, 4(r3)
/* 800895F0 00052BB0  90 1F 00 04 */	stw r0, 4(r31)
/* 800895F4 00052BB4  90 9F 00 00 */	stw r4, 0(r31)
/* 800895F8 00052BB8  80 03 00 08 */	lwz r0, 8(r3)
/* 800895FC 00052BBC  7F E3 FB 78 */	mr r3, r31
/* 80089600 00052BC0  90 1F 00 08 */	stw r0, 8(r31)
/* 80089604 00052BC4  81 9F 00 48 */	lwz r12, 0x48(r31)
/* 80089608 00052BC8  81 8C 00 08 */	lwz r12, 8(r12)
/* 8008960C 00052BCC  7D 89 03 A6 */	mtctr r12
/* 80089610 00052BD0  4E 80 04 21 */	bctrl 
.L_80089614:
/* 80089614 00052BD4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80089618 00052BD8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8008961C 00052BDC  7C 08 03 A6 */	mtlr r0
/* 80089620 00052BE0  38 21 00 10 */	addi r1, r1, 0x10
/* 80089624 00052BE4  4E 80 00 20 */	blr 

.global func_80089628
func_80089628:
/* 80089628 00052BE8  4E 80 00 20 */	blr 

.global func_8008962C
func_8008962C:
/* 8008962C 00052BEC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80089630 00052BF0  7C 08 02 A6 */	mflr r0
/* 80089634 00052BF4  90 01 00 14 */	stw r0, 0x14(r1)
/* 80089638 00052BF8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8008963C 00052BFC  7C 7F 1B 78 */	mr r31, r3
/* 80089640 00052C00  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80089644 00052C04  2C 00 00 00 */	cmpwi r0, 0
/* 80089648 00052C08  41 82 00 28 */	beq .L_80089670
/* 8008964C 00052C0C  4B FF 9C 4D */	bl func_80083298
/* 80089650 00052C10  2C 03 00 00 */	cmpwi r3, 0
/* 80089654 00052C14  41 82 00 14 */	beq .L_80089668
/* 80089658 00052C18  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 8008965C 00052C1C  41 82 00 0C */	beq .L_80089668
/* 80089660 00052C20  80 9F 00 30 */	lwz r4, 0x30(r31)
/* 80089664 00052C24  48 3F 38 BD */	bl func_8047CF20
.L_80089668:
/* 80089668 00052C28  38 00 00 00 */	li r0, 0
/* 8008966C 00052C2C  90 1F 00 30 */	stw r0, 0x30(r31)
.L_80089670:
/* 80089670 00052C30  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80089674 00052C34  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80089678 00052C38  7C 08 03 A6 */	mtlr r0
/* 8008967C 00052C3C  38 21 00 10 */	addi r1, r1, 0x10
/* 80089680 00052C40  4E 80 00 20 */	blr 

.global func_80089684
func_80089684:
/* 80089684 00052C44  A0 03 00 40 */	lhz r0, 0x40(r3)
/* 80089688 00052C48  54 00 07 FE */	clrlwi r0, r0, 0x1f
/* 8008968C 00052C4C  B0 03 00 40 */	sth r0, 0x40(r3)
/* 80089690 00052C50  4E 80 00 20 */	blr 

.global func_80089694
func_80089694:
/* 80089694 00052C54  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80089698 00052C58  7C 08 02 A6 */	mflr r0
/* 8008969C 00052C5C  C0 44 00 08 */	lfs f2, 8(r4)
/* 800896A0 00052C60  90 01 00 24 */	stw r0, 0x24(r1)
/* 800896A4 00052C64  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 800896A8 00052C68  F3 E1 00 18 */	psq_st f31, 24(r1), 0, qr0
/* 800896AC 00052C6C  FF E0 08 90 */	fmr f31, f1
/* 800896B0 00052C70  C0 24 00 00 */	lfs f1, 0(r4)
/* 800896B4 00052C74  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800896B8 00052C78  7C 7F 1B 78 */	mr r31, r3
/* 800896BC 00052C7C  48 38 17 9D */	bl Atan2FIdx__Q24nw4r4mathFff
/* 800896C0 00052C80  C0 02 8A B4 */	lfs f0, float_80668E34@sda21(r2)
/* 800896C4 00052C84  80 7F 00 34 */	lwz r3, 0x34(r31)
/* 800896C8 00052C88  EC 00 00 72 */	fmuls f0, f0, f1
/* 800896CC 00052C8C  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 800896D0 00052C90  80 7F 00 34 */	lwz r3, 0x34(r31)
/* 800896D4 00052C94  D3 E3 00 14 */	stfs f31, 0x14(r3)
/* 800896D8 00052C98  E3 E1 00 18 */	psq_l f31, 24(r1), 0, qr0
/* 800896DC 00052C9C  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 800896E0 00052CA0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800896E4 00052CA4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800896E8 00052CA8  7C 08 03 A6 */	mtlr r0
/* 800896EC 00052CAC  38 21 00 20 */	addi r1, r1, 0x20
/* 800896F0 00052CB0  4E 80 00 20 */	blr 

.global func_800896F4
func_800896F4:
/* 800896F4 00052CB4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800896F8 00052CB8  7C 08 02 A6 */	mflr r0
/* 800896FC 00052CBC  90 01 00 34 */	stw r0, 0x34(r1)
/* 80089700 00052CC0  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 80089704 00052CC4  7C 9F 23 78 */	mr r31, r4
/* 80089708 00052CC8  93 C1 00 28 */	stw r30, 0x28(r1)
/* 8008970C 00052CCC  7C BE 2B 78 */	mr r30, r5
/* 80089710 00052CD0  93 A1 00 24 */	stw r29, 0x24(r1)
/* 80089714 00052CD4  7C 7D 1B 78 */	mr r29, r3
/* 80089718 00052CD8  80 C3 00 34 */	lwz r6, 0x34(r3)
/* 8008971C 00052CDC  80 66 00 28 */	lwz r3, 0x28(r6)
/* 80089720 00052CE0  81 83 00 00 */	lwz r12, 0(r3)
/* 80089724 00052CE4  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089728 00052CE8  7D 89 03 A6 */	mtctr r12
/* 8008972C 00052CEC  4E 80 04 21 */	bctrl 
/* 80089730 00052CF0  E0 7E 00 00 */	psq_l f3, 0(r30), 0, qr0
/* 80089734 00052CF4  38 81 00 08 */	addi r4, r1, 8
/* 80089738 00052CF8  E0 03 00 00 */	psq_l f0, 0(r3), 0, qr0
/* 8008973C 00052CFC  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089740 00052D00  10 43 00 28 */	ps_sub f2, f3, f0
/* 80089744 00052D04  E0 7E 80 08 */	psq_l f3, 8(r30), 1, qr0
/* 80089748 00052D08  E0 03 80 08 */	psq_l f0, 8(r3), 1, qr0
/* 8008974C 00052D0C  F0 44 00 00 */	psq_st f2, 0(r4), 0, qr0
/* 80089750 00052D10  10 43 00 28 */	ps_sub f2, f3, f0
/* 80089754 00052D14  C0 01 00 08 */	lfs f0, 8(r1)
/* 80089758 00052D18  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 8008975C 00052D1C  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80089760 00052D20  F0 44 80 08 */	psq_st f2, 8(r4), 1, qr0
/* 80089764 00052D24  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80089768 00052D28  C0 41 00 10 */	lfs f2, 0x10(r1)
/* 8008976C 00052D2C  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80089770 00052D30  90 1F 00 00 */	stw r0, 0(r31)
/* 80089774 00052D34  80 61 00 18 */	lwz r3, 0x18(r1)
/* 80089778 00052D38  C0 1F 00 00 */	lfs f0, 0(r31)
/* 8008977C 00052D3C  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80089780 00052D40  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089784 00052D44  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 80089788 00052D48  90 7F 00 04 */	stw r3, 4(r31)
/* 8008978C 00052D4C  90 1F 00 08 */	stw r0, 8(r31)
/* 80089790 00052D50  40 82 00 1C */	bne .L_800897AC
/* 80089794 00052D54  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80089798 00052D58  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8008979C 00052D5C  40 82 00 10 */	bne .L_800897AC
/* 800897A0 00052D60  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800897A4 00052D64  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 800897A8 00052D68  41 82 00 54 */	beq .L_800897FC
.L_800897AC:
/* 800897AC 00052D6C  C0 1F 00 04 */	lfs f0, 4(r31)
/* 800897B0 00052D70  C0 3F 00 00 */	lfs f1, 0(r31)
/* 800897B4 00052D74  EC 40 00 32 */	fmuls f2, f0, f0
/* 800897B8 00052D78  C0 1F 00 08 */	lfs f0, 8(r31)
/* 800897BC 00052D7C  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 800897C0 00052D80  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 800897C4 00052D84  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 800897C8 00052D88  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 800897CC 00052D8C  40 82 00 24 */	bne .L_800897F0
/* 800897D0 00052D90  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 800897D4 00052D94  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 800897D8 00052D98  80 04 00 04 */	lwz r0, 4(r4)
/* 800897DC 00052D9C  90 1F 00 04 */	stw r0, 4(r31)
/* 800897E0 00052DA0  90 7F 00 00 */	stw r3, 0(r31)
/* 800897E4 00052DA4  80 04 00 08 */	lwz r0, 8(r4)
/* 800897E8 00052DA8  90 1F 00 08 */	stw r0, 8(r31)
/* 800897EC 00052DAC  48 00 00 10 */	b .L_800897FC
.L_800897F0:
/* 800897F0 00052DB0  7F E3 FB 78 */	mr r3, r31
/* 800897F4 00052DB4  7F E4 FB 78 */	mr r4, r31
/* 800897F8 00052DB8  48 2C 48 B9 */	bl PSVECNormalize
.L_800897FC:
/* 800897FC 00052DBC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80089800 00052DC0  C0 9D 00 18 */	lfs f4, 0x18(r29)
/* 80089804 00052DC4  C0 7D 00 3C */	lfs f3, 0x3c(r29)
/* 80089808 00052DC8  EC 00 20 28 */	fsubs f0, f0, f4
/* 8008980C 00052DCC  C0 5D 00 20 */	lfs f2, 0x20(r29)
/* 80089810 00052DD0  80 1D 00 1C */	lwz r0, 0x1c(r29)
/* 80089814 00052DD4  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089818 00052DD8  EC 03 20 3A */	fmadds f0, f3, f0, f4
/* 8008981C 00052DDC  D0 1D 00 18 */	stfs f0, 0x18(r29)
/* 80089820 00052DE0  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089824 00052DE4  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 80089828 00052DE8  EC 00 10 28 */	fsubs f0, f0, f2
/* 8008982C 00052DEC  EC 03 10 3A */	fmadds f0, f3, f0, f2
/* 80089830 00052DF0  D0 1D 00 20 */	stfs f0, 0x20(r29)
/* 80089834 00052DF4  90 7F 00 00 */	stw r3, 0(r31)
/* 80089838 00052DF8  90 1F 00 04 */	stw r0, 4(r31)
/* 8008983C 00052DFC  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80089840 00052E00  80 1D 00 20 */	lwz r0, 0x20(r29)
/* 80089844 00052E04  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089848 00052E08  90 1F 00 08 */	stw r0, 8(r31)
/* 8008984C 00052E0C  40 82 00 1C */	bne .L_80089868
/* 80089850 00052E10  C0 1F 00 04 */	lfs f0, 4(r31)
/* 80089854 00052E14  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089858 00052E18  40 82 00 10 */	bne .L_80089868
/* 8008985C 00052E1C  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089860 00052E20  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089864 00052E24  41 82 00 54 */	beq .L_800898B8
.L_80089868:
/* 80089868 00052E28  C0 1F 00 04 */	lfs f0, 4(r31)
/* 8008986C 00052E2C  C0 3F 00 00 */	lfs f1, 0(r31)
/* 80089870 00052E30  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089874 00052E34  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80089878 00052E38  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 8008987C 00052E3C  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089880 00052E40  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089884 00052E44  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80089888 00052E48  40 82 00 24 */	bne .L_800898AC
/* 8008988C 00052E4C  3C 80 80 66 */	lis r4, lbl_80659DB0@ha
/* 80089890 00052E50  84 64 9D B0 */	lwzu r3, lbl_80659DB0@l(r4)
/* 80089894 00052E54  80 04 00 04 */	lwz r0, 4(r4)
/* 80089898 00052E58  90 1F 00 04 */	stw r0, 4(r31)
/* 8008989C 00052E5C  90 7F 00 00 */	stw r3, 0(r31)
/* 800898A0 00052E60  80 04 00 08 */	lwz r0, 8(r4)
/* 800898A4 00052E64  90 1F 00 08 */	stw r0, 8(r31)
/* 800898A8 00052E68  48 00 00 10 */	b .L_800898B8
.L_800898AC:
/* 800898AC 00052E6C  7F E3 FB 78 */	mr r3, r31
/* 800898B0 00052E70  7F E4 FB 78 */	mr r4, r31
/* 800898B4 00052E74  48 2C 47 FD */	bl PSVECNormalize
.L_800898B8:
/* 800898B8 00052E78  80 01 00 34 */	lwz r0, 0x34(r1)
/* 800898BC 00052E7C  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 800898C0 00052E80  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 800898C4 00052E84  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 800898C8 00052E88  7C 08 03 A6 */	mtlr r0
/* 800898CC 00052E8C  38 21 00 30 */	addi r1, r1, 0x30
/* 800898D0 00052E90  4E 80 00 20 */	blr 

.global func_800898D4
func_800898D4:
/* 800898D4 00052E94  C0 04 00 00 */	lfs f0, 0(r4)
/* 800898D8 00052E98  C0 83 00 18 */	lfs f4, 0x18(r3)
/* 800898DC 00052E9C  C0 63 00 3C */	lfs f3, 0x3c(r3)
/* 800898E0 00052EA0  EC 00 20 28 */	fsubs f0, f0, f4
/* 800898E4 00052EA4  C0 43 00 20 */	lfs f2, 0x20(r3)
/* 800898E8 00052EA8  80 03 00 1C */	lwz r0, 0x1c(r3)
/* 800898EC 00052EAC  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 800898F0 00052EB0  EC 03 20 3A */	fmadds f0, f3, f0, f4
/* 800898F4 00052EB4  D0 03 00 18 */	stfs f0, 0x18(r3)
/* 800898F8 00052EB8  C0 04 00 08 */	lfs f0, 8(r4)
/* 800898FC 00052EBC  80 A3 00 18 */	lwz r5, 0x18(r3)
/* 80089900 00052EC0  EC 00 10 28 */	fsubs f0, f0, f2
/* 80089904 00052EC4  EC 03 10 3A */	fmadds f0, f3, f0, f2
/* 80089908 00052EC8  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 8008990C 00052ECC  90 A4 00 00 */	stw r5, 0(r4)
/* 80089910 00052ED0  90 04 00 04 */	stw r0, 4(r4)
/* 80089914 00052ED4  C0 04 00 00 */	lfs f0, 0(r4)
/* 80089918 00052ED8  80 03 00 20 */	lwz r0, 0x20(r3)
/* 8008991C 00052EDC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089920 00052EE0  90 04 00 08 */	stw r0, 8(r4)
/* 80089924 00052EE4  40 82 00 1C */	bne .L_80089940
/* 80089928 00052EE8  C0 04 00 04 */	lfs f0, 4(r4)
/* 8008992C 00052EEC  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089930 00052EF0  40 82 00 10 */	bne .L_80089940
/* 80089934 00052EF4  C0 04 00 08 */	lfs f0, 8(r4)
/* 80089938 00052EF8  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 8008993C 00052EFC  4D 82 00 20 */	beqlr 
.L_80089940:
/* 80089940 00052F00  C0 04 00 04 */	lfs f0, 4(r4)
/* 80089944 00052F04  C0 24 00 00 */	lfs f1, 0(r4)
/* 80089948 00052F08  EC 40 00 32 */	fmuls f2, f0, f0
/* 8008994C 00052F0C  C0 04 00 08 */	lfs f0, 8(r4)
/* 80089950 00052F10  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80089954 00052F14  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089958 00052F18  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 8008995C 00052F1C  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80089960 00052F20  40 82 00 24 */	bne .L_80089984
/* 80089964 00052F24  3C A0 80 66 */	lis r5, lbl_80659DB0@ha
/* 80089968 00052F28  84 65 9D B0 */	lwzu r3, lbl_80659DB0@l(r5)
/* 8008996C 00052F2C  80 05 00 04 */	lwz r0, 4(r5)
/* 80089970 00052F30  90 04 00 04 */	stw r0, 4(r4)
/* 80089974 00052F34  90 64 00 00 */	stw r3, 0(r4)
/* 80089978 00052F38  80 05 00 08 */	lwz r0, 8(r5)
/* 8008997C 00052F3C  90 04 00 08 */	stw r0, 8(r4)
/* 80089980 00052F40  4E 80 00 20 */	blr
.L_80089984:
/* 80089984 00052F44  7C 83 23 78 */	mr r3, r4
/* 80089988 00052F48  48 2C 47 28 */	b PSVECNormalize
/* 8008998C 00052F4C  4E 80 00 20 */	blr 

.global func_80089990
func_80089990:
/* 80089990 00052F50  80 63 00 30 */	lwz r3, 0x30(r3)
/* 80089994 00052F54  2C 03 00 00 */	cmpwi r3, 0
/* 80089998 00052F58  4D 82 00 20 */	beqlr 
/* 8008999C 00052F5C  A0 03 00 10 */	lhz r0, 0x10(r3)
/* 800899A0 00052F60  70 00 FF 83 */	andi. r0, r0, 0xff83
/* 800899A4 00052F64  B0 03 00 10 */	sth r0, 0x10(r3)
/* 800899A8 00052F68  4E 80 00 20 */	blr 

.global func_800899AC
func_800899AC:
/* 800899AC 00052F6C  80 63 00 30 */	lwz r3, 0x30(r3)
/* 800899B0 00052F70  2C 03 00 00 */	cmpwi r3, 0
/* 800899B4 00052F74  4D 82 00 20 */	beqlr 
/* 800899B8 00052F78  D0 23 00 04 */	stfs f1, 4(r3)
/* 800899BC 00052F7C  4E 80 00 20 */	blr

.global func_800899C0
func_800899C0:
/* 800899C0 00052F80  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 800899C4 00052F84  7C 08 02 A6 */	mflr r0
/* 800899C8 00052F88  90 01 00 34 */	stw r0, 0x34(r1)
/* 800899CC 00052F8C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 800899D0 00052F90  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 800899D4 00052F94  FF E0 08 90 */	fmr f31, f1
/* 800899D8 00052F98  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800899DC 00052F9C  7C 9F 23 78 */	mr r31, r4
/* 800899E0 00052FA0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800899E4 00052FA4  7C 7E 1B 78 */	mr r30, r3
/* 800899E8 00052FA8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800899EC 00052FAC  7C BD 2B 78 */	mr r29, r5
/* 800899F0 00052FB0  80 03 00 30 */	lwz r0, 0x30(r3)
/* 800899F4 00052FB4  2C 00 00 00 */	cmpwi r0, 0
/* 800899F8 00052FB8  40 82 00 44 */	bne .L_80089A3C
/* 800899FC 00052FBC  4B FF 98 9D */	bl func_80083298
/* 80089A00 00052FC0  2C 03 00 00 */	cmpwi r3, 0
/* 80089A04 00052FC4  41 82 00 38 */	beq .L_80089A3C
/* 80089A08 00052FC8  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 80089A0C 00052FCC  41 82 00 30 */	beq .L_80089A3C
/* 80089A10 00052FD0  80 03 00 00 */	lwz r0, 0(r3)
/* 80089A14 00052FD4  2C 00 00 00 */	cmpwi r0, 0
/* 80089A18 00052FD8  40 82 00 0C */	bne .L_80089A24
/* 80089A1C 00052FDC  38 00 00 00 */	li r0, 0
/* 80089A20 00052FE0  48 00 00 20 */	b .L_80089A40
.L_80089A24:
/* 80089A24 00052FE4  48 3F 34 59 */	bl func_8047CE7C
/* 80089A28 00052FE8  2C 03 00 00 */	cmpwi r3, 0
/* 80089A2C 00052FEC  90 7E 00 30 */	stw r3, 0x30(r30)
/* 80089A30 00052FF0  40 82 00 0C */	bne .L_80089A3C
/* 80089A34 00052FF4  38 00 00 00 */	li r0, 0
/* 80089A38 00052FF8  48 00 00 08 */	b .L_80089A40
.L_80089A3C:
/* 80089A3C 00052FFC  38 00 00 01 */	li r0, 1
.L_80089A40:
/* 80089A40 00053000  2C 00 00 00 */	cmpwi r0, 0
/* 80089A44 00053004  41 82 00 B8 */	beq .L_80089AFC
/* 80089A48 00053008  A0 1E 00 40 */	lhz r0, 0x40(r30)
/* 80089A4C 0005300C  54 00 07 7B */	rlwinm. r0, r0, 0, 0x1d, 0x1d
/* 80089A50 00053010  41 82 00 38 */	beq .L_80089A88
/* 80089A54 00053014  88 7E 00 44 */	lbz r3, 0x44(r30)
/* 80089A58 00053018  28 03 00 1E */	cmplwi r3, 0x1e
/* 80089A5C 0005301C  38 03 00 01 */	addi r0, r3, 1
/* 80089A60 00053020  98 1E 00 44 */	stb r0, 0x44(r30)
/* 80089A64 00053024  41 81 00 24 */	bgt .L_80089A88
/* 80089A68 00053028  80 9E 00 24 */	lwz r4, 0x24(r30)
/* 80089A6C 0005302C  38 60 00 01 */	li r3, 1
/* 80089A70 00053030  80 1E 00 28 */	lwz r0, 0x28(r30)
/* 80089A74 00053034  90 1F 00 04 */	stw r0, 4(r31)
/* 80089A78 00053038  90 9F 00 00 */	stw r4, 0(r31)
/* 80089A7C 0005303C  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80089A80 00053040  90 1F 00 08 */	stw r0, 8(r31)
/* 80089A84 00053044  48 00 00 7C */	b .L_80089B00
.L_80089A88:
/* 80089A88 00053048  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80089A8C 0005304C  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089A90 00053050  81 83 00 00 */	lwz r12, 0(r3)
/* 80089A94 00053054  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089A98 00053058  7D 89 03 A6 */	mtctr r12
/* 80089A9C 0005305C  4E 80 04 21 */	bctrl 
/* 80089AA0 00053060  C0 42 8A A8 */	lfs f2, float_80668E28@sda21(r2)
/* 80089AA4 00053064  7C 65 1B 78 */	mr r5, r3
/* 80089AA8 00053068  FC 20 F8 90 */	fmr f1, f31
/* 80089AAC 0005306C  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80089AB0 00053070  FC 60 10 90 */	fmr f3, f2
/* 80089AB4 00053074  7F A6 EB 78 */	mr r6, r29
/* 80089AB8 00053078  38 9E 00 24 */	addi r4, r30, 0x24
/* 80089ABC 0005307C  48 3F 41 D1 */	bl func_8047DC8C
/* 80089AC0 00053080  2C 03 00 00 */	cmpwi r3, 0
/* 80089AC4 00053084  41 82 00 38 */	beq .L_80089AFC
/* 80089AC8 00053088  80 BE 00 24 */	lwz r5, 0x24(r30)
/* 80089ACC 0005308C  38 00 00 00 */	li r0, 0
/* 80089AD0 00053090  80 9E 00 28 */	lwz r4, 0x28(r30)
/* 80089AD4 00053094  38 60 00 01 */	li r3, 1
/* 80089AD8 00053098  90 9F 00 04 */	stw r4, 4(r31)
/* 80089ADC 0005309C  90 BF 00 00 */	stw r5, 0(r31)
/* 80089AE0 000530A0  80 9E 00 2C */	lwz r4, 0x2c(r30)
/* 80089AE4 000530A4  90 9F 00 08 */	stw r4, 8(r31)
/* 80089AE8 000530A8  A0 9E 00 40 */	lhz r4, 0x40(r30)
/* 80089AEC 000530AC  98 1E 00 44 */	stb r0, 0x44(r30)
/* 80089AF0 000530B0  60 80 00 04 */	ori r0, r4, 4
/* 80089AF4 000530B4  B0 1E 00 40 */	sth r0, 0x40(r30)
/* 80089AF8 000530B8  48 00 00 08 */	b .L_80089B00
.L_80089AFC:
/* 80089AFC 000530BC  38 60 00 00 */	li r3, 0
.L_80089B00:
/* 80089B00 000530C0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80089B04 000530C4  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80089B08 000530C8  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80089B0C 000530CC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80089B10 000530D0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80089B14 000530D4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80089B18 000530D8  7C 08 03 A6 */	mtlr r0
/* 80089B1C 000530DC  38 21 00 30 */	addi r1, r1, 0x30
/* 80089B20 000530E0  4E 80 00 20 */	blr

.global func_80089B24
func_80089B24:
/* 80089B24 000530E4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 80089B28 000530E8  7C 08 02 A6 */	mflr r0
/* 80089B2C 000530EC  90 01 00 54 */	stw r0, 0x54(r1)
/* 80089B30 000530F0  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 80089B34 000530F4  F3 E1 00 48 */	psq_st f31, 72(r1), 0, qr0
/* 80089B38 000530F8  93 E1 00 3C */	stw r31, 0x3c(r1)
/* 80089B3C 000530FC  7C 9F 23 78 */	mr r31, r4
/* 80089B40 00053100  93 C1 00 38 */	stw r30, 0x38(r1)
/* 80089B44 00053104  7C 7E 1B 78 */	mr r30, r3
/* 80089B48 00053108  88 A3 00 45 */	lbz r5, 0x45(r3)
/* 80089B4C 0005310C  38 85 FF FF */	addi r4, r5, -1
/* 80089B50 00053110  7C A0 07 75 */	extsb. r0, r5
/* 80089B54 00053114  98 83 00 45 */	stb r4, 0x45(r3)
/* 80089B58 00053118  41 81 00 38 */	bgt .L_80089B90
/* 80089B5C 0005311C  38 60 00 20 */	li r3, 0x20
/* 80089B60 00053120  48 3A C3 9D */	bl mtRand__2mlFi
/* 80089B64 00053124  54 60 07 FF */	clrlwi. r0, r3, 0x1f
/* 80089B68 00053128  38 03 00 10 */	addi r0, r3, 0x10
/* 80089B6C 0005312C  98 1E 00 45 */	stb r0, 0x45(r30)
/* 80089B70 00053130  41 82 00 14 */	beq .L_80089B84
/* 80089B74 00053134  A0 1E 00 40 */	lhz r0, 0x40(r30)
/* 80089B78 00053138  70 00 FF F7 */	andi. r0, r0, 0xfff7
/* 80089B7C 0005313C  B0 1E 00 40 */	sth r0, 0x40(r30)
/* 80089B80 00053140  48 00 00 10 */	b .L_80089B90
.L_80089B84:
/* 80089B84 00053144  A0 1E 00 40 */	lhz r0, 0x40(r30)
/* 80089B88 00053148  60 00 00 08 */	ori r0, r0, 8
/* 80089B8C 0005314C  B0 1E 00 40 */	sth r0, 0x40(r30)
.L_80089B90:
/* 80089B90 00053150  C0 5E 00 20 */	lfs f2, 0x20(r30)
/* 80089B94 00053154  C0 3E 00 18 */	lfs f1, 0x18(r30)
/* 80089B98 00053158  48 38 12 C1 */	bl Atan2FIdx__Q24nw4r4mathFff
/* 80089B9C 0005315C  A0 1E 00 40 */	lhz r0, 0x40(r30)
/* 80089BA0 00053160  C0 02 8A B4 */	lfs f0, float_80668E34@sda21(r2)
/* 80089BA4 00053164  54 00 07 39 */	rlwinm. r0, r0, 0, 0x1c, 0x1c
/* 80089BA8 00053168  EC 40 00 72 */	fmuls f2, f0, f1
/* 80089BAC 0005316C  41 82 00 18 */	beq .L_80089BC4
/* 80089BB0 00053170  C0 22 8A B8 */	lfs f1, float_80668E38@sda21(r2)
/* 80089BB4 00053174  C0 02 C6 90 */	lfs f0, deg2rad__2mm@sda21(r2)
/* 80089BB8 00053178  EC 01 00 32 */	fmuls f0, f1, f0
/* 80089BBC 0005317C  EF E2 00 2A */	fadds f31, f2, f0
/* 80089BC0 00053180  48 00 00 14 */	b .L_80089BD4
.L_80089BC4:
/* 80089BC4 00053184  C0 22 8A B8 */	lfs f1, float_80668E38@sda21(r2)
/* 80089BC8 00053188  C0 02 C6 90 */	lfs f0, deg2rad__2mm@sda21(r2)
/* 80089BCC 0005318C  EC 01 00 32 */	fmuls f0, f1, f0
/* 80089BD0 00053190  EF E2 00 28 */	fsubs f31, f2, f0
.L_80089BD4:
/* 80089BD4 00053194  C0 02 8A BC */	lfs f0, float_80668E3C@sda21(r2)
/* 80089BD8 00053198  EC 20 07 F2 */	fmuls f1, f0, f31
/* 80089BDC 0005319C  48 38 11 51 */	bl SinFIdx__Q24nw4r4mathFf
/* 80089BE0 000531A0  C0 02 8A BC */	lfs f0, float_80668E3C@sda21(r2)
/* 80089BE4 000531A4  D0 21 00 2C */	stfs f1, 0x2c(r1)
/* 80089BE8 000531A8  EC 20 07 F2 */	fmuls f1, f0, f31
/* 80089BEC 000531AC  48 38 11 A9 */	bl CosFIdx__Q24nw4r4mathFf
/* 80089BF0 000531B0  D0 21 00 34 */	stfs f1, 0x34(r1)
/* 80089BF4 000531B4  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 80089BF8 000531B8  C0 9E 00 18 */	lfs f4, 0x18(r30)
/* 80089BFC 000531BC  C0 62 8A A4 */	lfs f3, float_80668E24@sda21(r2)
/* 80089C00 000531C0  EC 00 20 28 */	fsubs f0, f0, f4
/* 80089C04 000531C4  C0 5E 00 20 */	lfs f2, 0x20(r30)
/* 80089C08 000531C8  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089C0C 000531CC  EC 03 20 3A */	fmadds f0, f3, f0, f4
/* 80089C10 000531D0  D0 1E 00 18 */	stfs f0, 0x18(r30)
/* 80089C14 000531D4  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 80089C18 000531D8  80 7E 00 18 */	lwz r3, 0x18(r30)
/* 80089C1C 000531DC  EC 00 10 28 */	fsubs f0, f0, f2
/* 80089C20 000531E0  D0 3E 00 1C */	stfs f1, 0x1c(r30)
/* 80089C24 000531E4  80 1E 00 1C */	lwz r0, 0x1c(r30)
/* 80089C28 000531E8  EC 03 10 3A */	fmadds f0, f3, f0, f2
/* 80089C2C 000531EC  D0 1E 00 20 */	stfs f0, 0x20(r30)
/* 80089C30 000531F0  90 61 00 2C */	stw r3, 0x2c(r1)
/* 80089C34 000531F4  90 01 00 30 */	stw r0, 0x30(r1)
/* 80089C38 000531F8  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 80089C3C 000531FC  80 1E 00 20 */	lwz r0, 0x20(r30)
/* 80089C40 00053200  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089C44 00053204  90 01 00 34 */	stw r0, 0x34(r1)
/* 80089C48 00053208  40 82 00 1C */	bne .L_80089C64
/* 80089C4C 0005320C  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 80089C50 00053210  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089C54 00053214  40 82 00 10 */	bne .L_80089C64
/* 80089C58 00053218  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 80089C5C 0005321C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80089C60 00053220  41 82 00 58 */	beq .L_80089CB8
.L_80089C64:
/* 80089C64 00053224  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 80089C68 00053228  C0 21 00 2C */	lfs f1, 0x2c(r1)
/* 80089C6C 0005322C  EC 40 00 32 */	fmuls f2, f0, f0
/* 80089C70 00053230  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 80089C74 00053234  C0 62 8A A8 */	lfs f3, float_80668E28@sda21(r2)
/* 80089C78 00053238  EC 21 10 7A */	fmadds f1, f1, f1, f2
/* 80089C7C 0005323C  EC 00 08 3A */	fmadds f0, f0, f0, f1
/* 80089C80 00053240  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80089C84 00053244  40 82 00 24 */	bne .L_80089CA8
/* 80089C88 00053248  3C A0 80 66 */	lis r5, lbl_80659DB0@ha
/* 80089C8C 0005324C  84 85 9D B0 */	lwzu r4, lbl_80659DB0@l(r5)
/* 80089C90 00053250  90 81 00 2C */	stw r4, 0x2c(r1)
/* 80089C94 00053254  80 65 00 04 */	lwz r3, 4(r5)
/* 80089C98 00053258  80 05 00 08 */	lwz r0, 8(r5)
/* 80089C9C 0005325C  90 61 00 30 */	stw r3, 0x30(r1)
/* 80089CA0 00053260  90 01 00 34 */	stw r0, 0x34(r1)
/* 80089CA4 00053264  48 00 00 24 */	b .L_80089CC8
.L_80089CA8:
/* 80089CA8 00053268  38 61 00 2C */	addi r3, r1, 0x2c
/* 80089CAC 0005326C  7C 64 1B 78 */	mr r4, r3
/* 80089CB0 00053270  48 2C 44 01 */	bl PSVECNormalize
/* 80089CB4 00053274  48 00 00 14 */	b .L_80089CC8
.L_80089CB8:
/* 80089CB8 00053278  C0 02 8A AC */	lfs f0, float_80668E2C@sda21(r2)
/* 80089CBC 0005327C  D0 21 00 2C */	stfs f1, 0x2c(r1)
/* 80089CC0 00053280  D0 21 00 30 */	stfs f1, 0x30(r1)
/* 80089CC4 00053284  D0 01 00 34 */	stfs f0, 0x34(r1)
.L_80089CC8:
/* 80089CC8 00053288  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80089CCC 0005328C  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089CD0 00053290  81 83 00 00 */	lwz r12, 0(r3)
/* 80089CD4 00053294  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089CD8 00053298  7D 89 03 A6 */	mtctr r12
/* 80089CDC 0005329C  4E 80 04 21 */	bctrl 
/* 80089CE0 000532A0  38 A1 00 2C */	addi r5, r1, 0x2c
/* 80089CE4 000532A4  E0 43 00 00 */	psq_l f2, 0(r3), 0, qr0
/* 80089CE8 000532A8  E0 25 00 00 */	psq_l f1, 0(r5), 0, qr0
/* 80089CEC 000532AC  38 81 00 08 */	addi r4, r1, 8
/* 80089CF0 000532B0  10 02 08 2A */	ps_add f0, f2, f1
/* 80089CF4 000532B4  E0 43 80 08 */	psq_l f2, 8(r3), 1, qr0
/* 80089CF8 000532B8  E0 25 80 08 */	psq_l f1, 8(r5), 1, qr0
/* 80089CFC 000532BC  F0 04 00 00 */	psq_st f0, 0(r4), 0, qr0
/* 80089D00 000532C0  10 02 08 2A */	ps_add f0, f2, f1
/* 80089D04 000532C4  C0 41 00 08 */	lfs f2, 8(r1)
/* 80089D08 000532C8  F0 04 80 08 */	psq_st f0, 8(r4), 1, qr0
/* 80089D0C 000532CC  C0 21 00 0C */	lfs f1, 0xc(r1)
/* 80089D10 000532D0  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80089D14 000532D4  D0 41 00 20 */	stfs f2, 0x20(r1)
/* 80089D18 000532D8  D0 21 00 24 */	stfs f1, 0x24(r1)
/* 80089D1C 000532DC  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80089D20 000532E0  80 1E 00 30 */	lwz r0, 0x30(r30)
/* 80089D24 000532E4  2C 00 00 00 */	cmpwi r0, 0
/* 80089D28 000532E8  40 82 00 44 */	bne .L_80089D6C
/* 80089D2C 000532EC  4B FF 95 6D */	bl func_80083298
/* 80089D30 000532F0  2C 03 00 00 */	cmpwi r3, 0
/* 80089D34 000532F4  41 82 00 38 */	beq .L_80089D6C
/* 80089D38 000532F8  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 80089D3C 000532FC  41 82 00 30 */	beq .L_80089D6C
/* 80089D40 00053300  80 03 00 00 */	lwz r0, 0(r3)
/* 80089D44 00053304  2C 00 00 00 */	cmpwi r0, 0
/* 80089D48 00053308  40 82 00 0C */	bne .L_80089D54
/* 80089D4C 0005330C  38 00 00 00 */	li r0, 0
/* 80089D50 00053310  48 00 00 20 */	b .L_80089D70
.L_80089D54:
/* 80089D54 00053314  48 3F 31 29 */	bl func_8047CE7C
/* 80089D58 00053318  2C 03 00 00 */	cmpwi r3, 0
/* 80089D5C 0005331C  90 7E 00 30 */	stw r3, 0x30(r30)
/* 80089D60 00053320  40 82 00 0C */	bne .L_80089D6C
/* 80089D64 00053324  38 00 00 00 */	li r0, 0
/* 80089D68 00053328  48 00 00 08 */	b .L_80089D70
.L_80089D6C:
/* 80089D6C 0005332C  38 00 00 01 */	li r0, 1
.L_80089D70:
/* 80089D70 00053330  2C 00 00 00 */	cmpwi r0, 0
/* 80089D74 00053334  41 82 00 48 */	beq .L_80089DBC
/* 80089D78 00053338  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80089D7C 0005333C  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089D80 00053340  81 83 00 00 */	lwz r12, 0(r3)
/* 80089D84 00053344  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089D88 00053348  7D 89 03 A6 */	mtctr r12
/* 80089D8C 0005334C  4E 80 04 21 */	bctrl 
/* 80089D90 00053350  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089D94 00053354  7C 64 1B 78 */	mr r4, r3
/* 80089D98 00053358  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80089D9C 0005335C  38 A1 00 20 */	addi r5, r1, 0x20
/* 80089DA0 00053360  FC 40 08 90 */	fmr f2, f1
/* 80089DA4 00053364  38 C0 00 01 */	li r6, 1
/* 80089DA8 00053368  48 3F 3F A5 */	bl func_8047DD4C
/* 80089DAC 0005336C  2C 03 00 00 */	cmpwi r3, 0
/* 80089DB0 00053370  41 82 00 0C */	beq .L_80089DBC
/* 80089DB4 00053374  38 00 00 01 */	li r0, 1
/* 80089DB8 00053378  48 00 00 08 */	b .L_80089DC0
.L_80089DBC:
/* 80089DBC 0005337C  38 00 00 00 */	li r0, 0
.L_80089DC0:
/* 80089DC0 00053380  2C 00 00 00 */	cmpwi r0, 0
/* 80089DC4 00053384  41 82 00 24 */	beq .L_80089DE8
/* 80089DC8 00053388  80 81 00 2C */	lwz r4, 0x2c(r1)
/* 80089DCC 0005338C  38 60 00 01 */	li r3, 1
/* 80089DD0 00053390  80 01 00 30 */	lwz r0, 0x30(r1)
/* 80089DD4 00053394  90 1F 00 04 */	stw r0, 4(r31)
/* 80089DD8 00053398  90 9F 00 00 */	stw r4, 0(r31)
/* 80089DDC 0005339C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80089DE0 000533A0  90 1F 00 08 */	stw r0, 8(r31)
/* 80089DE4 000533A4  48 00 00 84 */	b .L_80089E68
.L_80089DE8:
/* 80089DE8 000533A8  C0 42 8A A8 */	lfs f2, float_80668E28@sda21(r2)
/* 80089DEC 000533AC  38 61 00 20 */	addi r3, r1, 0x20
/* 80089DF0 000533B0  C0 02 8A AC */	lfs f0, float_80668E2C@sda21(r2)
/* 80089DF4 000533B4  38 E1 00 14 */	addi r7, r1, 0x14
/* 80089DF8 000533B8  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 80089DFC 000533BC  38 80 4A 05 */	li r4, 0x4a05
/* 80089E00 000533C0  E0 83 00 00 */	psq_l f4, 0(r3), 0, qr0
/* 80089E04 000533C4  38 A0 00 00 */	li r5, 0
/* 80089E08 000533C8  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 80089E0C 000533CC  38 C0 00 00 */	li r6, 0
/* 80089E10 000533D0  C0 22 8A C0 */	lfs f1, float_80668E40@sda21(r2)
/* 80089E14 000533D4  E0 67 00 00 */	psq_l f3, 0(r7), 0, qr0
/* 80089E18 000533D8  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80089E1C 000533DC  10 04 18 2A */	ps_add f0, f4, f3
/* 80089E20 000533E0  E0 83 80 08 */	psq_l f4, 8(r3), 1, qr0
/* 80089E24 000533E4  E0 67 80 08 */	psq_l f3, 8(r7), 1, qr0
/* 80089E28 000533E8  F0 03 00 00 */	psq_st f0, 0(r3), 0, qr0
/* 80089E2C 000533EC  10 04 18 2A */	ps_add f0, f4, f3
/* 80089E30 000533F0  C0 42 8A C4 */	lfs f2, float_80668E44@sda21(r2)
/* 80089E34 000533F4  F0 03 80 08 */	psq_st f0, 8(r3), 1, qr0
/* 80089E38 000533F8  48 43 45 61 */	bl func_804BE398
/* 80089E3C 000533FC  2C 03 00 00 */	cmpwi r3, 0
/* 80089E40 00053400  41 82 00 24 */	beq .L_80089E64
/* 80089E44 00053404  80 81 00 2C */	lwz r4, 0x2c(r1)
/* 80089E48 00053408  38 60 00 01 */	li r3, 1
/* 80089E4C 0005340C  80 01 00 30 */	lwz r0, 0x30(r1)
/* 80089E50 00053410  90 1F 00 04 */	stw r0, 4(r31)
/* 80089E54 00053414  90 9F 00 00 */	stw r4, 0(r31)
/* 80089E58 00053418  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80089E5C 0005341C  90 1F 00 08 */	stw r0, 8(r31)
/* 80089E60 00053420  48 00 00 08 */	b .L_80089E68
.L_80089E64:
/* 80089E64 00053424  38 60 00 00 */	li r3, 0
.L_80089E68:
/* 80089E68 00053428  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80089E6C 0005342C  E3 E1 00 48 */	psq_l f31, 72(r1), 0, qr0
/* 80089E70 00053430  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 80089E74 00053434  83 E1 00 3C */	lwz r31, 0x3c(r1)
/* 80089E78 00053438  83 C1 00 38 */	lwz r30, 0x38(r1)
/* 80089E7C 0005343C  7C 08 03 A6 */	mtlr r0
/* 80089E80 00053440  38 21 00 50 */	addi r1, r1, 0x50
/* 80089E84 00053444  4E 80 00 20 */	blr 

.global func_80089E88
func_80089E88:
/* 80089E88 00053448  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80089E8C 0005344C  7C 08 02 A6 */	mflr r0
/* 80089E90 00053450  90 01 00 24 */	stw r0, 0x24(r1)
/* 80089E94 00053454  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80089E98 00053458  7C BF 2B 78 */	mr r31, r5
/* 80089E9C 0005345C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80089EA0 00053460  7C 9E 23 78 */	mr r30, r4
/* 80089EA4 00053464  93 A1 00 14 */	stw r29, 0x14(r1)
/* 80089EA8 00053468  7C 7D 1B 78 */	mr r29, r3
/* 80089EAC 0005346C  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80089EB0 00053470  2C 00 00 00 */	cmpwi r0, 0
/* 80089EB4 00053474  40 82 00 44 */	bne .L_80089EF8
/* 80089EB8 00053478  4B FF 93 E1 */	bl func_80083298
/* 80089EBC 0005347C  2C 03 00 00 */	cmpwi r3, 0
/* 80089EC0 00053480  41 82 00 38 */	beq .L_80089EF8
/* 80089EC4 00053484  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 80089EC8 00053488  41 82 00 30 */	beq .L_80089EF8
/* 80089ECC 0005348C  80 03 00 00 */	lwz r0, 0(r3)
/* 80089ED0 00053490  2C 00 00 00 */	cmpwi r0, 0
/* 80089ED4 00053494  40 82 00 0C */	bne .L_80089EE0
/* 80089ED8 00053498  38 00 00 00 */	li r0, 0
/* 80089EDC 0005349C  48 00 00 20 */	b .L_80089EFC
.L_80089EE0:
/* 80089EE0 000534A0  48 3F 2F 9D */	bl func_8047CE7C
/* 80089EE4 000534A4  2C 03 00 00 */	cmpwi r3, 0
/* 80089EE8 000534A8  90 7D 00 30 */	stw r3, 0x30(r29)
/* 80089EEC 000534AC  40 82 00 0C */	bne .L_80089EF8
/* 80089EF0 000534B0  38 00 00 00 */	li r0, 0
/* 80089EF4 000534B4  48 00 00 08 */	b .L_80089EFC
.L_80089EF8:
/* 80089EF8 000534B8  38 00 00 01 */	li r0, 1
.L_80089EFC:
/* 80089EFC 000534BC  2C 00 00 00 */	cmpwi r0, 0
/* 80089F00 000534C0  41 82 00 48 */	beq .L_80089F48
/* 80089F04 000534C4  80 7D 00 34 */	lwz r3, 0x34(r29)
/* 80089F08 000534C8  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089F0C 000534CC  81 83 00 00 */	lwz r12, 0(r3)
/* 80089F10 000534D0  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089F14 000534D4  7D 89 03 A6 */	mtctr r12
/* 80089F18 000534D8  4E 80 04 21 */	bctrl 
/* 80089F1C 000534DC  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089F20 000534E0  7C 64 1B 78 */	mr r4, r3
/* 80089F24 000534E4  80 7D 00 30 */	lwz r3, 0x30(r29)
/* 80089F28 000534E8  7F C5 F3 78 */	mr r5, r30
/* 80089F2C 000534EC  FC 40 08 90 */	fmr f2, f1
/* 80089F30 000534F0  7F E6 FB 78 */	mr r6, r31
/* 80089F34 000534F4  48 3F 3E 19 */	bl func_8047DD4C
/* 80089F38 000534F8  2C 03 00 00 */	cmpwi r3, 0
/* 80089F3C 000534FC  41 82 00 0C */	beq .L_80089F48
/* 80089F40 00053500  38 60 00 01 */	li r3, 1
/* 80089F44 00053504  48 00 00 08 */	b .L_80089F4C
.L_80089F48:
/* 80089F48 00053508  38 60 00 00 */	li r3, 0
.L_80089F4C:
/* 80089F4C 0005350C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80089F50 00053510  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80089F54 00053514  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80089F58 00053518  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 80089F5C 0005351C  7C 08 03 A6 */	mtlr r0
/* 80089F60 00053520  38 21 00 20 */	addi r1, r1, 0x20
/* 80089F64 00053524  4E 80 00 20 */	blr

.global func_80089F68
func_80089F68:
/* 80089F68 00053528  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80089F6C 0005352C  7C 08 02 A6 */	mflr r0
/* 80089F70 00053530  90 01 00 14 */	stw r0, 0x14(r1)
/* 80089F74 00053534  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80089F78 00053538  7C 7F 1B 78 */	mr r31, r3
/* 80089F7C 0005353C  80 03 00 30 */	lwz r0, 0x30(r3)
/* 80089F80 00053540  2C 00 00 00 */	cmpwi r0, 0
/* 80089F84 00053544  40 82 00 44 */	bne .L_80089FC8
/* 80089F88 00053548  4B FF 93 11 */	bl func_80083298
/* 80089F8C 0005354C  2C 03 00 00 */	cmpwi r3, 0
/* 80089F90 00053550  41 82 00 38 */	beq .L_80089FC8
/* 80089F94 00053554  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 80089F98 00053558  41 82 00 30 */	beq .L_80089FC8
/* 80089F9C 0005355C  80 03 00 00 */	lwz r0, 0(r3)
/* 80089FA0 00053560  2C 00 00 00 */	cmpwi r0, 0
/* 80089FA4 00053564  40 82 00 0C */	bne .L_80089FB0
/* 80089FA8 00053568  38 00 00 00 */	li r0, 0
/* 80089FAC 0005356C  48 00 00 20 */	b .L_80089FCC
.L_80089FB0:
/* 80089FB0 00053570  48 3F 2E CD */	bl func_8047CE7C
/* 80089FB4 00053574  2C 03 00 00 */	cmpwi r3, 0
/* 80089FB8 00053578  90 7F 00 30 */	stw r3, 0x30(r31)
/* 80089FBC 0005357C  40 82 00 0C */	bne .L_80089FC8
/* 80089FC0 00053580  38 00 00 00 */	li r0, 0
/* 80089FC4 00053584  48 00 00 08 */	b .L_80089FCC
.L_80089FC8:
/* 80089FC8 00053588  38 00 00 01 */	li r0, 1
.L_80089FCC:
/* 80089FCC 0005358C  2C 00 00 00 */	cmpwi r0, 0
/* 80089FD0 00053590  41 82 00 34 */	beq .L_8008A004
/* 80089FD4 00053594  80 7F 00 34 */	lwz r3, 0x34(r31)
/* 80089FD8 00053598  80 63 00 28 */	lwz r3, 0x28(r3)
/* 80089FDC 0005359C  81 83 00 00 */	lwz r12, 0(r3)
/* 80089FE0 000535A0  81 8C 00 AC */	lwz r12, 0xac(r12)
/* 80089FE4 000535A4  7D 89 03 A6 */	mtctr r12
/* 80089FE8 000535A8  4E 80 04 21 */	bctrl 
/* 80089FEC 000535AC  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 80089FF0 000535B0  7C 64 1B 78 */	mr r4, r3
/* 80089FF4 000535B4  80 7F 00 30 */	lwz r3, 0x30(r31)
/* 80089FF8 000535B8  FC 40 08 90 */	fmr f2, f1
/* 80089FFC 000535BC  48 3F 3E 19 */	bl func_8047DE14
/* 8008A000 000535C0  48 00 00 08 */	b .L_8008A008
.L_8008A004:
/* 8008A004 000535C4  38 60 00 00 */	li r3, 0
.L_8008A008:
/* 8008A008 000535C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8008A00C 000535CC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8008A010 000535D0  7C 08 03 A6 */	mtlr r0
/* 8008A014 000535D4  38 21 00 10 */	addi r1, r1, 0x10
/* 8008A018 000535D8  4E 80 00 20 */	blr 

.global func_8008A01C
func_8008A01C:
/* 8008A01C 000535DC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8008A020 000535E0  7C 08 02 A6 */	mflr r0
/* 8008A024 000535E4  90 01 00 14 */	stw r0, 0x14(r1)
/* 8008A028 000535E8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8008A02C 000535EC  7C 9F 23 78 */	mr r31, r4
/* 8008A030 000535F0  93 C1 00 08 */	stw r30, 8(r1)
/* 8008A034 000535F4  7C 7E 1B 78 */	mr r30, r3
/* 8008A038 000535F8  80 03 00 30 */	lwz r0, 0x30(r3)
/* 8008A03C 000535FC  2C 00 00 00 */	cmpwi r0, 0
/* 8008A040 00053600  40 82 00 44 */	bne .L_8008A084
/* 8008A044 00053604  4B FF 92 55 */	bl func_80083298
/* 8008A048 00053608  2C 03 00 00 */	cmpwi r3, 0
/* 8008A04C 0005360C  41 82 00 38 */	beq .L_8008A084
/* 8008A050 00053610  34 63 2F 2C */	addic. r3, r3, 0x2f2c
/* 8008A054 00053614  41 82 00 30 */	beq .L_8008A084
/* 8008A058 00053618  80 03 00 00 */	lwz r0, 0(r3)
/* 8008A05C 0005361C  2C 00 00 00 */	cmpwi r0, 0
/* 8008A060 00053620  40 82 00 0C */	bne .L_8008A06C
/* 8008A064 00053624  38 00 00 00 */	li r0, 0
/* 8008A068 00053628  48 00 00 20 */	b .L_8008A088
.L_8008A06C:
/* 8008A06C 0005362C  48 3F 2E 11 */	bl func_8047CE7C
/* 8008A070 00053630  2C 03 00 00 */	cmpwi r3, 0
/* 8008A074 00053634  90 7E 00 30 */	stw r3, 0x30(r30)
/* 8008A078 00053638  40 82 00 0C */	bne .L_8008A084
/* 8008A07C 0005363C  38 00 00 00 */	li r0, 0
/* 8008A080 00053640  48 00 00 08 */	b .L_8008A088
.L_8008A084:
/* 8008A084 00053644  38 00 00 01 */	li r0, 1
.L_8008A088:
/* 8008A088 00053648  2C 00 00 00 */	cmpwi r0, 0
/* 8008A08C 0005364C  41 82 00 1C */	beq .L_8008A0A8
/* 8008A090 00053650  C0 22 8A A8 */	lfs f1, float_80668E28@sda21(r2)
/* 8008A094 00053654  7F E4 FB 78 */	mr r4, r31
/* 8008A098 00053658  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 8008A09C 0005365C  FC 40 08 90 */	fmr f2, f1
/* 8008A0A0 00053660  48 3F 3D 9D */	bl func_8047DE3C
/* 8008A0A4 00053664  48 00 00 08 */	b .L_8008A0AC
.L_8008A0A8:
/* 8008A0A8 00053668  38 60 00 00 */	li r3, 0
.L_8008A0AC:
/* 8008A0AC 0005366C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8008A0B0 00053670  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8008A0B4 00053674  83 C1 00 08 */	lwz r30, 8(r1)
/* 8008A0B8 00053678  7C 08 03 A6 */	mtlr r0
/* 8008A0BC 0005367C  38 21 00 10 */	addi r1, r1, 0x10
/* 8008A0C0 00053680  4E 80 00 20 */	blr 

.global func_8008A0C4
func_8008A0C4:
/* 8008A0C4 00053684  4E 80 00 20 */	blr


.section .rodata, "a"  # 0x804F5B20 - 0x805281E0

.global cf_CtrlMoveBase_typestr
cf_CtrlMoveBase_typestr:
	.asciz "cf::CtrlMoveBase"
	.balign 4

.section .data, "wa"  # 0x805281E0 - 0x80573C60

.global __vt__cf_CtrlMoveBase
__vt__cf_CtrlMoveBase:
	.4byte __RTTI__cf_CtrlMoveBase
	.4byte 0
	.4byte func_80089628

.section .sdata, "wa"  # 0x80664180 - 0x80666600

.global __RTTI__cf_CtrlMoveBase
__RTTI__cf_CtrlMoveBase:
	.4byte cf_CtrlMoveBase_typestr
	.4byte 0

.section .sdata2, "a"  # 0x80668380 - 0x8066DCE0

.global float_80668E20
float_80668E20:
	.float 4 #0x40800000


.global float_80668E24
float_80668E24:
	.float 0.1 #0x3DCCCCCD


.global float_80668E28
float_80668E28:
	.float 0


.global float_80668E2C
float_80668E2C:
	.float 1.0


.global float_80668E30
float_80668E30:
	.float -2 #0xC0000000


.global float_80668E34
float_80668E34:
	.float 0.0245436933 #0x3CC90FDB


.global float_80668E38
float_80668E38:
	.float 40 #0x42200000


.global float_80668E3C
float_80668E3C:
	.float 40.7436638 #0x4222F983


.global float_80668E40
float_80668E40:
	.float -4 #0xC0800000


.global float_80668E44
float_80668E44:
	.float 0.7071 #0x3F350481


.section extab_, "a"  # 0x800066E0 - 0x80021020

.global lbl_80008B54
lbl_80008B54:
	.4byte 0x308A0000
	.4byte 0

.global lbl_80008B5C
lbl_80008B5C:
	.4byte 0x280A0000
	.4byte 0

.global lbl_80008B64
lbl_80008B64:
	.4byte 0x200A0000
	.4byte 0

.global lbl_80008B6C
lbl_80008B6C:
	.4byte 0x08080000
	.4byte 0

.global lbl_80008B74
lbl_80008B74:
	.4byte 0x08080000
	.4byte 0

.global lbl_80008B7C
lbl_80008B7C:
	.4byte 0x084A0000
	.4byte 0

.global lbl_80008B84
lbl_80008B84:
	.4byte 0x180A0000
	.4byte 0

.global lbl_80008B8C
lbl_80008B8C:
	.4byte 0x184A0000
	.4byte 0

.global lbl_80008B94
lbl_80008B94:
	.4byte 0x104A0000
	.4byte 0

.global lbl_80008B9C
lbl_80008B9C:
	.4byte 0x180A0000
	.4byte 0

.global lbl_80008BA4
lbl_80008BA4:
	.4byte 0x080A0000
	.4byte 0

.global lbl_80008BAC
lbl_80008BAC:
	.4byte 0x100A0000
	.4byte 0


.section extabindex_, "a"  # 0x80021020 - 0x80039220

.4byte func_80088974
	.4byte 0x00000734
	.4byte lbl_80008B54
	.4byte func_800890A8
	.4byte 0x000002F0
	.4byte lbl_80008B5C
	.4byte func_80089398
	.4byte 0x00000210
	.4byte lbl_80008B64
	.4byte func_800895A8
	.4byte 0x00000080
	.4byte lbl_80008B6C
	.4byte func_8008962C
	.4byte 0x00000058
	.4byte lbl_80008B74
	.4byte func_80089694
	.4byte 0x00000060
	.4byte lbl_80008B7C
	.4byte func_800896F4
	.4byte 0x000001E0
	.4byte lbl_80008B84
	.4byte func_800899C0
	.4byte 0x00000164
	.4byte lbl_80008B8C
	.4byte func_80089B24
	.4byte 0x00000364
	.4byte lbl_80008B94
	.4byte func_80089E88
	.4byte 0x000000E0
	.4byte lbl_80008B9C
	.4byte func_80089F68
	.4byte 0x000000B4
	.4byte lbl_80008BA4
	.4byte func_8008A01C
	.4byte 0x000000A8
	.4byte lbl_80008BAC