
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.855631                       # Number of seconds simulated
sim_ticks                                1855630613000                       # Number of ticks simulated
final_tick                               1855630613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1283956                       # Simulator instruction rate (inst/s)
host_op_rate                                  2057042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2556554004                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672180                       # Number of bytes of host memory used
host_seconds                                   725.83                       # Real time elapsed on the host
sim_insts                                   931937416                       # Number of instructions simulated
sim_ops                                    1493068102                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1182400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1229632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        72448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             637196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                662649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           39042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                39042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           39042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            637196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               701691                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884713                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350721                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936671                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649343                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3711261226                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937416                       # Number of instructions committed
system.cpu.committedOps                    1493068102                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492559321                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081144                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585019                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492559321                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936286363                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170068                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291508                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370720                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235425                       # number of memory refs
system.cpu.num_load_insts                   382884704                       # Number of load instructions
system.cpu.num_store_insts                   56350721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3711261226                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937536                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506524      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915491558     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883732     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350031      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.971658                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.373684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.971658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881599912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881599912                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379776332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379776332                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56330054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56330054                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436106386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436106386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436106386                       # number of overall hits
system.cpu.dcache.overall_hits::total       436106386                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108381                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20667                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3129048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3129048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3129048                       # number of overall misses
system.cpu.dcache.overall_misses::total       3129048                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76112604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76112604500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1640914500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1640914500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77753519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77753519000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77753519000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77753519000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235434                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007124                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007124                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007124                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007124                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24486.253294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24486.253294                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79397.808100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79397.808100                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24848.937760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24848.937760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24848.937760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24848.937760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433551                       # number of writebacks
system.cpu.dcache.writebacks::total           1433551                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108381                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108381                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20667                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3129048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3129048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3129048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3129048                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73004223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73004223500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1620247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1620247500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74624471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74624471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74624471000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74624471000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007124                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007124                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23486.253294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23486.253294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78397.808100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78397.808100                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23848.937760                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23848.937760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23848.937760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23848.937760                       # average overall mshr miss latency
system.cpu.dcache.replacements                3128532                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           452.934905                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1767653.943347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   452.934905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.884638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.884638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683299445                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683299445                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341648584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341648584                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341648584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341648584                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341648584                       # number of overall hits
system.cpu.icache.overall_hits::total      1341648584                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    122444000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122444000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    122444000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122444000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    122444000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122444000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649343                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649343                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 161322.793149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 161322.793149                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 161322.793149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 161322.793149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 161322.793149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 161322.793149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    121685000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    121685000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    121685000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    121685000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    121685000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    121685000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 160322.793149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 160322.793149                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 160322.793149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 160322.793149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 160322.793149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 160322.793149                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.779155                       # Cycle average of tags in use
system.l2.tags.total_refs                     6258608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712764                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654098                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.146450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.458177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.174528                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999892                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1056                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51781804                       # Number of tag accesses
system.l2.tags.data_accesses                 51781804                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433551                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3298                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413875                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413875                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1417173                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1417192                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data              1417173                       # number of overall hits
system.l2.overall_hits::total                 1417192                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17365                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              740                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694506                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 740                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711871                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712611                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                740                       # number of overall misses
system.l2.overall_misses::cpu.data            1711871                       # number of overall misses
system.l2.overall_misses::total               1712611                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1554574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1554574000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    120343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120343500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53495957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53495957000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     120343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   55050531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55170874500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    120343500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  55050531000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55170874500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3129803                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3129803                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.840391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.840391                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.974967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974967                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545141                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.974967                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547195                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.974967                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547195                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89523.409156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89523.409156                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 162626.351351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 162626.351351                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31570.237580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31570.237580                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 162626.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32158.107124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32214.480988                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 162626.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32158.107124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32214.480988                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708894                       # number of writebacks
system.l2.writebacks::total                   1708894                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17365                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          740                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          740                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694506                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712611                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1380924000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1380924000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112943500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112943500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36550897000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36550897000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37931821000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38044764500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37931821000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38044764500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.840391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545141                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545141                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.974967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547195                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.974967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547195                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79523.409156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79523.409156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 152626.351351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 152626.351351                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21570.237580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21570.237580                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 152626.351351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22158.107124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22214.480988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 152626.351351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22158.107124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22214.480988                       # average overall mshr miss latency
system.l2.replacements                        1710716                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15045.297043                       # Cycle average of tags in use
system.l3.tags.total_refs                     3422767                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19213                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    178.148493                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        357.432810                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14687.864234                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.021816                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.896476                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.918292                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16239                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13710281                       # Number of tag accesses
system.l3.tags.data_accesses                 13710281                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708894                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708894                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693389                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693391                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693396                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693398                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    2                       # number of overall hits
system.l3.overall_hits::cpu.data              1693396                       # number of overall hits
system.l3.overall_hits::total                 1693398                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17358                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17358                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          738                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1117                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1855                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18475                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19213                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                738                       # number of overall misses
system.l3.overall_misses::cpu.data              18475                       # number of overall misses
system.l3.overall_misses::total                 19213                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1189835500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1189835500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    104782500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    130746500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    235529000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     104782500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1320582000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1425364500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    104782500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1320582000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1425364500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708894                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708894                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17365                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17365                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          740                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694506                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695246                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               740                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711871                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712611                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              740                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711871                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712611                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999597                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999597                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.997297                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000659                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001094                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.997297                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010792                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011219                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.997297                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010792                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011219                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 68546.808388                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 68546.808388                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 141981.707317                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 117051.477171                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 126969.811321                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 141981.707317                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 71479.404601                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 74187.503253                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 141981.707317                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 71479.404601                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 74187.503253                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1132                       # number of writebacks
system.l3.writebacks::total                      1132                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        17358                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17358                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          738                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1117                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1855                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18475                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19213                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18475                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19213                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1016255500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1016255500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     97402500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    119576500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    216979000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     97402500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   1135832000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   1233234500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     97402500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   1135832000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   1233234500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999597                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999597                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000659                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001094                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010792                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011219                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010792                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011219                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 58546.808388                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 58546.808388                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 131981.707317                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 107051.477171                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 116969.811321                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 131981.707317                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 61479.404601                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 64187.503253                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 131981.707317                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 61479.404601                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 64187.503253                       # average overall mshr miss latency
system.l3.replacements                           2829                       # number of replacements
system.membus.snoop_filter.tot_requests         21588                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1132                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17358                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1855                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        40801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        40801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1302080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1302080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1302080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19213                       # Request fanout histogram
system.membus.reqLayer2.occupancy            26129500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           96078000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6258631                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3128828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1036                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1036                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3143577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1698500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20663                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108381                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9386628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9388438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    292006080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              292073344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1713545                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109441664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4843352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014631                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4842315     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1037      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4843352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4563158500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1138500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4693568000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1855630613000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695246                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1710026                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            2959                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17365                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17365                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695246                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5135378                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218976320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2829                       # Total snoops (count)
system.tol3bus.snoopTraffic                     72448                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3425596                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000826                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.028726                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3422767     99.92%     99.92% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2829      0.08%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3425596                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3420277500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568916500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
