# Multiplication-by-Repeated-Addition-using-Verilog