###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:09 2013
#  Command:           timeDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /RN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.170
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.170
- Arrival Time                  2.010
= Slack Time                  1247.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.276 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1248.031 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.144 | 
     | \bus_state_neg_reg[1] | RN ^       | DFFNRX1 | 1.961 | 0.026 |   2.010 | 1249.170 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.840 | 
     | \bus_state_neg_reg[1] | CKN v   | DFFNRX1 | 1.000 | 0.000 | 1250.000 |    2.840 | 
     +---------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.033
= Slack Time                  1247.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.367 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.122 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.236 | 
     | \bus_state_neg_reg[3] | SN ^       | DFFNSX1 | 1.961 | 0.049 |   2.033 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.749 | 
     | \bus_state_neg_reg[3] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.749 | 
     +---------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.033
= Slack Time                  1247.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.367 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.122 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.236 | 
     | \bus_state_neg_reg[2] | SN ^       | DFFNSX1 | 1.961 | 0.049 |   2.033 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.749 | 
     | \bus_state_neg_reg[2] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.749 | 
     +---------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn                    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.284
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.284
- Arrival Time                  2.011
= Slack Time                  1247.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | RESETn ^   |         | 0.060 |       |   0.116 | 1247.389 | 
     | FE_OFC1_RESETn        | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.144 | 
     | FE_OFC2_RESETn        | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.257 | 
     | \bus_state_neg_reg[0] | SN ^       | DFFNSX1 | 1.961 | 0.027 |   2.011 | 1249.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                       |         |         |       |       |   Time   |   Time   | 
     |-----------------------+---------+---------+-------+-------+----------+----------| 
     |                       | CLKIN v |         | 1.000 |       | 1250.000 |    2.727 | 
     | \bus_state_neg_reg[0] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    2.727 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn             (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.321
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.321
- Arrival Time                  2.011
= Slack Time                  1247.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |         |       |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+-------+---------+----------| 
     |                 | RESETn ^   |         | 0.060 |       |   0.116 | 1247.426 | 
     | FE_OFC1_RESETn  | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.871 | 1248.180 | 
     | FE_OFC2_RESETn  | A ^ -> Y ^ | BUFX2   | 1.961 | 1.114 |   1.984 | 1249.294 | 
     | out_reg_neg_reg | SN ^       | DFFNSXL | 1.961 | 0.027 |   2.011 | 1249.321 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |    Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                 |         |         |       |       |   Time   |   Time   | 
     |-----------------+---------+---------+-------+-------+----------+----------| 
     |                 | CLKIN v |         | 1.000 |       | 1250.000 |    2.690 | 
     | out_reg_neg_reg | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    2.690 | 
     +---------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.275
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.275
- Arrival Time                  0.904
= Slack Time                  1248.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.060 |       |   0.116 | 1248.487 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1249.242 | 
     | \mode_neg_reg[1] | SN ^       | DFFNSX1 | 1.311 | 0.033 |   0.904 | 1249.275 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.629 | 
     | \mode_neg_reg[1] | CKN v   | DFFNSX1 | 1.000 | 0.000 | 1250.000 |    1.629 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /SN (^) checked with trailing edge of 'CLKIN'
Beginpoint: RESETn               (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time        1250.000
- Setup                        -0.335
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.335
- Arrival Time                  0.919
= Slack Time                  1248.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.116
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | RESETn ^   |         | 0.060 |       |   0.116 | 1248.531 | 
     | FE_OFC1_RESETn   | A ^ -> Y ^ | BUFX3   | 1.311 | 0.755 |   0.870 | 1249.286 | 
     | \mode_neg_reg[0] | SN ^       | DFFNSXL | 1.311 | 0.049 |   0.919 | 1249.335 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     = Beginpoint Arrival Time          1250.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell   |  Slew | Delay |  Arrival | Required | 
     |                  |         |         |       |       |   Time   |   Time   | 
     |------------------+---------+---------+-------+-------+----------+----------| 
     |                  | CLKIN v |         | 1.000 |       | 1250.000 |    1.585 | 
     | \mode_neg_reg[0] | CKN v   | DFFNSXL | 1.000 | 0.000 | 1250.000 |    1.585 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \DATA_reg[13] /CK 
Endpoint:   \DATA_reg[13] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.132
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.868
- Arrival Time                  2.250
= Slack Time                  2496.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.850 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.059 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.124 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.198 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.781 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.926 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.727 | 
     | U754          | B0 ^ -> Y v | AOI22XL   | 0.353 | 0.141 |   2.250 | 2498.868 | 
     | \DATA_reg[13] | D v         | DFFSXL    | 0.353 | 0.000 |   2.250 | 2498.868 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.618 | 
     | \DATA_reg[13] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.618 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \DATA_reg[21] /CK 
Endpoint:   \DATA_reg[21] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.249
= Slack Time                  2496.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.852 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.061 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.125 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.199 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.164 | 2497.783 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.308 | 2497.927 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.729 | 
     | U764          | B0 ^ -> Y v | AOI22XL   | 0.350 | 0.140 |   2.249 | 2498.869 | 
     | \DATA_reg[21] | D v         | DFFSXL    | 0.350 | 0.000 |   2.249 | 2498.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.619 | 
     | \DATA_reg[21] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.619 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \DATA_reg[14] /CK 
Endpoint:   \DATA_reg[14] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.246
= Slack Time                  2496.622
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.854 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.063 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.128 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.202 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.786 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.930 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.731 | 
     | U775          | B0 ^ -> Y v | AOI22XL   | 0.350 | 0.137 |   2.246 | 2498.869 | 
     | \DATA_reg[14] | D v         | DFFSXL    | 0.350 | 0.000 |   2.246 | 2498.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.622 | 
     | \DATA_reg[14] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.622 | 
     +------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.246
= Slack Time                  2496.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.855 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.064 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.129 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.203 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.786 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.930 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.732 | 
     | U750         | B0 ^ -> Y v | AOI22XL   | 0.349 | 0.136 |   2.246 | 2498.869 | 
     | \DATA_reg[5] | D v         | DFFSXL    | 0.349 | 0.000 |   2.246 | 2498.869 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.623 | 
     | \DATA_reg[5] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.623 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \DATA_reg[11] /CK 
Endpoint:   \DATA_reg[11] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.869
- Arrival Time                  2.243
= Slack Time                  2496.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.857 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.066 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.131 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.205 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.789 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.933 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.734 | 
     | U767          | B0 ^ -> Y v | AOI22XL   | 0.347 | 0.134 |   2.243 | 2498.869 | 
     | \DATA_reg[11] | D v         | DFFSXL    | 0.347 | 0.000 |   2.243 | 2498.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.625 | 
     | \DATA_reg[11] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.625 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \DATA_reg[24] /CK 
Endpoint:   \DATA_reg[24] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.243
= Slack Time                  2496.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.858 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.067 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.132 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.206 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.790 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.934 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.735 | 
     | U751          | B0 ^ -> Y v | AOI22XL   | 0.344 | 0.134 |   2.243 | 2498.870 | 
     | \DATA_reg[24] | D v         | DFFSXL    | 0.344 | 0.000 |   2.243 | 2498.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.626 | 
     | \DATA_reg[24] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.626 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \DATA_reg[0] /CK 
Endpoint:   \DATA_reg[0] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.240
= Slack Time                  2496.629
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.861 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.070 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.135 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.209 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.793 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.937 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.739 | 
     | U758         | B0 ^ -> Y v | AOI22XL   | 0.344 | 0.131 |   2.240 | 2498.870 | 
     | \DATA_reg[0] | D v         | DFFSXL    | 0.344 | 0.000 |   2.240 | 2498.870 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.629 | 
     | \DATA_reg[0] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.629 | 
     +-----------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \DATA_reg[8] /CK 
Endpoint:   \DATA_reg[8] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.238
= Slack Time                  2496.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.863 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.072 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.137 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.211 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.795 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.939 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.740 | 
     | U749         | B0 ^ -> Y v | AOI22XL   | 0.343 | 0.129 |   2.238 | 2498.870 | 
     | \DATA_reg[8] | D v         | DFFSXL    | 0.343 | 0.000 |   2.238 | 2498.870 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.632 | 
     | \DATA_reg[8] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.632 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \DATA_reg[10] /CK 
Endpoint:   \DATA_reg[10] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.238
= Slack Time                  2496.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.864 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.073 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.137 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.211 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.795 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.939 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.741 | 
     | U777          | B0 ^ -> Y v | AOI22XL   | 0.342 | 0.129 |   2.238 | 2498.870 | 
     | \DATA_reg[10] | D v         | DFFSXL    | 0.342 | 0.000 |   2.238 | 2498.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.632 | 
     | \DATA_reg[10] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.632 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \DATA_reg[15] /CK 
Endpoint:   \DATA_reg[15] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.238
= Slack Time                  2496.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.864 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.073 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.138 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.212 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.795 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.939 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.741 | 
     | U776          | B0 ^ -> Y v | AOI22XL   | 0.342 | 0.129 |   2.238 | 2498.870 | 
     | \DATA_reg[15] | D v         | DFFSXL    | 0.342 | 0.000 |   2.238 | 2498.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.632 | 
     | \DATA_reg[15] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.632 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \DATA_reg[7] /CK 
Endpoint:   \DATA_reg[7] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.237
= Slack Time                  2496.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.865 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.074 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.139 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.213 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.797 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.941 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.742 | 
     | U752         | B0 ^ -> Y v | AOI22XL   | 0.341 | 0.128 |   2.237 | 2498.870 | 
     | \DATA_reg[7] | D v         | DFFSXL    | 0.341 | 0.000 |   2.237 | 2498.870 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.633 | 
     | \DATA_reg[7] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.633 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \DATA_reg[6] /CK 
Endpoint:   \DATA_reg[6] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.237
= Slack Time                  2496.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.865 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.074 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.139 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.213 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.797 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.941 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.743 | 
     | U759         | B0 ^ -> Y v | AOI22XL   | 0.341 | 0.127 |   2.237 | 2498.870 | 
     | \DATA_reg[6] | D v         | DFFSXL    | 0.341 | 0.000 |   2.237 | 2498.870 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.634 | 
     | \DATA_reg[6] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.634 | 
     +-----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \DATA_reg[25] /CK 
Endpoint:   \DATA_reg[25] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.237
= Slack Time                  2496.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.865 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.074 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.139 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.213 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.797 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.941 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.743 | 
     | U761          | B0 ^ -> Y v | AOI22XL   | 0.338 | 0.128 |   2.237 | 2498.871 | 
     | \DATA_reg[25] | D v         | DFFSXL    | 0.338 | 0.000 |   2.237 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.634 | 
     | \DATA_reg[25] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.634 | 
     +------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \DATA_reg[29] /CK 
Endpoint:   \DATA_reg[29] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.237
= Slack Time                  2496.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.866 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.075 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.140 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.213 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.797 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.941 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.743 | 
     | U756          | B0 ^ -> Y v | AOI22XL   | 0.338 | 0.128 |   2.237 | 2498.871 | 
     | \DATA_reg[29] | D v         | DFFSXL    | 0.338 | 0.000 |   2.237 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.634 | 
     | \DATA_reg[29] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.634 | 
     +------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \DATA_reg[31] /CK 
Endpoint:   \DATA_reg[31] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.236
= Slack Time                  2496.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.866 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.075 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.140 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.214 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.798 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.942 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.743 | 
     | U769          | B0 ^ -> Y v | AOI22XL   | 0.338 | 0.127 |   2.236 | 2498.871 | 
     | \DATA_reg[31] | D v         | DFFSXL    | 0.338 | 0.000 |   2.236 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.635 | 
     | \DATA_reg[31] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.635 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \DATA_reg[18] /CK 
Endpoint:   \DATA_reg[18] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.870
- Arrival Time                  2.235
= Slack Time                  2496.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.867 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.076 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.141 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.215 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.798 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.942 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.744 | 
     | U765          | B0 ^ -> Y v | AOI22XL   | 0.339 | 0.126 |   2.235 | 2498.870 | 
     | \DATA_reg[18] | D v         | DFFSXL    | 0.339 | 0.000 |   2.235 | 2498.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.635 | 
     | \DATA_reg[18] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.635 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \DATA_reg[4] /CK 
Endpoint:   \DATA_reg[4] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.235
= Slack Time                  2496.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.868 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.077 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.142 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.216 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.164 | 2497.800 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.308 | 2497.944 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.745 | 
     | U755         | B0 ^ -> Y v | AOI22XL   | 0.339 | 0.125 |   2.235 | 2498.871 | 
     | \DATA_reg[4] | D v         | DFFSXL    | 0.339 | 0.000 |   2.235 | 2498.871 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.636 | 
     | \DATA_reg[4] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.636 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \DATA_reg[23] /CK 
Endpoint:   \DATA_reg[23] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.235
= Slack Time                  2496.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.868 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.077 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.142 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.216 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.800 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.944 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.746 | 
     | U748          | B0 ^ -> Y v | AOI22XL   | 0.335 | 0.125 |   2.235 | 2498.871 | 
     | \DATA_reg[23] | D v         | DFFSXL    | 0.335 | 0.000 |   2.235 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.636 | 
     | \DATA_reg[23] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.636 | 
     +------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \DATA_reg[28] /CK 
Endpoint:   \DATA_reg[28] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.233
= Slack Time                  2496.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.869 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.078 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.143 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.217 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.801 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.945 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.747 | 
     | U773          | B0 ^ -> Y v | AOI22XL   | 0.335 | 0.124 |   2.233 | 2498.871 | 
     | \DATA_reg[28] | D v         | DFFSXL    | 0.335 | 0.000 |   2.233 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.638 | 
     | \DATA_reg[28] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.638 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \DATA_reg[17] /CK 
Endpoint:   \DATA_reg[17] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.233
= Slack Time                  2496.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.870 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.079 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.144 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.217 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.801 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.945 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.747 | 
     | U762          | B0 ^ -> Y v | AOI22XL   | 0.337 | 0.124 |   2.233 | 2498.871 | 
     | \DATA_reg[17] | D v         | DFFSXL    | 0.337 | 0.000 |   2.233 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.638 | 
     | \DATA_reg[17] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.638 | 
     +------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \DATA_reg[26] /CK 
Endpoint:   \DATA_reg[26] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.233
= Slack Time                  2496.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.870 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.079 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.144 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.218 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.164 | 2497.802 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.308 | 2497.946 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.747 | 
     | U763          | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.124 |   2.233 | 2498.871 | 
     | \DATA_reg[26] | D v         | DFFSXL    | 0.334 | 0.000 |   2.233 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.638 | 
     | \DATA_reg[26] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.638 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \DATA_reg[27] /CK 
Endpoint:   \DATA_reg[27] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.233
= Slack Time                  2496.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.871 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.080 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.145 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.218 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.802 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.946 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.748 | 
     | U766          | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.124 |   2.233 | 2498.871 | 
     | \DATA_reg[27] | D v         | DFFSXL    | 0.334 | 0.000 |   2.233 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.639 | 
     | \DATA_reg[27] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.639 | 
     +------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \DATA_reg[12] /CK 
Endpoint:   \DATA_reg[12] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.232
= Slack Time                  2496.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.871 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.080 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.145 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.219 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.802 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.946 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.748 | 
     | U768          | B0 ^ -> Y v | AOI22XL   | 0.336 | 0.123 |   2.232 | 2498.871 | 
     | \DATA_reg[12] | D v         | DFFSXL    | 0.336 | 0.000 |   2.232 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.639 | 
     | \DATA_reg[12] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.639 | 
     +------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \DATA_reg[22] /CK 
Endpoint:   \DATA_reg[22] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.232
= Slack Time                  2496.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.871 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.080 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.145 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.219 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.802 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.946 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.748 | 
     | U757          | B0 ^ -> Y v | AOI22XL   | 0.333 | 0.123 |   2.232 | 2498.871 | 
     | \DATA_reg[22] | D v         | DFFSXL    | 0.333 | 0.000 |   2.232 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.639 | 
     | \DATA_reg[22] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.639 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \DATA_reg[30] /CK 
Endpoint:   \DATA_reg[30] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.232
= Slack Time                  2496.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.871 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.080 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.145 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.219 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.802 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.947 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.748 | 
     | U772          | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.123 |   2.232 | 2498.871 | 
     | \DATA_reg[30] | D v         | DFFSXL    | 0.334 | 0.000 |   2.232 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.639 | 
     | \DATA_reg[30] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.639 | 
     +------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \DATA_reg[16] /CK 
Endpoint:   \DATA_reg[16] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.230
= Slack Time                  2496.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.873 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.082 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.147 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.221 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.804 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.948 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.750 | 
     | U774          | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.121 |   2.230 | 2498.871 | 
     | \DATA_reg[16] | D v         | DFFSXL    | 0.334 | 0.000 |   2.230 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.641 | 
     | \DATA_reg[16] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.641 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \DATA_reg[1] /CK 
Endpoint:   \DATA_reg[1] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.230
= Slack Time                  2496.641
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.873 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.082 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.147 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.220 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.804 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.948 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.750 | 
     | U770         | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.121 |   2.230 | 2498.871 | 
     | \DATA_reg[1] | D v         | DFFSXL    | 0.334 | 0.000 |   2.230 | 2498.871 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.641 | 
     | \DATA_reg[1] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.641 | 
     +-----------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.229
= Slack Time                  2496.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.874 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.083 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.147 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.580 | 2497.221 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.805 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.949 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.751 | 
     | U778          | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.120 |   2.229 | 2498.871 | 
     | \DATA_reg[20] | D v         | DFFSXL    | 0.334 | 0.000 |   2.229 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.642 | 
     | \DATA_reg[20] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.642 | 
     +------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \DATA_reg[19] /CK 
Endpoint:   \DATA_reg[19] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN              (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.229
= Slack Time                  2496.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |             |           |       |       |  Time   |   Time   | 
     |---------------+-------------+-----------+-------+-------+---------+----------| 
     |               | DIN v       |           | 0.202 |       |   0.232 | 2496.874 | 
     | U910          | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.083 | 
     | U958          | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.147 | 
     | U974          | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.221 | 
     | U921          | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.805 | 
     | U884          | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.949 | 
     | U882          | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.751 | 
     | U779          | B0 ^ -> Y v | AOI22XL   | 0.333 | 0.121 |   2.229 | 2498.871 | 
     | \DATA_reg[19] | D v         | DFFSXL    | 0.333 | 0.000 |   2.229 | 2498.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |               |         |        |       |       |  Time   |   Time    | 
     |---------------+---------+--------+-------+-------+---------+-----------| 
     |               | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.642 | 
     | \DATA_reg[19] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.642 | 
     +------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \DATA_reg[9] /CK 
Endpoint:   \DATA_reg[9] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.871
- Arrival Time                  2.229
= Slack Time                  2496.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.874 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.083 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.147 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.221 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.805 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.949 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.751 | 
     | U771         | B0 ^ -> Y v | AOI22XL   | 0.334 | 0.121 |   2.229 | 2498.871 | 
     | \DATA_reg[9] | D v         | DFFSXL    | 0.334 | 0.000 |   2.229 | 2498.871 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.642 | 
     | \DATA_reg[9] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.642 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \DATA_reg[2] /CK 
Endpoint:   \DATA_reg[2] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.872
- Arrival Time                  2.228
= Slack Time                  2496.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.875 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.084 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.149 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.223 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.807 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.951 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.752 | 
     | U760         | B0 ^ -> Y v | AOI22XL   | 0.332 | 0.119 |   2.228 | 2498.872 | 
     | \DATA_reg[2] | D v         | DFFSXL    | 0.332 | 0.000 |   2.228 | 2498.872 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.644 | 
     | \DATA_reg[2] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.644 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \DATA_reg[3] /CK 
Endpoint:   \DATA_reg[3] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN             (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.872
- Arrival Time                  2.228
= Slack Time                  2496.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.132
     = Beginpoint Arrival Time            0.232
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |             |           |       |       |  Time   |   Time   | 
     |--------------+-------------+-----------+-------+-------+---------+----------| 
     |              | DIN v       |           | 0.202 |       |   0.232 | 2496.875 | 
     | U910         | A v -> Y ^  | INVX1     | 0.272 | 0.209 |   0.441 | 2497.084 | 
     | U958         | C ^ -> Y v  | NAND3X1   | 0.099 | 0.065 |   0.506 | 2497.149 | 
     | U974         | B0 v -> Y ^ | OAI2BB1X1 | 0.082 | 0.074 |   0.579 | 2497.223 | 
     | U921         | AN ^ -> Y ^ | NOR2BX1   | 0.940 | 0.584 |   1.163 | 2497.807 | 
     | U884         | A1 ^ -> Y v | OAI221XL  | 0.243 | 0.144 |   1.307 | 2497.951 | 
     | U882         | A v -> Y ^  | INVX1     | 1.342 | 0.802 |   2.109 | 2498.753 | 
     | U753         | B0 ^ -> Y v | AOI22XL   | 0.332 | 0.119 |   2.228 | 2498.872 | 
     | \DATA_reg[3] | D v         | DFFSXL    | 0.332 | 0.000 |   2.228 | 2498.872 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |   Instance   |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |              |         |        |       |       |  Time   |   Time    | 
     |--------------+---------+--------+-------+-------+---------+-----------| 
     |              | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.644 | 
     | \DATA_reg[3] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.644 | 
     +-----------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \RX_DATA_reg[20] /CK 
Endpoint:   \RX_DATA_reg[20] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.854
- Arrival Time                  2.119
= Slack Time                  2496.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.057 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.208 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.650 | 2497.386 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.764 | 2497.500 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.666 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.708 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.675 | 
     | U1161            | C0 ^ -> Y v | AOI222X1 | 0.435 | 0.179 |   2.119 | 2498.854 | 
     | \RX_DATA_reg[20] | D v         | DFFSXL   | 0.435 | 0.000 |   2.119 | 2498.854 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.736 | 
     | \RX_DATA_reg[20] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.736 | 
     +---------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \RX_DATA_reg[27] /CK 
Endpoint:   \RX_DATA_reg[27] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.119
= Slack Time                  2496.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.057 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.208 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.650 | 2497.386 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.764 | 2497.500 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.667 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.708 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.676 | 
     | U1154            | C0 ^ -> Y v | AOI222X1 | 0.433 | 0.179 |   2.119 | 2498.855 | 
     | \RX_DATA_reg[27] | D v         | DFFSXL   | 0.433 | 0.000 |   2.119 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.736 | 
     | \RX_DATA_reg[27] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.736 | 
     +---------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \RX_DATA_reg[23] /CK 
Endpoint:   \RX_DATA_reg[23] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.118
= Slack Time                  2496.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.058 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.209 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.387 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.501 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.667 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.708 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.676 | 
     | U1158            | C0 ^ -> Y v | AOI222X1 | 0.433 | 0.178 |   2.118 | 2498.855 | 
     | \RX_DATA_reg[23] | D v         | DFFSXL   | 0.433 | 0.000 |   2.118 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.736 | 
     | \RX_DATA_reg[23] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.736 | 
     +---------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \RX_DATA_reg[28] /CK 
Endpoint:   \RX_DATA_reg[28] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.117
= Slack Time                  2496.738
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.059 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.210 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.650 | 2497.388 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.764 | 2497.502 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.668 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.710 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.677 | 
     | U1153            | C0 ^ -> Y v | AOI222X1 | 0.432 | 0.178 |   2.117 | 2498.855 | 
     | \RX_DATA_reg[28] | D v         | DFFSXL   | 0.432 | 0.000 |   2.117 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.738 | 
     | \RX_DATA_reg[28] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.738 | 
     +---------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \RX_DATA_reg[30] /CK 
Endpoint:   \RX_DATA_reg[30] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.116
= Slack Time                  2496.739
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.060 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.212 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.390 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.504 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.670 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.711 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.679 | 
     | U1150            | C0 ^ -> Y v | AOI222X1 | 0.431 | 0.176 |   2.116 | 2498.855 | 
     | \RX_DATA_reg[30] | D v         | DFFSXL   | 0.431 | 0.000 |   2.116 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.739 | 
     | \RX_DATA_reg[30] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.739 | 
     +---------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \RX_DATA_reg[26] /CK 
Endpoint:   \RX_DATA_reg[26] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.116
= Slack Time                  2496.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.061 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.212 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.650 | 2497.390 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.764 | 2497.504 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.670 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.711 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.679 | 
     | U1155            | C0 ^ -> Y v | AOI222X1 | 0.431 | 0.176 |   2.116 | 2498.855 | 
     | \RX_DATA_reg[26] | D v         | DFFSXL   | 0.431 | 0.000 |   2.116 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.740 | 
     | \RX_DATA_reg[26] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.740 | 
     +---------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \RX_DATA_reg[29] /CK 
Endpoint:   \RX_DATA_reg[29] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.115
= Slack Time                  2496.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.062 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.213 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.650 | 2497.391 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.764 | 2497.505 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.671 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.712 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.680 | 
     | U1152            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.175 |   2.115 | 2498.855 | 
     | \RX_DATA_reg[29] | D v         | DFFSXL   | 0.430 | 0.000 |   2.115 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.740 | 
     | \RX_DATA_reg[29] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.740 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \RX_DATA_reg[24] /CK 
Endpoint:   \RX_DATA_reg[24] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.114
= Slack Time                  2496.741
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.062 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.214 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.392 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.506 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.672 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.713 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.681 | 
     | U1157            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.174 |   2.114 | 2498.855 | 
     | \RX_DATA_reg[24] | D v         | DFFSXL   | 0.430 | 0.000 |   2.114 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.741 | 
     | \RX_DATA_reg[24] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.741 | 
     +---------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \RX_DATA_reg[25] /CK 
Endpoint:   \RX_DATA_reg[25] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.114
= Slack Time                  2496.742
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.063 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.215 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.393 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.507 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.673 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.714 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.682 | 
     | U1156            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.174 |   2.114 | 2498.855 | 
     | \RX_DATA_reg[25] | D v         | DFFSXL   | 0.430 | 0.000 |   2.114 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.742 | 
     | \RX_DATA_reg[25] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.742 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \RX_DATA_reg[19] /CK 
Endpoint:   \RX_DATA_reg[19] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.112
= Slack Time                  2496.743
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.064 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.216 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.394 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.508 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.674 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.715 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.683 | 
     | U1163            | C0 ^ -> Y v | AOI222X1 | 0.430 | 0.172 |   2.112 | 2498.855 | 
     | \RX_DATA_reg[19] | D v         | DFFSXL   | 0.430 | 0.000 |   2.112 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.743 | 
     | \RX_DATA_reg[19] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.743 | 
     +---------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \RX_DATA_reg[22] /CK 
Endpoint:   \RX_DATA_reg[22] /D (v) checked with  leading edge of 'CLKIN'
Beginpoint: DIN                 (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2498.855
- Arrival Time                  2.112
= Slack Time                  2496.744
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.220
     = Beginpoint Arrival Time            0.320
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                  |             |          |       |       |  Time   |   Time   | 
     |------------------+-------------+----------+-------+-------+---------+----------| 
     |                  | DIN ^       |          | 0.408 |       |   0.321 | 2497.065 | 
     | U910             | A ^ -> Y v  | INVX1    | 0.192 | 0.152 |   0.473 | 2497.217 | 
     | U881             | A v -> Y ^  | NOR2X1   | 0.236 | 0.178 |   0.651 | 2497.394 | 
     | U878             | B ^ -> Y v  | NAND3X1  | 0.210 | 0.114 |   0.765 | 2497.508 | 
     | U1141            | B0 v -> Y ^ | OAI22X1  | 0.218 | 0.166 |   0.931 | 2497.675 | 
     | U875             | A ^ -> Y v  | NAND2X1  | 0.070 | 0.041 |   0.972 | 2497.716 | 
     | U784             | A v -> Y ^  | INVX1    | 1.732 | 0.968 |   1.940 | 2498.684 | 
     | U1159            | C0 ^ -> Y v | AOI222X1 | 0.429 | 0.172 |   2.112 | 2498.855 | 
     | \RX_DATA_reg[22] | D v         | DFFSXL   | 0.429 | 0.000 |   2.112 | 2498.855 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |     Instance     |   Arc   |  Cell  |  Slew | Delay | Arrival |  Required | 
     |                  |         |        |       |       |  Time   |   Time    | 
     |------------------+---------+--------+-------+-------+---------+-----------| 
     |                  | CLKIN ^ |        | 1.000 |       |   0.000 | -2496.744 | 
     | \RX_DATA_reg[22] | CK ^    | DFFSXL | 1.000 | 0.000 |   0.000 | -2496.744 | 
     +---------------------------------------------------------------------------+ 

