#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jul 28 15:02:47 2025
# Process ID         : 24936
# Current directory  : C:/Users/ASUS/Downloads/Openofdm/New_folder
# Command line       : vivado.exe -mode batch -source simulate_ifft.tcl
# Log file           : C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado.log
# Journal file       : C:/Users/ASUS/Downloads/Openofdm/New_folder\vivado.jou
# Running On         : MyASUS
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16539 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27813 MB
# Available Virtual  : 14278 MB
#-----------------------------------------------------------
source simulate_ifft.tcl
# puts "INFO: Creating IFFT simulation project..."
INFO: Creating IFFT simulation project...
# set proj_dir "./vivado_sim_project"
# if { [file isdirectory $proj_dir] } {
#     file delete -force $proj_dir
# }
# create_project ifft_sim $proj_dir -part xc7z020clg484-1
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 367.258 ; gain = 66.168
# puts "INFO: Adding design files: ifft_8_point.v, butterfly_unit.v"
INFO: Adding design files: ifft_8_point.v, butterfly_unit.v
# add_files -norecurse ./ifft_8_point.v
# add_files -norecurse ./butterfly_unit.v
# puts "INFO: Adding testbench: tb_ifft_8_point.v"
INFO: Adding testbench: tb_ifft_8_point.v
# add_files -fileset sim_1 -norecurse ./tb_ifft_8_point.v
# set_property top tb_ifft_8_point [get_filesets sim_1]
# set_property top_lib xil_defaultlib [get_filesets sim_1]
# puts "INFO: Launching simulation..."
INFO: Launching simulation...
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ifft_8_point'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Apps/Vivado/Application/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ifft_8_point' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ifft_8_point_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Downloads/Openofdm/New_folder/butterfly_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft_8_point
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Downloads/Openofdm/New_folder/tb_ifft_8_point.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ifft_8_point
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 370.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ifft_8_point_behav xil_defaultlib.tb_ifft_8_point xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Application/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ifft_8_point_behav xil_defaultlib.tb_ifft_8_point xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'w_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:59]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out0_i' is not permitted [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:93]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out2_i' is not permitted [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:94]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out4_i' is not permitted [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:95]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out6_i' is not permitted [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'w_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'w_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'w_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:62]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:76]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:77]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:78]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:79]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:93]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:94]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:95]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'a_i' [C:/Users/ASUS/Downloads/Openofdm/New_folder/ifft_8_point.v:96]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 370.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Downloads/Openofdm/New_folder/vivado_sim_project/ifft_sim.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 370.406 ; gain = 3.148
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "simulate_ifft.tcl" line 27)
INFO: [Common 17-206] Exiting Vivado at Mon Jul 28 15:03:20 2025...
