
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000323                       # Number of seconds simulated (Second)
simTicks                                    323175500                       # Number of ticks simulated (Tick)
finalTick                                   323175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.10                       # Real time elapsed on the host (Second)
hostTickRate                                 16078345                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1467532                       # Number of bytes of host memory used (Byte)
simInsts                                      2134253                       # Number of instructions simulated (Count)
simOps                                        3825826                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106181                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     190339                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                          439027                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              4.014879                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.249074                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                         305722                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                        270681                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   512                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              105086                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           208361                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples             317632                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.852184                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.839756                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                   243487     76.66%     76.66% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                    14228      4.48%     81.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                    11903      3.75%     84.88% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                    12561      3.95%     88.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                     9850      3.10%     91.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                     9759      3.07%     95.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                     7511      2.36%     97.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                     4961      1.56%     98.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                     3372      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total               317632                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                   3119     67.86%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     67.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.04%     67.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     67.91% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.37%     68.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     68.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    37      0.81%     69.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     69.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  49      1.07%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   756     16.45%     86.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  537     11.68%     98.28% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               37      0.81%     99.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              42      0.91%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         2755      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu       200361     74.02%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           20      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1774      0.66%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd          742      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          735      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1973      0.73%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1853      0.68%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1327      0.49%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          827      0.31%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead        37859     13.99%     92.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite        16286      6.02%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         2939      1.09%     99.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1198      0.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total        270681                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.616548                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                               4596                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.016979                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                  839820                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                 387207                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses         250874                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    24282                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   23765                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses           11064                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                     260331                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       12191                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                     4115                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            911                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         121395                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads         42365                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores        19241                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads         1044                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores          390                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch          464      1.28%      1.28% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return         1501      4.15%      5.43% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect         1662      4.60%     10.03% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          303      0.84%     10.87% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond        30082     83.19%     94.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond         1620      4.48%     98.54% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond          528      1.46%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total         36160                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch          412      2.65%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return          648      4.16%      6.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect          893      5.73%     12.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          214      1.37%     13.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond        12320     79.11%     93.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond          811      5.21%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     98.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          275      1.77%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total        15573                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            3      0.11%      4.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          258      9.59%     13.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           95      3.53%     17.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond         1780     66.17%     83.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          258      9.59%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total         2690                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          135      6.17%      8.55% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.57% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond         1599     73.11%     85.69% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          138      6.31%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          175      8.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total         2187                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget        21356     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB        13163     36.40%     95.46% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS         1501      4.15%     99.61% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total        36160                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch         2001     82.52%     82.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return          399     16.45%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total         2425                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted            30546                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken        11690                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect             2690                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           673                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted         2261                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups               36160                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                1867                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                  18110                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.500830                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1140                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups            831                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               140                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             691                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch          464      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return         1501      4.15%      5.43% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect         1662      4.60%     10.03% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          303      0.84%     10.87% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond        30082     83.19%     94.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond         1620      4.48%     98.54% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond          528      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total        36160                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          172      0.95%      0.95% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return         1501      8.32%      9.27% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          390      2.16%     11.43% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          303      1.68%     13.11% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond        14799     81.99%     95.10% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          357      1.98%     97.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.07% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond          528      2.93%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total        18050                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          258     13.82%     13.82% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     13.82% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond         1351     72.36%     86.18% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          258     13.82%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total         1867                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          258     13.82%     13.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond         1351     72.36%     86.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          258     13.82%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total         1867                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups          831                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          691                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1112                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes                2613                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                  2608                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes              1755                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts         103642                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             2372                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples       302820                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.662823                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.840774                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0         252264     83.30%     83.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1          11464      3.79%     87.09% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2           8397      2.77%     89.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3           9067      2.99%     92.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4           3461      1.14%     94.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5           3477      1.15%     95.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6           1195      0.39%     95.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7           1102      0.36%     95.91% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8          12393      4.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total       302820                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples        12393                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 4.014879                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.249074                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                   76251                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles               190186                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                    41091                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles                 7536                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  2568                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved               12453                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts                329233                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2843                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts             266566                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches           24351                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts          39791                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts         17141                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.607175                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads        137489                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites        94219                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         16642                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         9145                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads       327621                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites       194599                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs            56932                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       109077                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches             14804                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                       216471                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   6214                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1555                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        21506                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                    21320                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 1121                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples            317632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.130421                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.611764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                  260549     82.03%     82.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                    3495      1.10%     83.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                    2957      0.93%     84.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                    3155      0.99%     85.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                    4791      1.51%     86.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                    3204      1.01%     87.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                    4004      1.26%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                    2840      0.89%     89.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                   32637     10.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total              317632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts               192625                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.438754                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches             36160                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.082364                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles        74592                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     2568                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                     97842                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                    2586                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts                305802                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 327                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                   42365                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                  19241                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      640                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                    1592                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           545                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         2230                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                2775                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                  263342                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                 261938                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                   196107                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                   339641                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.596633                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.577395                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                       2589                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  14214                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                  5986                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   533                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            54.496856                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          181.075737                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                 22972     81.60%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  41      0.15%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 122      0.43%     82.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 142      0.50%     82.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 108      0.38%     83.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  69      0.25%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  69      0.25%     83.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  76      0.27%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  50      0.18%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  64      0.23%     84.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                84      0.30%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               144      0.51%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               161      0.57%     85.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               262      0.93%     86.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               257      0.91%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               212      0.75%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               299      1.06%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               268      0.95%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               302      1.07%     91.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               293      1.04%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               208      0.74%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               135      0.48%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               112      0.40%     93.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                95      0.34%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               110      0.39%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                98      0.35%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                48      0.17%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                67      0.24%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                81      0.29%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                38      0.13%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1164      4.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                  38209                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                  17146                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      638                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      133                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                  21556                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      486                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  2568                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                   80119                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 149686                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2241                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                    44084                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles                38934                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts                320214                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 2786                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 10542                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  2565                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 24616                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands             587033                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                    1122911                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                  418493                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    26713                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  214290                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                    34853                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                          593173                       # The number of ROB reads (Count)
system.cpu0.rob.writes                         623625                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu1.numCycles                          445601                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              4.074998                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.245399                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                         304832                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                        270215                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   477                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              104196                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           206936                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples             322790                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.837123                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.823178                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                   248365     76.94%     76.94% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                    14443      4.47%     81.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                    12105      3.75%     85.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                    12679      3.93%     89.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                     9787      3.03%     92.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                     9656      2.99%     95.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                     7503      2.32%     97.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     4937      1.53%     98.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     3315      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total               322790                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   3081     67.74%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                    19      0.42%     68.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     68.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                    31      0.68%     68.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     68.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     68.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     68.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     68.84% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  45      0.99%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     69.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   765     16.82%     86.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  528     11.61%     98.26% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead               34      0.75%     99.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              45      0.99%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         2707      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu       200187     74.08%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           20      0.01%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         1774      0.66%     75.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          726      0.27%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.01%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          713      0.26%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu         1934      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt         1773      0.66%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         1308      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          801      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        37980     14.06%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        16308      6.04%     98.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead         2746      1.02%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite         1206      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total        270215                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.606406                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                               4548                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.016831                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                  844775                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                 386688                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses         250908                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                    23470                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                   22505                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses           10774                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                     260267                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                       11789                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                     4013                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            914                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         122811                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads         42318                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores        19257                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads         1052                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores          384                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch          444      1.23%      1.23% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return         1487      4.12%      5.35% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect         1660      4.60%      9.96% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect          298      0.83%     10.78% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond        30037     83.27%     94.05% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond         1615      4.48%     98.53% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          530      1.47%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total         36071                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch          392      2.53%      2.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          634      4.09%      6.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          891      5.75%     12.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect          209      1.35%     13.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond        12275     79.28%     93.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          806      5.21%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          277      1.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total        15484                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch          107      3.99%      3.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            1      0.04%      4.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          260      9.70%     13.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect           98      3.66%     17.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond         1769     66.01%     83.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond          258      9.63%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond          187      6.98%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total         2680                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect          138      6.30%      8.68% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.69% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond         1596     72.88%     85.57% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond          142      6.48%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.05% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond          174      7.95%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total         2190                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget        21254     58.92%     58.92% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB        13191     36.57%     95.49% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS         1487      4.12%     99.61% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect          139      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total        36071                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch         1996     82.48%     82.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return          401     16.57%     99.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            1      0.04%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total         2420                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted            30481                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        11683                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect             2680                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted         2251                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups               36071                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                1858                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                  18105                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.501927                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted           1141                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            828                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits               139                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             689                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch          444      1.23%      1.23% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return         1487      4.12%      5.35% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect         1660      4.60%      9.96% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect          298      0.83%     10.78% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond        30037     83.27%     94.05% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond         1615      4.48%     98.53% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          530      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total        36071                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch          159      0.89%      0.89% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return         1487      8.28%      9.16% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          386      2.15%     11.31% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect          298      1.66%     12.97% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond        14755     82.13%     95.10% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond          351      1.95%     97.05% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     97.05% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          530      2.95%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total        17966                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          260     13.99%     13.99% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     13.99% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond         1340     72.12%     86.11% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond          258     13.89%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total         1858                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          260     13.99%     13.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond         1340     72.12%     86.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond          258     13.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total         1858                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          828                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits          139                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses          689                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords         1113                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                2592                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                  2587                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes              1734                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts         102824                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts             2326                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples       308119                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.651424                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.828450                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         257633     83.61%     83.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1          11465      3.72%     87.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2           8390      2.72%     90.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3           8968      2.91%     92.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4           3453      1.12%     94.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5           3489      1.13%     95.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1188      0.39%     95.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7           1082      0.35%     95.96% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8          12451      4.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total       308119                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples        12451                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 4.074998                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.245399                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu1.decode.idleCycles                   75143                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               196706                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                    40741                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles                 7677                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2523                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved               12473                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  555                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts                328061                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2876                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts             266202                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches           24348                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts          39721                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts         17186                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           0.597400                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads        137278                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites        94118                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads         16197                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites         8873                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads       327141                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites       194569                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs            56907                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       109123                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches             14817                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                       224523                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   6126                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1053                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1338                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        20511                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                    21337                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 1146                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples            322790                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.108296                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.589818                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                  265859     82.36%     82.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                    3499      1.08%     83.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                    2940      0.91%     84.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                    3172      0.98%     85.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                    4789      1.48%     86.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                    3226      1.00%     87.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                    3998      1.24%     89.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                    2878      0.89%     89.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                   32429     10.05%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total              322790                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts               192341                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.431644                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches             36071                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.080949                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles        72302                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2523                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    102192                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                    4748                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                304912                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 317                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                   42318                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                  19257                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      631                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                    3753                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            87                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         2172                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                2712                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                  263037                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                 261682                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                   195760                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                   338665                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.587256                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.578034                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                       2634                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  14167                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 87                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  6002                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   486                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            56.452240                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          187.237944                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                 22861     81.21%     81.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  49      0.17%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                 125      0.44%     81.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                 215      0.76%     82.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 137      0.49%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 100      0.36%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  69      0.25%     83.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  46      0.16%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  64      0.23%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  57      0.20%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                55      0.20%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                89      0.32%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               165      0.59%     85.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               258      0.92%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               248      0.88%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               227      0.81%     87.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               221      0.79%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               254      0.90%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               270      0.96%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               227      0.81%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               232      0.82%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               174      0.62%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               159      0.56%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               154      0.55%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                96      0.34%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                84      0.30%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                66      0.23%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                67      0.24%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                63      0.22%     95.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                40      0.14%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1279      4.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                  38201                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                  17191                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                      651                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      123                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                  21537                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      456                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2523                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                   79036                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 156137                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          2131                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                    43845                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles                39118                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts                319258                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 1759                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                  9984                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1764                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                 25195                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands             585694                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                    1120265                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                  417577                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                    25587                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  212951                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                    35647                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                          597596                       # The number of ROB reads (Count)
system.cpu1.rob.writes                         621845                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu10.numCycles                         469235                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             4.291129                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.233039                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        306161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       271134                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  518                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             105525                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          209369                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            336555                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.805616                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.795995                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  261853     77.80%     77.80% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   14546      4.32%     82.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   12257      3.64%     85.77% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   12499      3.71%     89.48% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                    9879      2.94%     92.42% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                    9669      2.87%     95.29% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                    7568      2.25%     97.54% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                    4964      1.47%     99.01% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    3320      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              336555                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  3135     67.13%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     67.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                   17      0.36%     67.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     67.49% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   36      0.77%     68.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     68.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     68.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     68.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     68.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 46      0.99%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     69.25% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  785     16.81%     86.06% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 557     11.93%     97.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              36      0.77%     98.76% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             58      1.24%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         2739      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       200733     74.03%     75.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           20      0.01%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd          735      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          714      0.26%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu         1958      0.72%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1789      0.66%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         1313      0.48%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          804      0.30%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead        38081     14.05%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        16335      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead         2843      1.05%     99.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         1264      0.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       271134                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.577821                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              4670                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.017224                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                 860097                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                388626                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        251450                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                   23914                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                  23225                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses          10910                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    261050                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                      12015                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                    4059                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                           938                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        132680                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads        42408                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        19362                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         1015                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          346                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch          451      1.24%      1.24% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return         1499      4.12%      5.37% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect         1678      4.62%      9.98% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect          309      0.85%     10.83% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond        30248     83.24%     94.07% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond         1626      4.47%     98.54% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond          529      1.46%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total        36340                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch          399      2.53%      2.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          646      4.10%      6.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect          909      5.77%     12.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect          220      1.40%     13.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond        12486     79.26%     93.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          817      5.19%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond          276      1.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total        15753                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch          108      4.00%      4.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            2      0.07%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect          262      9.71%     13.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect           96      3.56%     17.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond         1786     66.20%     83.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond          259      9.60%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     93.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond          185      6.86%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total         2698                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect          139      6.33%      8.69% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.70% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond         1605     73.05%     85.75% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond          139      6.33%     92.08% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.08% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond          174      7.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total         2197                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget        21499     59.16%     59.16% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB        13198     36.32%     95.48% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS         1499      4.12%     99.60% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total        36340                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch         2013     82.60%     82.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          400     16.41%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total         2437                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted           30699                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        11696                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect            2698                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss          677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted         2270                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups              36340                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               1879                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 18224                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.501486                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted          1149                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups           838                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits              144                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            694                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch          451      1.24%      1.24% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return         1499      4.12%      5.37% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect         1678      4.62%      9.98% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect          309      0.85%     10.83% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond        30248     83.24%     94.07% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond         1626      4.47%     98.54% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond          529      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total        36340                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch          163      0.90%      0.90% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return         1499      8.27%      9.17% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect          384      2.12%     11.29% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect          309      1.71%     13.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond        14871     82.09%     95.09% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond          361      1.99%     97.08% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%     97.08% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond          529      2.92%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total        18116                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect          262     13.94%     13.94% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     13.94% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond         1358     72.27%     86.22% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond          259     13.78%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total         1879                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect          262     13.94%     13.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond         1358     72.27%     86.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond          259     13.78%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total         1879                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups          838                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses          694                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords          281                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords         1119                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.ras.pushes               2633                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops                 2628                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes             1775                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.commit.commitSquashedInsts        104123                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts            2336                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       321671                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.623979                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.793427                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        271139     84.29%     84.29% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         11468      3.57%     87.86% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2          8412      2.62%     90.47% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3          8993      2.80%     93.27% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          3486      1.08%     94.35% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5          3466      1.08%     95.43% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6          1202      0.37%     95.80% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7          1081      0.34%     96.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         12424      3.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       321671                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        12424                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                4.291129                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.233039                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu10.decode.idleCycles                  76326                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              209094                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                   40876                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles                7723                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 2536                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              12470                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 555                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               330016                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                2875                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts            267075                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches          24424                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts         39912                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts        17258                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          0.569171                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads       137634                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites        94282                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads        16348                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites         8959                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads       327816                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites       194921                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs           57170                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads       109580                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches            14841                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      230319                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  6158                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                583                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         1309                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        26055                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   21460                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           336555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.070446                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.552866                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 279152     82.94%     82.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   3579      1.06%     84.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   3000      0.89%     84.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   3274      0.97%     85.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   4670      1.39%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                   3274      0.97%     88.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   4067      1.21%     89.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                   2901      0.86%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  32638      9.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             336555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts              193446                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           0.412258                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches            36340                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.077445                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles        75210                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    2536                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   111170                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   3230                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               306241                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                356                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                  42408                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 19362                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     720                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   2116                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           86                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         2193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               2734                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 263716                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                262360                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  196053                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                  339613                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.559123                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.577284                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                      2619                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 14257                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                86                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 6107                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  8                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  543                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           61.593016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         199.170685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9                22760     80.85%     80.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 63      0.22%     81.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 44      0.16%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 73      0.26%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                152      0.54%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                142      0.50%     82.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 99      0.35%     82.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 69      0.25%     83.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 63      0.22%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 65      0.23%     83.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               73      0.26%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               85      0.30%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               89      0.32%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139              144      0.51%     84.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              295      1.05%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              325      1.15%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              291      1.03%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              261      0.93%     89.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              268      0.95%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              220      0.78%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              224      0.80%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              203      0.72%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              145      0.52%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              137      0.49%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249               90      0.32%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               73      0.26%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              104      0.37%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279               89      0.32%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289               56      0.20%     94.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299               59      0.21%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           1390      4.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2950                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                 38256                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 17263                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     710                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     119                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 21654                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     480                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 2536                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                  80287                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                163090                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         2477                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                   43880                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               44285                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               320887                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                2248                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                10389                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 2640                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                29391                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands            588321                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                   1125598                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 419303                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                   26135                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 215578                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                65                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   36270                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                         612448                       # The number of ROB reads (Count)
system.cpu10.rob.writes                        624652                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu11.numCycles                         466964                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             4.270361                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             0.234172                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        306342                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       271285                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  498                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined             105706                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          208953                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            329629                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.823001                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.811758                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  254966     77.35%     77.35% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   14496      4.40%     81.75% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   12130      3.68%     85.43% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   12649      3.84%     89.26% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                    9831      2.98%     92.25% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    9735      2.95%     95.20% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    7510      2.28%     97.48% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    4973      1.51%     98.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    3339      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              329629                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  3143     68.25%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     68.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   18      0.39%     68.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     68.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   35      0.76%     69.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     69.40% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 49      1.06%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     70.47% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  745     16.18%     86.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 523     11.36%     98.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              34      0.74%     98.74% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             58      1.26%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2740      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       200881     74.05%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           20      0.01%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1774      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd          746      0.27%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           32      0.01%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          715      0.26%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         1951      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt         1797      0.66%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1312      0.48%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          829      0.31%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        38043     14.02%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        16340      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         2843      1.05%     99.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         1262      0.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       271285                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.580955                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              4605                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.016975                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 853290                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                388870                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        251636                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   24012                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  23341                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses          10966                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    261085                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                      12065                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                    4033                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                           944                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        137335                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads        42478                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        19403                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         1012                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores          373                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch          468      1.29%      1.29% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return         1491      4.11%      5.40% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect         1662      4.58%      9.98% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect          301      0.83%     10.81% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond        30226     83.30%     94.11% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond         1617      4.46%     98.57% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%     98.57% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond          520      1.43%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total        36285                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch          416      2.65%      2.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          638      4.06%      6.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          893      5.69%     12.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect          212      1.35%     13.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond        12464     79.40%     93.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          808      5.15%     98.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     98.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond          267      1.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total        15698                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch          113      4.18%      4.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            2      0.07%      4.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect          261      9.65%     13.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect           98      3.62%     17.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond         1783     65.94%     83.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond          260      9.62%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond          187      6.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total         2704                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect          140      6.38%      8.75% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.76% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond         1599     72.88%     85.64% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond          140      6.38%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.02% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond          175      7.98%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total         2194                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget        21447     59.11%     59.11% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB        13205     36.39%     95.50% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS         1491      4.11%     99.61% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect          142      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total        36285                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch         2013     82.64%     82.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return          399     16.38%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total         2436                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted           30694                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken        11699                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect            2704                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss          673                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted         2275                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups              36285                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1875                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 18208                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.501805                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted          1152                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups           821                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              142                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            679                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch          468      1.29%      1.29% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return         1491      4.11%      5.40% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect         1662      4.58%      9.98% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect          301      0.83%     10.81% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond        30226     83.30%     94.11% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond         1617      4.46%     98.57% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%     98.57% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond          520      1.43%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total        36285                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch          176      0.97%      0.97% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return         1491      8.25%      9.22% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect          386      2.14%     11.36% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect          301      1.67%     13.02% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond        14848     82.14%     95.16% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond          355      1.96%     97.12% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     97.12% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond          520      2.88%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total        18077                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect          261     13.92%     13.92% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     13.92% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond         1354     72.21%     86.13% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond          260     13.87%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total         1875                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect          261     13.92%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond         1354     72.21%     86.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond          260     13.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total         1875                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups          821                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses          679                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords          285                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords         1106                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.ras.pushes               2601                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops                 2596                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes             1743                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.commit.commitSquashedInsts        104285                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            2368                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       314701                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.637799                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.809685                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        264097     83.92%     83.92% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         11498      3.65%     87.57% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          8430      2.68%     90.25% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          9059      2.88%     93.13% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          3449      1.10%     94.23% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          3495      1.11%     95.34% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6          1188      0.38%     95.71% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7          1098      0.35%     96.06% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         12387      3.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       314701                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        12387                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                4.270361                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                0.234172                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu11.decode.idleCycles                  79877                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              198522                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   40996                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                7674                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 2560                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              12478                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 555                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               329919                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2895                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts            267252                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches          24444                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts         39902                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts        17265                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          0.572318                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads       137737                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites        94411                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads        16444                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites         9013                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads       328205                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites       195116                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs           57167                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads       109571                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches            14838                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      222704                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  6204                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                985                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         1462                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        24999                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   21463                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                1156                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           329629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            1.091740                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.574245                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 272364     82.63%     82.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   3519      1.07%     83.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   2974      0.90%     84.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   3214      0.98%     85.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   4776      1.45%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   3235      0.98%     88.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   4013      1.22%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2869      0.87%     90.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  32665      9.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             329629                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts              193326                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           0.414006                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches            36285                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.077704                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles        76377                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    2560                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   104303                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   3908                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               306422                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                275                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  42478                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 19403                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     689                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   2861                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           84                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          540                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         2219                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               2759                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 264007                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                262602                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  196453                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  339879                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.562360                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.578009                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      2637                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 14327                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                84                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 6148                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  7                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  515                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           62.244325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         197.090808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                22750     80.81%     80.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 62      0.22%     81.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 66      0.23%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 73      0.26%     81.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                145      0.52%     82.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                139      0.49%     82.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                101      0.36%     82.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 82      0.29%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                102      0.36%     83.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 61      0.22%     83.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               55      0.20%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               74      0.26%     84.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               58      0.21%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               94      0.33%     84.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149              193      0.69%     85.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              305      1.08%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              301      1.07%     87.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              255      0.91%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              279      0.99%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              191      0.68%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              195      0.69%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              214      0.76%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              199      0.71%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              150      0.53%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              128      0.45%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              115      0.41%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               82      0.29%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279               75      0.27%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289               44      0.16%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299               74      0.26%     94.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           1489      5.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2829                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 38350                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 17271                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     687                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     131                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 21684                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     504                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 2560                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                  83775                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                150437                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         2607                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   44073                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               46177                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               320879                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                1185                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                11307                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 1693                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                32428                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            588331                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                   1125502                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 419347                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   26271                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 215588                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                65                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   35565                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         605703                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        625020                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu12.numCycles                         460185                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             4.208368                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             0.237622                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                        305288                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                       270486                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  492                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined             104652                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined          207700                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples            327113                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.826889                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.815609                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  252695     77.25%     77.25% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                   14484      4.43%     81.68% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                   12023      3.68%     85.35% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                   12574      3.84%     89.20% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                    9882      3.02%     92.22% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                    9677      2.96%     95.18% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                    7470      2.28%     97.46% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                    4963      1.52%     98.98% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    3345      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total              327113                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  3131     68.08%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     68.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   16      0.35%     68.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     68.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   36      0.78%     69.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 46      1.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  755     16.42%     86.63% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                 527     11.46%     98.09% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              35      0.76%     98.85% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite             53      1.15%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         2694      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu       200238     74.03%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           20      0.01%     75.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1774      0.66%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd          738      0.27%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     75.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           32      0.01%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          725      0.27%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu         1946      0.72%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     76.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt         1810      0.67%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         1327      0.49%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          822      0.30%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     78.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead        37995     14.05%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        16281      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead         2840      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite         1244      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total       270486                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.587777                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                              4599                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.017003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads                 849192                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites                386897                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses        250893                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                   23984                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                  23207                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses          10964                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                    260344                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                      12047                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                    4043                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                           948                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        133072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads        42369                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores        19275                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads         1060                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores          400                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch          458      1.27%      1.27% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return         1491      4.13%      5.40% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect         1665      4.61%     10.01% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect          298      0.83%     10.83% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond        30086     83.30%     94.14% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond         1597      4.42%     98.56% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%     98.56% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond          521      1.44%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total        36116                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch          406      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          638      4.11%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          896      5.77%     12.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect          209      1.35%     13.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond        12324     79.36%     93.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          788      5.07%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     98.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond          268      1.73%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total        15529                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch          110      4.09%      4.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            2      0.07%      4.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect          261      9.71%     13.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect           96      3.57%     17.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond         1775     66.01%     83.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond          258      9.59%     93.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     93.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond          187      6.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total         2689                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect          139      6.33%      8.70% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.71% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond         1599     72.85%     85.56% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond          142      6.47%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.03% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond          175      7.97%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total         2195                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget        21341     59.09%     59.09% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB        13141     36.39%     95.48% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS         1491      4.13%     99.60% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect          143      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total        36116                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch         2000     82.44%     82.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return          402     16.57%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total         2426                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted           30544                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        11672                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect            2689                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss          674                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted         2259                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups              36116                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               1864                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                 18093                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.500969                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted          1142                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups           819                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits              143                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            676                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch          458      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return         1491      4.13%      5.40% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect         1665      4.61%     10.01% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect          298      0.83%     10.83% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond        30086     83.30%     94.14% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond         1597      4.42%     98.56% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%     98.56% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond          521      1.44%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total        36116                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch          167      0.93%      0.93% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return         1491      8.27%      9.20% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect          386      2.14%     11.34% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect          298      1.65%     12.99% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond        14803     82.13%     95.13% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond          357      1.98%     97.11% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%     97.11% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond          521      2.89%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total        18023                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect          261     14.00%     14.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     14.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond         1345     72.16%     86.16% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond          258     13.84%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total         1864                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect          261     14.00%     14.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond         1345     72.16%     86.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond          258     13.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total         1864                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups          819                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits          143                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses          676                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords         1102                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.ras.pushes               2601                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops                 2596                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes             1743                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.commit.commitSquashedInsts        103056                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts            2311                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples       312390                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.642517                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.817887                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0        261930     83.85%     83.85% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1         11443      3.66%     87.51% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2          8400      2.69%     90.20% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3          8958      2.87%     93.07% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4          3448      1.10%     94.17% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5          3468      1.11%     95.28% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6          1195      0.38%     95.66% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7          1087      0.35%     96.01% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8         12461      3.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total       312390                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples        12461                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                4.208368                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                0.237622                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu12.decode.idleCycles                  75013                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles              201127                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                   40817                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles                7645                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                 2511                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved              12450                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 557                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts               328965                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                2878                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts            266443                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches          24361                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts         39833                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts        17195                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          0.578991                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads       137449                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites        94200                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads        16473                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites         9013                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads       327511                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites       194567                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs           57028                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads       109206                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches            14775                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                      225348                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  6104                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                635                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1209                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        22260                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                   21346                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                1134                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples           327113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            1.096389                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.578829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                 270053     82.56%     82.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                   3499      1.07%     83.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                   2982      0.91%     84.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                   3172      0.97%     85.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                   4766      1.46%     86.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                   3210      0.98%     87.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                   4015      1.23%     89.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                   2868      0.88%     90.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                  32548      9.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total             327113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts              192690                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           0.418723                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches            36116                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.078481                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles        74609                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                    2511                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   106804                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                   2509                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts               305368                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                326                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                  42369                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                 19275                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     698                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                   1446                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           85                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         2144                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts               2686                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                 263200                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount                261857                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                  195821                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                  339149                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.569026                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.577389                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                      2645                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                 14218                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                85                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 6020                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  514                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           59.160456                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         185.340498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9                22824     81.08%     81.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 37      0.13%     81.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 40      0.14%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                123      0.44%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                176      0.63%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                129      0.46%     82.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                 95      0.34%     83.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 70      0.25%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 73      0.26%     83.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 63      0.22%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               60      0.21%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               63      0.22%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               78      0.28%     84.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139              202      0.72%     85.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149              298      1.06%     86.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159              303      1.08%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169              290      1.03%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              257      0.91%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              220      0.78%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199              207      0.74%     90.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209              166      0.59%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219              174      0.62%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              175      0.62%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              129      0.46%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249              101      0.36%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259              113      0.40%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269              100      0.36%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279               70      0.25%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289               76      0.27%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299               88      0.31%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows           1351      4.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                 38255                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                 17200                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                     690                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     131                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                 21524                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     461                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                 2511                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                  78922                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                155614                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         3140                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                   43862                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles               43064                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts               319900                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                1824                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                10364                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 2003                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents                29029                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands            586869                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                   1122671                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                 418391                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                   26077                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                 214126                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                   35479                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                         602024                       # The number of ROB reads (Count)
system.cpu12.rob.writes                        622360                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu13.numCycles                         469245                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             4.291221                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             0.233034                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                        304728                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                       269980                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                  486                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined             104092                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined          206474                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples            332669                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.811557                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.803133                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  258417     77.68%     77.68% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                   14483      4.35%     82.03% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                   12004      3.61%     85.64% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                   12545      3.77%     89.41% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                    9758      2.93%     92.35% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                    9605      2.89%     95.23% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                    7542      2.27%     97.50% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                    4975      1.50%     99.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    3340      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total              332669                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  3160     68.52%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     68.52% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                   18      0.39%     68.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     68.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                   26      0.56%     69.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     69.47% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                 45      0.98%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  744     16.13%     86.58% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                 535     11.60%     98.18% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead              33      0.72%     98.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite             51      1.11%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass         2734      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu       199967     74.07%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           20      0.01%     75.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv         1774      0.66%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd          737      0.27%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt           32      0.01%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd          702      0.26%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu         1948      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt         1764      0.65%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         1306      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift          817      0.30%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead        37820     14.01%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        16299      6.04%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead         2822      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite         1238      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total       269980                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.575350                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                              4612                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.017083                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads                 854002                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites                385862                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses        250609                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                   23725                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                  23127                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses          10833                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                    259943                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                      11915                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                    4013                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                           927                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        136576                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads        42279                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores        19287                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         1276                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores          612                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch          460      1.28%      1.28% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return         1489      4.13%      5.41% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect         1655      4.59%     10.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect          295      0.82%     10.82% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond        29988     83.23%     94.05% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond         1611      4.47%     98.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond          531      1.47%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total        36029                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch          408      2.64%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          636      4.12%      6.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect          886      5.74%     12.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect          206      1.33%     13.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond        12226     79.17%     93.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond          802      5.19%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond          278      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total        15442                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch          110      4.11%      4.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            1      0.04%      4.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect          261      9.75%     13.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect           96      3.59%     17.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond         1764     65.89%     83.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond          258      9.64%     93.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     93.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond          187      6.99%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total         2677                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect          139      6.34%      8.71% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.72% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond         1599     72.91%     85.64% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond          141      6.43%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond          174      7.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total         2193                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget        21261     59.01%     59.01% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB        13140     36.47%     95.48% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS         1489      4.13%     99.61% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect          139      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total        36029                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch         1994     82.60%     82.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          397     16.45%     99.05% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            1      0.04%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total         2414                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted           30448                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        11639                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect            2677                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss          671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted         2251                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          426                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups              36029                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               1857                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                 18080                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.501818                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted          1139                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups           826                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits              139                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            687                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch          460      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return         1489      4.13%      5.41% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect         1655      4.59%     10.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect          295      0.82%     10.82% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond        29988     83.23%     94.05% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond         1611      4.47%     98.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond          531      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total        36029                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch          169      0.94%      0.94% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return         1489      8.30%      9.24% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect          374      2.08%     11.32% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect          295      1.64%     12.96% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond        14730     82.07%     95.03% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond          361      2.01%     97.04% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%     97.04% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond          531      2.96%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total        17949                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect          261     14.05%     14.05% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     14.05% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond         1338     72.05%     86.11% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond          258     13.89%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total         1857                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect          261     14.05%     14.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.05% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond         1338     72.05%     86.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond          258     13.89%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total         1857                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups          826                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits          139                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses          687                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords         1109                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.ras.pushes               2586                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops                 2581                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes             1728                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used                  853                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct               853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.commit.commitSquashedInsts        102669                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts            2320                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples       318020                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.631143                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.800866                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0        267416     84.09%     84.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1         11472      3.61%     87.70% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2          8450      2.66%     90.35% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3          9037      2.84%     93.19% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4          3462      1.09%     94.28% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5          3512      1.10%     95.39% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6          1229      0.39%     95.77% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7          1085      0.34%     96.11% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8         12357      3.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total       318020                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls                 858                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples        12357                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commitStats0.numInsts             109350                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps               200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP       109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP         200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                4.291221                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                0.233034                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs            41406                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts             6819                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts          194561                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts          28151                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts         13255                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu13.decode.idleCycles                  74832                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles              206954                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                   40688                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles                7678                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                 2517                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved              12424                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 556                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts               328232                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                2877                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts            265967                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches          24344                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts         39654                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts        17200                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          0.566798                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads       137325                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites        94072                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads        16221                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites         8910                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads       327008                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites       194266                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs           56854                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads       108997                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches            14768                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                      229697                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  6116                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                808                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         1337                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        23812                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                   21289                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                1130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples           332669                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            1.076268                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.559037                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                 275696     82.87%     82.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                   3517      1.06%     83.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                   2939      0.88%     84.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                   3165      0.95%     85.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                   4754      1.43%     87.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                   3252      0.98%     88.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                   4005      1.20%     89.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                   2883      0.87%     90.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                  32458      9.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total             332669                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts              192353                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           0.409920                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches            36029                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.076781                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles        73957                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                    2517                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   108800                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                   4757                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts               304808                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                323                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                  42279                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                 19287                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  40                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     676                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                   3710                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           91                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          538                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect         2171                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts               2709                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                 262799                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount                261442                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                  195428                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                  338440                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.557155                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.577438                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                      2618                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                 14128                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                 17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                91                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                 6032                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  4                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                  513                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples            28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           59.701005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         193.457409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9                22908     81.38%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 60      0.21%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 45      0.16%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 68      0.24%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                166      0.59%     82.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                112      0.40%     82.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 73      0.26%     83.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 68      0.24%     83.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 43      0.15%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 51      0.18%     83.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               37      0.13%     83.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               60      0.21%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               87      0.31%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               94      0.33%     84.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149              233      0.83%     85.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159              267      0.95%     86.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              238      0.85%     87.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              258      0.92%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              231      0.82%     89.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199              226      0.80%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209              256      0.91%     90.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              240      0.85%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              210      0.75%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              220      0.78%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249              170      0.60%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              131      0.47%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               74      0.26%     94.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279               70      0.25%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289               65      0.23%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299               46      0.16%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           1344      4.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total              28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                 38185                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                 17205                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     709                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     121                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                 21487                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     494                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                 2517                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                  78739                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                155441                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         2659                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                   43767                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles               49546                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts               319133                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                2602                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                10742                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 3156                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents                34228                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands            585083                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                   1119331                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                 417184                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                   26079                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps              372743                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                 212340                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                   35697                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                         607436                       # The number of ROB reads (Count)
system.cpu13.rob.writes                        621512                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                 109350                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                   200716                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu14.numCycles                         463516                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             3.472732                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             0.287958                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        324781                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     95                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       295581                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  407                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              92563                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          179016                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                35                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            325991                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.906715                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.900911                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  247137     75.81%     75.81% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   13539      4.15%     79.96% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   11973      3.67%     83.64% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   15002      4.60%     88.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                   10130      3.11%     91.35% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                   10291      3.16%     94.50% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                    8448      2.59%     97.09% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                    5341      1.64%     98.73% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                    4130      1.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              325991                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  3283     71.29%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     71.29% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                   15      0.33%     71.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     71.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   16      0.35%     71.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     71.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     71.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     71.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     71.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 21      0.46%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     72.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  735     15.96%     88.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 452      9.82%     98.20% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              29      0.63%     98.83% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             54      1.17%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         2291      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       210244     71.13%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           20      0.01%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1462      0.49%     72.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         5843      1.98%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     74.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt           32      0.01%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     74.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          451      0.15%     74.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu         2691      0.91%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1239      0.42%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         1597      0.54%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          417      0.14%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     76.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd         1027      0.35%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt          579      0.20%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult         1026      0.35%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead        43955     14.87%     92.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        15744      5.33%     97.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead         4673      1.58%     99.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         2290      0.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       295581                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.637693                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              4605                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.015579                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                 877720                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                387771                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        265955                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                   44445                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                  29778                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses          21444                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    275622                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                      22273                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                    3701                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                           945                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        137525                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads        49644                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        19669                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         3754                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores          829                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch          277      0.83%      0.83% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return         1334      3.98%      4.80% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect         1486      4.43%      9.23% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect          303      0.90%     10.14% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond        28105     83.80%     93.93% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond         1606      4.79%     98.72% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%     98.72% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond          429      1.28%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total        33540                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch          258      1.85%      1.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          588      4.23%      6.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          822      5.91%     11.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect          216      1.55%     13.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond        11041     79.37%     92.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          758      5.45%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     98.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond          228      1.64%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total        13911                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch           58      2.39%      2.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            3      0.12%      2.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect          264     10.87%     13.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect           94      3.87%     17.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond         1605     66.10%     83.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond          259     10.67%     94.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     94.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond          145      5.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total         2428                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch           19      0.10%      0.10% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return          746      3.80%      3.90% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect          664      3.38%      7.28% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect           87      0.44%      7.72% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond        17064     86.93%     94.66% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond          848      4.32%     98.98% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%     98.98% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond          201      1.02%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total        19629                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch           19      0.97%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.97% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect          142      7.25%      8.22% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect           85      4.34%     12.56% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond         1434     73.24%     85.80% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond          145      7.41%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.21% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond          133      6.79%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total         1958                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget        19168     57.15%     57.15% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB        12912     38.50%     95.65% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS         1334      3.98%     99.62% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect          126      0.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total        33540                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch         1882     83.64%     83.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          351     15.60%     99.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            3      0.13%     99.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect           14      0.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total         2250                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted           28382                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        11576                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect            2428                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss          676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted         2051                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          377                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups              33540                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               1751                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 16989                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.506530                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted          1142                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups           732                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits              126                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            606                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch          277      0.83%      0.83% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return         1334      3.98%      4.80% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect         1486      4.43%      9.23% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect          303      0.90%     10.14% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond        28105     83.80%     93.93% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond         1606      4.79%     98.72% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%     98.72% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond          429      1.28%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total        33540                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch          118      0.71%      0.71% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return         1334      8.06%      8.77% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect          379      2.29%     11.06% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect          303      1.83%     12.89% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond        13632     82.36%     95.26% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond          356      2.15%     97.41% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%     97.41% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond          429      2.59%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total        16551                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect          264     15.08%     15.08% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     15.08% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond         1228     70.13%     85.21% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond          259     14.79%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total         1751                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect          264     15.08%     15.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond         1228     70.13%     85.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond          259     14.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total         1751                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups          732                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits          126                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses          606                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords          239                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords          971                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.ras.pushes               2377                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops                 2372                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes             1626                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used                  746                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct               746                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.commit.commitSquashedInsts         91144                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts            2154                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       312773                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.742753                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.994657                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        258763     82.73%     82.73% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         11983      3.83%     86.56% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2          7471      2.39%     88.95% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3          8023      2.57%     91.52% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          3428      1.10%     92.61% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5          4130      1.32%     93.93% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          1518      0.49%     94.42% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          1807      0.58%     95.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         15650      5.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       312773                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        28                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls                 751                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         1009      0.43%      0.43% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       165926     71.42%     71.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           15      0.01%     71.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1347      0.58%     72.44% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         5528      2.38%     74.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt           32      0.01%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     74.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          326      0.14%     74.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu         2034      0.88%     75.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     75.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt          768      0.33%     76.18% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         1356      0.58%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          157      0.07%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     76.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        33466     14.41%     92.37% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        12167      5.24%     97.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       232313                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        15650                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commitStats0.numInsts             133473                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps               232313                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP       133473                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP         232313                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                3.472732                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                0.287958                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs            51191                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts            18574                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts          218665                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts          37006                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts         14185                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass         1009      0.43%      0.43% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu       165926     71.42%     71.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult           15      0.01%     71.86% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv         1347      0.58%     72.44% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd         5528      2.38%     74.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     74.82% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt           32      0.01%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd          326      0.14%     74.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu         2034      0.88%     75.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     75.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt          768      0.33%     76.18% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc         1356      0.58%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.77% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift          157      0.07%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd         1024      0.44%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt          576      0.25%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult         1024      0.44%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     77.96% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead        33466     14.41%     92.37% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite        12167      5.24%     97.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead         3540      1.52%     99.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite         2018      0.87%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total       232313                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl        19629                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl        18576                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl         1034                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl        17064                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl         2546                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall          751                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn          746                       # Class of control type instructions committed (Count)
system.cpu14.decode.idleCycles                  84090                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              188391                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                   44351                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles                6786                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 2373                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              12380                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 549                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               345247                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                2879                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts            291880                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches          23181                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts         47728                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts        17710                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          0.629709                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads       130977                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites       102904                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads        23160                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites        18613                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads       350355                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites       211322                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs           65438                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads       119220                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches            14372                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      212287                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  5818                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                677                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1803                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        30017                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   22555                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1102                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           325991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.139875                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.625458                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 267394     82.02%     82.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   3334      1.02%     83.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   3081      0.95%     83.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   3235      0.99%     84.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   4257      1.31%     86.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                   3605      1.11%     87.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   4174      1.28%     88.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                   2997      0.92%     89.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  33914     10.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             325991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts              208072                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           0.448899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches            33540                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.072360                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles        78298                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    2373                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                    99376                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                   4237                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               324876                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                244                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                  49644                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 19669                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  45                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     600                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                   3298                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          114                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          440                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         2079                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               2519                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 288771                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                287399                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  219632                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                  362647                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.620041                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.605636                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                      8086                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 12638                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 25                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               114                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 5484                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  6                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  551                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples            37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           47.973842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         172.155691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9                31733     85.75%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 24      0.06%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 23      0.06%     85.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 48      0.13%     86.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 96      0.26%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                146      0.39%     86.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 97      0.26%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 93      0.25%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 66      0.18%     87.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 60      0.16%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               50      0.14%     87.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               53      0.14%     87.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               84      0.23%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               93      0.25%     88.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149              162      0.44%     88.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              324      0.88%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              328      0.89%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              243      0.66%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              248      0.67%     91.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              257      0.69%     92.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              193      0.52%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              175      0.47%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              149      0.40%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              140      0.38%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              143      0.39%     94.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               88      0.24%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269              104      0.28%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279               70      0.19%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289               82      0.22%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299               62      0.17%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           1572      4.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total              37006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                 46086                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 17714                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     615                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     123                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 22832                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     539                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 2373                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                  87676                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                146770                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         2497                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                   46916                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               39759                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               337283                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                1940                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                 8883                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 4022                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                24920                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands            616233                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   1150402                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 428721                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                   29431                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps              427159                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 189074                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    81                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   32353                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                         618955                       # The number of ROB reads (Count)
system.cpu14.rob.writes                        660211                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 133473                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   232313                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  34                       # Number of system calls (Count)
system.cpu15.numCycles                         646352                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             1.375568                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             0.726972                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        931813                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     94                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       885212                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  645                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined             148307                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          273920                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                22                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            483453                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             1.831020                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            2.501495                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  274256     56.73%     56.73% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   24701      5.11%     61.84% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   25952      5.37%     67.21% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   27336      5.65%     72.86% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                   39657      8.20%     81.06% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                   31762      6.57%     87.63% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                   26852      5.55%     93.19% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   15447      3.20%     96.38% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   17490      3.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              483453                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  4721     67.76%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     67.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  198      2.84%     70.60% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     70.60% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   47      0.67%     71.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     71.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     71.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     71.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     71.28% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 54      0.78%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     72.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                 1264     18.14%     90.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 572      8.21%     98.41% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              52      0.75%     99.15% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             59      0.85%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorMisc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::VectorConfig               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         6541      0.74%      0.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       541012     61.12%     61.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           21      0.00%     61.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1806      0.20%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd        58580      6.62%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           32      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     68.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          758      0.09%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        20585      2.33%     71.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     71.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt         1983      0.22%     71.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         8410      0.95%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          531      0.06%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd        34341      3.88%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt         5488      0.62%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult        20021      2.26%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     79.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       100861     11.39%     90.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        28659      3.24%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead        49462      5.59%     99.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         6116      0.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       885212                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       1.369551                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              6967                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.007870                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                1789250                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                823287                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        638440                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                  472233                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 257093                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         233528                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    649348                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     236290                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                    6273                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                          1063                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        162899                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads       152242                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        37254                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         8235                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores         1138                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch          274      0.44%      0.44% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return         3554      5.73%      6.18% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect         3716      6.00%     12.17% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect          479      0.77%     12.94% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond        47906     77.30%     90.24% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond         3789      6.11%     96.35% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%     96.35% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond         2260      3.65%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total        61978                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch          249      1.21%      1.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          979      4.75%      5.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect         1255      6.09%     12.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect          360      1.75%     13.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond        16205     78.70%     92.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond         1117      5.42%     97.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     97.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond          426      2.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total        20591                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch           62      1.73%      1.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            6      0.17%      1.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect          287      8.03%      9.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect          131      3.66%     13.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond         2589     72.40%     85.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond          298      8.33%     94.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     94.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond          203      5.68%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total         3576                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch           25      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return         2575      6.22%      6.29% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect         2461      5.95%     12.23% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect          119      0.29%     12.52% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond        31682     76.59%     89.11% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond         2672      6.46%     95.57% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%     95.57% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond         1834      4.43%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total        41368                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch           25      0.84%      0.84% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.84% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect          152      5.08%      5.91% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect          114      3.81%      9.72% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond         2354     78.65%     88.37% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond          157      5.25%     93.62% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.62% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond          191      6.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total         2993                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget        32478     52.40%     52.40% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB        24155     38.97%     91.38% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS         3554      5.73%     97.11% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect         1791      2.89%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total        61978                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch         2533     75.30%     75.30% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          808     24.02%     99.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            6      0.18%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect           17      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total         3364                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted           48180                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken        18606                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect            3576                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss          749                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted         2744                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          832                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups              61978                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               2342                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 32130                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.518410                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted          1269                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups          2739                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits             1791                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            948                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch          274      0.44%      0.44% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return         3554      5.73%      6.18% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect         3716      6.00%     12.17% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect          479      0.77%     12.94% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond        47906     77.30%     90.24% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond         3789      6.11%     96.35% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%     96.35% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond         2260      3.65%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total        61978                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch          102      0.34%      0.34% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return         3554     11.91%     12.25% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect          431      1.44%     13.69% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect          479      1.60%     15.30% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond        22627     75.81%     91.10% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond          395      1.32%     92.43% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     92.43% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond         2260      7.57%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total        29848                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect          287     12.25%     12.25% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     12.25% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond         1757     75.02%     87.28% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond          298     12.72%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total         2342                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect          287     12.25%     12.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.25% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond         1757     75.02%     87.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond          298     12.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total         2342                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups         2739                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits         1791                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses          948                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords          334                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords         3073                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.ras.pushes               5174                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops                 5169                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes             2594                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used                 2575                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct              2575                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.commit.commitSquashedInsts        145772                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            3286                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       462634                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     1.693540                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     2.849699                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        297690     64.35%     64.35% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         35337      7.64%     71.98% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2         16689      3.61%     75.59% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3         18796      4.06%     79.66% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          8118      1.75%     81.41% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5         17122      3.70%     85.11% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6          3725      0.81%     85.92% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7          3302      0.71%     86.63% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         61855     13.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       462634                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        36                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls                2580                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         4576      0.58%      0.58% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       472506     60.31%     60.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     60.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1605      0.20%     61.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd        56489      7.21%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           32      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     68.31% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          504      0.06%     68.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        18704      2.39%     70.76% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     70.76% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt         1180      0.15%     70.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         7968      1.02%     71.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          289      0.04%     71.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     71.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd        34198      4.36%     76.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt         5274      0.67%     77.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            4      0.00%     77.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult        19912      2.54%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     79.55% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        85273     10.88%     90.43% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        23496      3.00%     93.43% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead        45673      5.83%     99.26% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite         5788      0.74%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       783489                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        61855                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commitStats0.numInsts             469880                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps               783489                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP       469880                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP         783489                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                1.375568                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                0.726972                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs           160230                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts           224575                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts          612529                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts         130946                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts         29284                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         4576      0.58%      0.58% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu       472506     60.31%     60.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult           18      0.00%     60.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv         1605      0.20%     61.10% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd        56489      7.21%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt           32      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.31% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd          504      0.06%     68.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.38% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu        18704      2.39%     70.76% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     70.76% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt         1180      0.15%     70.92% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc         7968      1.02%     71.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift          289      0.04%     71.97% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.97% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd        34198      4.36%     76.33% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt         5274      0.67%     77.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult        19912      2.54%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     79.55% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead        85273     10.88%     90.43% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite        23496      3.00%     93.43% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead        45673      5.83%     99.26% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite         5788      0.74%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total       783489                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl        41368                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl        36815                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl         4528                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl        31682                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl         9661                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall         2580                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn         2575                       # Class of control type instructions committed (Count)
system.cpu15.decode.idleCycles                 125673                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              212262                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  131710                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles               10194                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 3614                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              23272                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 619                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               968342                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                3195                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts            878933                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches          46890                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts        148731                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts        34204                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          1.359836                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads       249716                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites       244659                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads       298674                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites       219730                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads       867819                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites       537215                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs          182935                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads       326589                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches            29500                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      334330                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  8436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                744                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         2209                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        20999                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   62143                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                1468                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           483453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            2.080589                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           3.284888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 330349     68.33%     68.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   6169      1.28%     69.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   5766      1.19%     70.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   7687      1.59%     72.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   9143      1.89%     74.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  13708      2.84%     77.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   8758      1.81%     78.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   7539      1.56%     80.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  94334     19.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             483453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts              590014                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           0.912837                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches            61978                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.095889                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles       120953                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    3614                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   121047                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                   4230                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               931907                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                367                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                 152242                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 37254                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  46                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     774                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                   3026                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          173                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          947                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         2861                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               3808                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 873976                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                871968                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  675102                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                 1081547                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      1.349061                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.624200                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                     16484                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 21296                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                111                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               173                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 7970                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                921                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  595                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples           130946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           13.833328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev          66.957922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               124584     95.14%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                489      0.37%     95.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 71      0.05%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 59      0.05%     95.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                206      0.16%     95.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                172      0.13%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                118      0.09%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                113      0.09%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                118      0.09%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 59      0.05%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               57      0.04%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               98      0.07%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129              101      0.08%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139              127      0.10%     96.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149              162      0.12%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159              249      0.19%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              260      0.20%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              282      0.22%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              340      0.26%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199              397      0.30%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              293      0.22%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              263      0.20%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              278      0.21%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              229      0.17%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              195      0.15%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              112      0.09%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              125      0.10%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              128      0.10%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289               92      0.07%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299               76      0.06%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           1093      0.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2121                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total             130946                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                147372                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 34209                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     930                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     133                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 62478                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     695                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 3614                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 130993                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                155780                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         2684                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                  135784                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               54598                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               954473                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                3207                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                12161                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 4619                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                35460                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands           1566224                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                   2850845                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 990365                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  316075                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps             1271305                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 294750                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    82                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                68                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   43936                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                        1327726                       # The number of ROB reads (Count)
system.cpu15.rob.writes                       1879548                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                 469880                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   783489                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  43                       # Number of system calls (Count)
system.cpu2.numCycles                          445971                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              4.078381                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.245195                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         305906                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        271004                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   512                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              105270                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           207665                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             319183                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.849055                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.838421                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   244944     76.74%     76.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    14355      4.50%     81.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    11920      3.73%     84.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    12496      3.91%     88.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                     9770      3.06%     91.95% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                     9736      3.05%     95.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                     7552      2.37%     97.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     5031      1.58%     98.94% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     3379      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               319183                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   3175     67.90%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     67.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                    19      0.41%     68.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     68.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    37      0.79%     69.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     69.10% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  48      1.03%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     70.12% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   775     16.57%     86.70% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  538     11.51%     98.20% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               35      0.75%     98.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              49      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         2797      1.03%      1.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       200664     74.04%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1774      0.65%     75.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          734      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          718      0.26%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu         1949      0.72%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     77.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1786      0.66%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         1314      0.48%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          829      0.31%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        37984     14.02%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        16356      6.04%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead         2830      1.04%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         1217      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        271004                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.607672                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               4676                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.017254                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                  842539                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 388212                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         251382                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                    23840                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                   23129                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses           10887                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     260908                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                       11975                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                     4120                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            907                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         126788                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads         42394                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        19356                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads          995                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          339                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch          457      1.26%      1.26% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return         1503      4.15%      5.41% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect         1674      4.62%     10.02% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect          309      0.85%     10.88% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond        30134     83.13%     94.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond         1639      4.52%     98.52% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond          535      1.48%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total         36251                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch          405      2.59%      2.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          650      4.15%      6.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          905      5.78%     12.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect          220      1.40%     13.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond        12372     78.98%     92.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          830      5.30%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     98.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond          282      1.80%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total        15664                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch          110      4.07%      4.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            3      0.11%      4.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          262      9.70%     13.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect           97      3.59%     17.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond         1783     65.99%     83.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond          260      9.62%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond          187      6.92%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total         2702                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch           52      2.38%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect          136      6.22%      8.59% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond         1599     73.08%     85.69% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond          138      6.31%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond          175      8.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total         2188                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget        21425     59.10%     59.10% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB        13179     36.35%     95.46% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS         1503      4.15%     99.60% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total        36251                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch         2014     82.64%     82.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return          398     16.33%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            3      0.12%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total         2437                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted            30591                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        11681                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect             2702                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           678                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted         2273                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups               36251                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                1876                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  18178                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.501448                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted           1152                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups            844                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             700                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch          457      1.26%      1.26% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return         1503      4.15%      5.41% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect         1674      4.62%     10.02% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect          309      0.85%     10.88% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond        30134     83.13%     94.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond         1639      4.52%     98.52% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond          535      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total        36251                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch          165      0.91%      0.91% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return         1503      8.32%      9.23% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          395      2.19%     11.41% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect          309      1.71%     13.12% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond        14811     81.95%     95.08% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond          355      1.96%     97.04% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     97.04% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond          535      2.96%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total        18073                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          262     13.97%     13.97% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     13.97% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond         1354     72.17%     86.14% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond          260     13.86%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total         1876                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          262     13.97%     13.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond         1354     72.17%     86.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond          260     13.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total         1876                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups          844                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses          700                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords         1128                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes                2633                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                  2628                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes              1775                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts         103677                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             2389                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       304306                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.659586                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.839187                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         253903     83.44%     83.44% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          11406      3.75%     87.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2           8316      2.73%     89.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3           9028      2.97%     92.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           3447      1.13%     94.02% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5           3447      1.13%     95.15% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1212      0.40%     95.55% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           1077      0.35%     95.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          12470      4.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       304306                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        12470                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 4.078381                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.245195                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu2.decode.idleCycles                   74710                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               193196                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                    41122                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                 7571                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  2584                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               12453                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  560                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                329633                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 2911                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts             266884                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches           24416                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts          39797                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts         17218                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           0.598434                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads        137665                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites        94306                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads         16345                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites         8976                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads       327834                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites       194909                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs            57015                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads       109352                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches             14826                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       218729                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   6258                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1627                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        22200                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    21401                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1150                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            319183                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.126156                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.607580                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  262024     82.09%     82.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    3504      1.10%     83.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    2954      0.93%     84.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    3184      1.00%     85.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    4796      1.50%     86.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                    3208      1.01%     87.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    3976      1.25%     88.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                    2890      0.91%     89.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   32647     10.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              319183                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts               193034                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            0.432840                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches             36251                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.081286                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles        72292                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     2584                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    101463                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    3781                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                305986                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 320                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                   42394                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  19356                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      644                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    2789                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            86                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           544                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         2242                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                2786                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  263721                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 262269                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   196230                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                   339683                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.588085                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.577686                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                       2610                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  14243                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  17                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 86                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  6101                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   501                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            58.290576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          191.996788                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                 22912     81.39%     81.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  54      0.19%     81.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  59      0.21%     81.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                 144      0.51%     82.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 126      0.45%     82.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  92      0.33%     83.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  62      0.22%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  85      0.30%     83.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  72      0.26%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  72      0.26%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                67      0.24%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                84      0.30%     84.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               135      0.48%     85.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               216      0.77%     85.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               298      1.06%     86.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               303      1.08%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               268      0.95%     88.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               252      0.90%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               221      0.79%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               283      1.01%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               218      0.77%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               157      0.56%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               131      0.47%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               128      0.45%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               106      0.38%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                91      0.32%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                52      0.18%     94.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                61      0.22%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                71      0.25%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                37      0.13%     95.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1294      4.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                  38260                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  17221                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                      661                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      115                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  21649                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      515                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  2584                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                   78557                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 155098                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          2296                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                    44142                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                36506                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                320640                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 1543                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 10438                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1567                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 23095                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands             587391                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                    1123937                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  418966                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                    26172                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  214648                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     83                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    34663                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                          594617                       # The number of ROB reads (Count)
system.cpu2.rob.writes                         623753                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu3.numCycles                          458710                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              4.194879                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.238386                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         306400                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        271272                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   542                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined              105764                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           209481                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             327936                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.827210                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.815413                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   253201     77.21%     77.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    14586      4.45%     81.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    12222      3.73%     85.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    12574      3.83%     89.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                     9729      2.97%     92.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     9774      2.98%     95.17% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     7559      2.31%     97.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     4948      1.51%     98.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     3343      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               327936                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   3106     66.93%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     66.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    17      0.37%     67.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     67.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    34      0.73%     68.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     68.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     68.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     68.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     68.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  53      1.14%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     69.17% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   796     17.15%     86.32% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  548     11.81%     98.13% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               35      0.75%     98.88% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              52      1.12%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2756      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       200897     74.06%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           20      0.01%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1774      0.65%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          734      0.27%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           32      0.01%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     76.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          715      0.26%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         1934      0.71%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt         1770      0.65%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1323      0.49%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          815      0.30%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        38095     14.04%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        16362      6.03%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         2809      1.04%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         1236      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        271272                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.591380                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               4641                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.017108                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  851886                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 389469                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         251774                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    23777                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   22861                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           10865                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     261214                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       11943                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     4069                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            903                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         130774                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads         42536                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        19369                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads         1062                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores          400                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch          449      1.24%      1.24% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return         1512      4.16%      5.40% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect         1685      4.64%     10.04% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect          310      0.85%     10.90% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond        30198     83.18%     94.07% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond         1613      4.44%     98.52% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond          539      1.48%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total         36306                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch          397      2.53%      2.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          659      4.19%      6.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          916      5.83%     12.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect          221      1.41%     13.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond        12436     79.11%     93.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          804      5.11%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond          286      1.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total        15719                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch          109      4.03%      4.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            2      0.07%      4.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          265      9.79%     13.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect           99      3.66%     17.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond         1786     65.95%     83.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond          258      9.53%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond          189      6.98%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total         2708                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect          139      6.34%      8.71% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.72% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond         1601     72.97%     85.69% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond          140      6.38%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond          174      7.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total         2194                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget        21458     59.10%     59.10% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB        13188     36.32%     95.43% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS         1512      4.16%     99.59% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect          148      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total        36306                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch         2027     82.87%     82.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return          395     16.15%     99.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total         2446                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted            30647                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        11683                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect             2708                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           681                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted         2282                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted          426                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups               36306                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1883                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  18162                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.500248                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted           1151                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups            849                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               148                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             701                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch          449      1.24%      1.24% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return         1512      4.16%      5.40% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect         1685      4.64%     10.04% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect          310      0.85%     10.90% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond        30198     83.18%     94.07% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond         1613      4.44%     98.52% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond          539      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total        36306                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch          163      0.90%      0.90% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return         1512      8.33%      9.23% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          399      2.20%     11.43% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect          310      1.71%     13.14% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond        14862     81.91%     95.05% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond          359      1.98%     97.03% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond          539      2.97%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total        18144                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          265     14.07%     14.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     14.07% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond         1360     72.23%     86.30% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond          258     13.70%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total         1883                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          265     14.07%     14.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.07% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond         1360     72.23%     86.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond          258     13.70%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total         1883                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups          849                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits          148                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses          701                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords          288                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords         1137                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes                2654                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                  2649                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes              1796                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts         104339                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             2356                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       312983                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.641300                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.817412                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         262607     83.90%     83.90% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          11398      3.64%     87.55% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           8344      2.67%     90.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           8970      2.87%     93.08% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           3430      1.10%     94.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           3474      1.11%     95.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1185      0.38%     95.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           1080      0.35%     96.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          12495      3.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       312983                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        12495                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 4.194879                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.238386                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu3.decode.idleCycles                   76621                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               200058                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    41111                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 7592                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  2554                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               12473                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                329974                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2919                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts             267203                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches           24423                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts          39878                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts         17240                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           0.582510                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads        137559                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites        94321                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads         16301                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites         8933                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads       328048                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites       195252                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs            57118                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads       109561                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches             14848                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       226295                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   6196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 754                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1345                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        22045                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    21480                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 1147                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            327936                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.097489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.579211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  270562     82.50%     82.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    3599      1.10%     83.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    3040      0.93%     84.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    3254      0.99%     85.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    4650      1.42%     86.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    3261      0.99%     87.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    4037      1.23%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2926      0.89%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   32607      9.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              327936                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts               193515                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            0.421868                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches             36306                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.079148                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles        74399                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     2554                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    109577                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    3349                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                306480                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 318                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   42536                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  19369                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      663                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    2274                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         2209                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                2750                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  264016                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 262639                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   196341                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   339907                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.572560                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.577632                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       2647                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  14385                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  18                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  6114                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   500                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            59.807254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          195.122655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 22818     81.06%     81.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  50      0.18%     81.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  58      0.21%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                 131      0.47%     81.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 177      0.63%     82.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 103      0.37%     82.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  48      0.17%     83.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  73      0.26%     83.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  65      0.23%     83.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  56      0.20%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                76      0.27%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                52      0.18%     84.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                89      0.32%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               196      0.70%     85.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               313      1.11%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               352      1.25%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               252      0.90%     88.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               258      0.92%     89.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               232      0.82%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               258      0.92%     91.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               254      0.90%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               214      0.76%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               170      0.60%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               108      0.38%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               118      0.42%     94.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                72      0.26%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                85      0.30%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                94      0.33%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                57      0.20%     95.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                43      0.15%     95.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1279      4.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2733                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  38344                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  17244                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      682                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      119                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  21686                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      485                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  2554                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                   80505                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 161136                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          2563                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    44073                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                37105                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                320954                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 1755                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                  9938                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3094                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 21881                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             588146                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                    1125467                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  419399                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    25873                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  215403                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     83                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    35484                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          603931                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         625158                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu4.numCycles                          451774                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              4.131449                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.242046                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                         306025                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                        270843                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   495                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined              105389                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           209511                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples             326918                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.828474                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.813033                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                   251984     77.08%     77.08% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                    14680      4.49%     81.57% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                    12397      3.79%     85.36% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                    12670      3.88%     89.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                     9842      3.01%     92.25% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                     9614      2.94%     95.19% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                     7496      2.29%     97.48% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                     4935      1.51%     98.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     3300      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total               326918                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   3100     67.60%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     67.60% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                    17      0.37%     67.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     67.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    34      0.74%     68.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     68.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  47      1.02%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     69.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   773     16.86%     86.59% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                  535     11.67%     98.26% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead               34      0.74%     99.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite              46      1.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         2771      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu       200628     74.08%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           20      0.01%     75.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1774      0.65%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          732      0.27%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     76.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           32      0.01%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          706      0.26%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu         1949      0.72%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     77.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt         1777      0.66%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         1320      0.49%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          824      0.30%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     78.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead        37929     14.00%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        16324      6.03%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead         2846      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite         1211      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total        270843                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.599510                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                               4586                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.016932                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                  849896                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                 388367                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses         251392                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                    23789                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                   23217                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses           10864                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                     260709                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                       11949                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     4059                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            934                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                         124856                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads         42379                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores        19302                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads         1079                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores          408                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch          452      1.25%      1.25% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return         1503      4.14%      5.39% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect         1670      4.60%      9.99% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect          303      0.84%     10.83% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond        30189     83.20%     94.03% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond         1628      4.49%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond          538      1.48%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total         36283                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch          400      2.55%      2.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          650      4.14%      6.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          901      5.74%     12.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect          214      1.36%     13.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond        12427     79.17%     92.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          819      5.22%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond          285      1.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        15696                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch          109      4.05%      4.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            3      0.11%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          258      9.58%     13.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect           95      3.53%     17.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1783     66.23%     83.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond          257      9.55%     93.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond          187      6.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         2692                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect          138      6.28%      8.64% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect           88      4.00%     12.65% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1603     72.93%     85.58% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond          142      6.46%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.04% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond          175      7.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         2198                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget        21429     59.06%     59.06% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB        13207     36.40%     95.46% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS         1503      4.14%     99.60% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total        36283                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch         2008     82.63%     82.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          397     16.34%     98.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            3      0.12%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         2430                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted            30641                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken        11686                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             2692                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           670                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted         2264                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          428                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups               36283                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                1870                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                  18179                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.501034                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted           1140                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            841                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             697                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch          452      1.25%      1.25% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return         1503      4.14%      5.39% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect         1670      4.60%      9.99% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect          303      0.84%     10.83% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond        30189     83.20%     94.03% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond         1628      4.49%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond          538      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total        36283                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch          165      0.91%      0.91% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return         1503      8.30%      9.21% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          386      2.13%     11.35% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect          303      1.67%     13.02% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond        14849     82.02%     95.04% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond          360      1.99%     97.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond          538      2.97%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total        18104                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          258     13.80%     13.80% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     13.80% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond         1355     72.46%     86.26% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond          257     13.74%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total         1870                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          258     13.80%     13.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond         1355     72.46%     86.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond          257     13.74%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total         1870                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          841                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          697                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords         1123                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes                2623                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                  2618                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              1765                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts         103945                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             2365                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples       311992                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.643337                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.819235                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         261547     83.83%     83.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1          11456      3.67%     87.50% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2           8395      2.69%     90.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3           8918      2.86%     93.05% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4           3431      1.10%     94.15% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5           3493      1.12%     95.27% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6           1193      0.38%     95.65% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7           1103      0.35%     96.01% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8          12456      3.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total       311992                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples        12456                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 4.131449                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.242046                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu4.decode.idleCycles                   74457                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles               201308                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                    40772                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 7813                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  2568                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved               12458                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  550                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts                329634                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 2840                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts             266784                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches           24389                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts          39780                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts         17207                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           0.590525                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads        137418                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites        94199                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads         16298                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites         8963                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads       327549                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites       194926                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs            56987                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads       109325                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches             14854                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                       226015                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   6208                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 764                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1493                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        22580                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                    21450                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 1128                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples            326918                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.101573                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.582857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                  269512     82.44%     82.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                    3592      1.10%     83.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                    3023      0.92%     84.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                    3252      0.99%     85.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                    4676      1.43%     86.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                    3277      1.00%     87.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                    4062      1.24%     89.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                    2923      0.89%     90.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                   32601      9.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total              326918                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts               193513                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            0.428340                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches             36283                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.080312                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles        72962                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     2568                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    107111                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                    3828                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts                306105                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 313                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                   42379                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                  19302                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      730                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                    2733                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            91                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         2208                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                2749                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                  263657                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                 262256                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                   196068                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                   339432                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.580503                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.577636                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                       2630                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                  14228                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  15                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 91                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  6047                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                   498                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            55.286455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          175.519862                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                 22755     80.83%     80.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  54      0.19%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                 110      0.39%     81.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                 172      0.61%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 151      0.54%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  99      0.35%     82.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  87      0.31%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  67      0.24%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  47      0.17%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  75      0.27%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                73      0.26%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                89      0.32%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               127      0.45%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               252      0.90%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149               247      0.88%     86.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               287      1.02%     87.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               314      1.12%     88.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               248      0.88%     89.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               208      0.74%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               254      0.90%     91.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209               269      0.96%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               175      0.62%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               142      0.50%     93.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               107      0.38%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                70      0.25%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                83      0.29%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               112      0.40%     94.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                76      0.27%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                59      0.21%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                59      0.21%     95.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            1283      4.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                  38299                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                  17212                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                      710                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      124                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                  21674                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      515                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  2568                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                   78438                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                 153900                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          2397                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                    43839                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                45776                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts                320566                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 2300                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 10505                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  3155                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                 30177                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands             587699                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                    1124376                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                  418842                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                    26152                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  214956                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    36731                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                          602559                       # The number of ROB reads (Count)
system.cpu4.rob.writes                         624339                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu5.numCycles                          458656                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              4.194385                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.238414                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                         306073                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                        270775                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   487                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined              105437                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined           209330                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples             327126                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.827739                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.814401                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   252410     77.16%     77.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                    14555      4.45%     81.61% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                    12353      3.78%     85.39% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                    12548      3.84%     89.22% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                     9769      2.99%     92.21% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                     9734      2.98%     95.18% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                     7511      2.30%     97.48% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                     4910      1.50%     98.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     3336      1.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total               327126                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   3085     67.33%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     67.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                    16      0.35%     67.68% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     67.68% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                    30      0.65%     68.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     68.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     68.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     68.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     68.33% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                  48      1.05%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     69.38% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   761     16.61%     85.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                  553     12.07%     98.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead               36      0.79%     98.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite              53      1.16%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass         2717      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu       200663     74.11%     75.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           20      0.01%     75.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv         1774      0.66%     75.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          729      0.27%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt           32      0.01%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd          702      0.26%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu         1933      0.71%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt         1751      0.65%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         1304      0.48%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift          817      0.30%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead        37906     14.00%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        16361      6.04%     98.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead         2819      1.04%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite         1247      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total        270775                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.590366                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                               4582                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.016922                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                  850070                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                 388821                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses         251434                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                    23675                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                   22853                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses           10802                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                     260748                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                       11892                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                     4095                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            901                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         131530                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads         42490                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores        19366                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads         1055                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores          396                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch          460      1.27%      1.27% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return         1492      4.12%      5.39% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect         1667      4.60%      9.98% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect          299      0.82%     10.81% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond        30192     83.30%     94.10% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond         1608      4.44%     98.54% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond          529      1.46%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total         36247                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch          408      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          639      4.08%      6.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          898      5.73%     12.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect          210      1.34%     13.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond        12430     79.37%     93.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          799      5.10%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     98.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond          276      1.76%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total        15660                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch          110      4.08%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            2      0.07%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          260      9.65%     13.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect           96      3.56%     17.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond         1780     66.10%     83.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond          259      9.62%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond          186      6.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total         2693                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect          141      6.44%      8.81% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.83% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond         1597     72.89%     85.71% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond          139      6.34%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond          174      7.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget        21426     59.11%     59.11% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB        13189     36.39%     95.50% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS         1492      4.12%     99.61% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect          140      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total        36247                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch         2006     82.55%     82.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return          400     16.46%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total         2430                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted            30652                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        11686                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect             2693                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           675                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted         2263                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted          430                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups               36247                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                1869                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                  18174                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.501393                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted           1143                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups            828                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits               140                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             688                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch          460      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return         1492      4.12%      5.39% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect         1667      4.60%      9.98% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect          299      0.82%     10.81% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond        30192     83.30%     94.10% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond         1608      4.44%     98.54% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond          529      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total        36247                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch          169      0.94%      0.94% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return         1492      8.26%      9.19% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          384      2.12%     11.32% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect          299      1.65%     12.97% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond        14845     82.14%     95.11% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond          355      1.96%     97.07% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     97.07% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond          529      2.93%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total        18073                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          260     13.91%     13.91% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     13.91% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond         1350     72.23%     86.14% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond          259     13.86%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total         1869                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          260     13.91%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond         1350     72.23%     86.14% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond          259     13.86%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total         1869                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups          828                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits          140                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses          688                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords          282                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords         1110                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes                2605                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                  2600                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes              1747                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts         104111                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts             2342                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples       312213                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.642882                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.818157                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         261775     83.85%     83.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1          11448      3.67%     87.51% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2           8313      2.66%     90.17% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3           8989      2.88%     93.05% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4           3458      1.11%     94.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5           3502      1.12%     95.28% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6           1204      0.39%     95.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7           1083      0.35%     96.02% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8          12441      3.98%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total       312213                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples        12441                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 4.194385                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.238414                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu5.decode.idleCycles                   75967                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               200052                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                    40842                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles                 7727                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                  2538                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved               12444                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts                329533                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 2889                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts             266680                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches           24416                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts          39717                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts         17255                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           0.581438                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads        137750                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites        94344                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads         16163                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites         8880                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads       327790                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites       194929                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs            56972                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads       109278                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches             14821                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                       224796                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   6156                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1388                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        22182                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                    21420                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 1126                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples            327126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             1.099656                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.581150                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                  269760     82.46%     82.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                    3608      1.10%     83.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                    3069      0.94%     84.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                    3232      0.99%     85.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                    4640      1.42%     86.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                    3255      1.00%     87.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                    4071      1.24%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                    2905      0.89%     90.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                   32586      9.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total              327126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts               193322                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            0.421497                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches             36247                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.079029                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles        75037                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                     2538                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    106558                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                    3104                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts                306153                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 319                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                   42490                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                  19366                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      715                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                    2018                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            87                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect         2193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                2734                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                  263617                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                 262236                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                   196097                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                   339825                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.571749                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.577053                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                       2660                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                  14339                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                  16                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 87                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  6111                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   6                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                   487                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            58.509538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          184.243694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                 22836     81.12%     81.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  52      0.18%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  43      0.15%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 149      0.53%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 104      0.37%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 117      0.42%     82.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  82      0.29%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  99      0.35%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  82      0.29%     83.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                  75      0.27%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                53      0.19%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                77      0.27%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               115      0.41%     84.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               231      0.82%     85.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149               295      1.05%     86.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159               246      0.87%     87.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169               275      0.98%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               273      0.97%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               263      0.93%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               278      0.99%     91.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209               235      0.83%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219               175      0.62%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               171      0.61%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               140      0.50%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               129      0.46%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               101      0.36%     94.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                69      0.25%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                41      0.15%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                41      0.15%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                57      0.20%     95.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            1247      4.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                  38317                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                  17259                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                      707                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      128                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                  21625                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      492                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                  2538                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                   79905                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                 154202                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          2347                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                    43880                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles                44254                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts                320538                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 2187                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 10038                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  3376                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                 28632                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands             587720                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                    1124607                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                  419302                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                    25853                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                  214977                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                    36058                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                          602987                       # The number of ROB reads (Count)
system.cpu5.rob.writes                         624653                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu6.numCycles                          461247                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              4.218080                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.237075                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         306035                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        270861                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   535                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              105399                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           208800                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             333396                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.812430                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.797879                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   258290     77.47%     77.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    14833      4.45%     81.92% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    12472      3.74%     85.66% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    12647      3.79%     89.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                     9832      2.95%     92.40% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                     9596      2.88%     95.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                     7543      2.26%     97.55% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                     4887      1.47%     99.01% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     3296      0.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               333396                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   3123     67.26%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     67.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                    18      0.39%     67.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     67.65% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    42      0.90%     68.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     68.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     68.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     68.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     68.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  47      1.01%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     69.57% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   779     16.78%     86.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  550     11.85%     98.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               36      0.78%     98.97% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              48      1.03%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         2742      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       200678     74.09%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           20      0.01%     75.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1774      0.65%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          741      0.27%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt           32      0.01%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     76.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          706      0.26%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu         1946      0.72%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     77.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1757      0.65%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         1313      0.48%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          821      0.30%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead        37920     14.00%     92.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        16326      6.03%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead         2840      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         1245      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        270861                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.587236                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               4643                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.017142                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                  856476                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 388532                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         251431                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                    23820                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                   23067                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses           10857                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     260795                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                       11967                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     4049                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            933                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         127851                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads         42409                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        19308                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads         1065                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          405                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch          460      1.27%      1.27% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return         1499      4.14%      5.41% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect         1674      4.62%     10.02% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect          310      0.86%     10.88% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond        30140     83.17%     94.05% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond         1620      4.47%     98.52% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     98.52% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond          538      1.48%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total         36241                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch          408      2.61%      2.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          646      4.13%      6.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          905      5.78%     12.51% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect          221      1.41%     13.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond        12378     79.07%     93.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          811      5.18%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     98.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond          285      1.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total        15654                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch          108      4.01%      4.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            4      0.15%      4.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          264      9.79%     13.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect           95      3.52%     17.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond         1779     65.99%     83.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond          258      9.57%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond          188      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total         2696                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect          134      6.12%      8.49% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.51% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond         1601     73.07%     85.58% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond          141      6.44%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.01% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond          175      7.99%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget        21398     59.04%     59.04% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB        13200     36.42%     95.47% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS         1499      4.14%     99.60% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect          144      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total        36241                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch         2008     82.46%     82.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          401     16.47%     98.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            4      0.16%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total         2435                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted            30600                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        11661                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect             2696                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted         2265                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          431                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups               36241                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                1870                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  18155                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.500952                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted           1149                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            848                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits               144                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             704                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch          460      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return         1499      4.14%      5.41% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect         1674      4.62%     10.02% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect          310      0.86%     10.88% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond        30140     83.17%     94.05% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond         1620      4.47%     98.52% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     98.52% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond          538      1.48%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total        36241                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch          169      0.93%      0.93% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return         1499      8.29%      9.22% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          393      2.17%     11.40% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect          310      1.71%     13.11% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond        14819     81.94%     95.05% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond          358      1.98%     97.03% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond          538      2.97%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total        18086                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          264     14.12%     14.12% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     14.12% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond         1348     72.09%     86.20% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond          258     13.80%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total         1870                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          264     14.12%     14.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond         1348     72.09%     86.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond          258     13.80%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total         1870                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          848                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits          144                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          704                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords         1131                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes                2630                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                  2625                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1772                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts         104144                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts             2340                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       318511                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.630170                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.803640                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         268131     84.18%     84.18% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          11429      3.59%     87.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2           8328      2.61%     90.39% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3           8950      2.81%     93.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           3414      1.07%     94.27% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5           3492      1.10%     95.36% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           1199      0.38%     95.74% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           1073      0.34%     96.08% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          12495      3.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       318511                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        12495                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 4.218080                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.237075                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu6.decode.idleCycles                   78055                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               204258                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                    40719                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                 7824                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  2540                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               12480                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                329567                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 2907                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts             266812                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches           24437                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts          39753                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts         17224                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           0.578458                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads        137706                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites        94363                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads         16233                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites         8913                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads       327868                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites       194909                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs            56977                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads       109332                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches             14843                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       227749                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   6166                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                1069                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1365                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        23772                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    21440                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1148                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            333396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.078225                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.560210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  276094     82.81%     82.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    3598      1.08%     83.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    2991      0.90%     84.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    3247      0.97%     85.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    4668      1.40%     87.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                    3298      0.99%     88.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    4037      1.21%     89.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                    2933      0.88%     90.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   32530      9.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              333396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts               193068                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            0.418578                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches             36241                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.078572                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles        76358                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     2540                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    108388                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    4297                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                306115                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 323                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                   42409                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  19308                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      732                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    3174                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            88                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           550                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         2181                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                2731                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  263657                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 262288                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   195983                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                   339330                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.568650                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.577559                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                       2664                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  14258                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 88                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  6053                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   492                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            57.460232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          180.902042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                 22740     80.78%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  55      0.20%     80.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  68      0.24%     81.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 166      0.59%     81.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                 169      0.60%     82.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  92      0.33%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  94      0.33%     83.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  82      0.29%     83.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  54      0.19%     83.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  42      0.15%     83.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                80      0.28%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               102      0.36%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129               113      0.40%     84.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139               200      0.71%     85.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149               267      0.95%     86.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               352      1.25%     87.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               295      1.05%     88.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               244      0.87%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               180      0.64%     90.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               220      0.78%     90.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               186      0.66%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               175      0.62%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               194      0.69%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               162      0.58%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               112      0.40%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                90      0.32%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                83      0.29%     94.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                89      0.32%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                63      0.22%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                69      0.25%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1313      4.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                  38267                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  17229                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      702                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      122                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  21643                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      487                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  2540                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                   82087                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 156397                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2345                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                    43756                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                46271                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                320516                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1358                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 10291                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2386                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 31266                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands             587844                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                    1124326                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  419057                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                    26082                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  215101                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     82                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    37088                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                          609264                       # The number of ROB reads (Count)
system.cpu6.rob.writes                         624695                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu7.numCycles                          465830                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              4.259991                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.234742                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         305785                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        270978                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   525                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined              105149                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           207934                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             329074                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.823456                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.813887                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   254725     77.41%     77.41% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    14355      4.36%     81.77% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    11931      3.63%     85.39% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    12561      3.82%     89.21% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                     9972      3.03%     92.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     9654      2.93%     95.18% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     7538      2.29%     97.47% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     5012      1.52%     98.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     3326      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               329074                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   3162     67.75%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     67.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    17      0.36%     68.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     68.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    30      0.64%     68.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     68.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     68.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     68.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     68.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  47      1.01%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     69.77% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   776     16.63%     86.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  544     11.66%     98.05% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               34      0.73%     98.78% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              57      1.22%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2716      1.00%      1.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       200648     74.05%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          747      0.28%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           32      0.01%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          723      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         1957      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt         1807      0.67%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1321      0.49%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          829      0.31%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     78.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        38018     14.03%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        16299      6.01%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         2840      1.05%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         1247      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        270978                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.581710                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4667                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.017223                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  852189                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 387867                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         251267                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    24033                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   23235                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           10988                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     260859                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       12070                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     4055                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            948                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         136756                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads         42331                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        19329                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         1049                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores          387                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch          465      1.28%      1.28% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return         1493      4.12%      5.40% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect         1680      4.64%     10.04% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect          300      0.83%     10.87% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond        30166     83.23%     94.10% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond         1624      4.48%     98.58% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     98.58% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          514      1.42%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total         36242                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch          413      2.64%      2.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          640      4.09%      6.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          911      5.82%     12.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect          211      1.35%     13.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond        12404     79.23%     93.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          815      5.21%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond          261      1.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total        15655                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch          110      4.08%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            2      0.07%      4.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          257      9.54%     13.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect           96      3.56%     17.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond         1784     66.25%     83.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond          260      9.65%     93.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     93.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond          184      6.83%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total         2693                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect          136      6.20%      8.57% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect           88      4.01%     12.59% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond         1602     73.05%     85.64% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond          141      6.43%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.07% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond          174      7.93%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total         2193                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget        21422     59.11%     59.11% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB        13186     36.38%     95.49% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS         1493      4.12%     99.61% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect          141      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total        36242                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch         2006     82.62%     82.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          398     16.39%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            2      0.08%     99.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect           22      0.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total         2428                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted            30631                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken        11652                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect             2693                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           671                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted         2267                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          426                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups               36242                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1875                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  18189                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.501876                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted           1139                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            814                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               141                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             673                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch          465      1.28%      1.28% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return         1493      4.12%      5.40% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect         1680      4.64%     10.04% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect          300      0.83%     10.87% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond        30166     83.23%     94.10% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond         1624      4.48%     98.58% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     98.58% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          514      1.42%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total        36242                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch          174      0.96%      0.96% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return         1493      8.27%      9.23% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          391      2.17%     11.40% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect          300      1.66%     13.06% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond        14820     82.09%     95.15% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond          361      2.00%     97.15% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     97.15% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          514      2.85%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total        18053                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          257     13.71%     13.71% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     13.71% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond         1358     72.43%     86.13% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond          260     13.87%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total         1875                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          257     13.71%     13.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond         1358     72.43%     86.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond          260     13.87%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total         1875                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          814                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits          141                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          673                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords          280                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords         1094                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes                2620                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                  2615                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1762                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts         103620                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             2343                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       314216                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.638784                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.812681                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         263770     83.95%     83.95% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          11394      3.63%     87.57% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           8384      2.67%     90.24% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           8995      2.86%     93.10% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           3477      1.11%     94.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           3464      1.10%     95.31% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           1213      0.39%     95.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           1089      0.35%     96.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          12430      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       314216                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        12430                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 4.259991                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.234742                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu7.decode.idleCycles                   75014                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               202986                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    40917                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 7614                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  2543                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               12463                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                329436                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2875                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts             266923                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches           24389                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts          39866                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts         17191                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           0.573005                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads        137761                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites        94418                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads         16502                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites         9039                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads       328049                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites       194879                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs            57057                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads       109323                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches             14820                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       227720                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   6168                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1364                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        21399                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    21426                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1157                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            329074                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             1.092806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.574772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  271801     82.60%     82.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    3544      1.08%     83.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    2989      0.91%     84.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    3249      0.99%     85.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    4708      1.43%     87.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    3269      0.99%     87.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    4016      1.22%     89.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2912      0.88%     90.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   32586      9.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              329074                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts               193136                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            0.414606                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches             36242                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.077801                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles        74839                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     2543                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    107475                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    3854                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                305865                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 301                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   42331                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  19329                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      690                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                    2780                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            91                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           537                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                2733                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  263645                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 262255                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   196101                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   339795                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.562984                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.577116                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       2647                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  14180                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  22                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 91                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  6074                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   5                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   552                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            59.029306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          189.827507                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 22878     81.27%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  26      0.09%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  32      0.11%     81.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  65      0.23%     81.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 160      0.57%     82.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 118      0.42%     82.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                 104      0.37%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  67      0.24%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  70      0.25%     83.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  88      0.31%     83.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                55      0.20%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                62      0.22%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                82      0.29%     84.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               103      0.37%     84.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149               237      0.84%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               277      0.98%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               287      1.02%     87.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               264      0.94%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               272      0.97%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               218      0.77%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               204      0.72%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               260      0.92%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               197      0.70%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               162      0.58%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               131      0.47%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                94      0.33%     94.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               101      0.36%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                71      0.25%     94.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                92      0.33%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                76      0.27%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            1298      4.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2723                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  38250                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  17196                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      673                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      123                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  21632                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      474                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  2543                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                   78965                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 154980                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          2645                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    43847                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                46094                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                320360                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 2640                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                  9654                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2950                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 31134                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             587503                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                    1124102                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  418943                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    26115                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  214760                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     85                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    36029                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          604510                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         623623                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu8.numCycles                          461307                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              4.218628                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.237044                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                         306819                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                        271510                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   534                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined              106183                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined           210576                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples             331662                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.818635                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.809227                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   257047     77.50%     77.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                    14437      4.35%     81.86% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                    12162      3.67%     85.52% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                    12542      3.78%     89.30% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                     9841      2.97%     92.27% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                     9737      2.94%     95.21% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                     7558      2.28%     97.49% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                     4978      1.50%     98.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     3360      1.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total               331662                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   3132     67.35%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     67.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                    18      0.39%     67.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     67.74% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    40      0.86%     68.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     68.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     68.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     68.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     68.60% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  46      0.99%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     69.59% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   783     16.84%     86.43% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                  547     11.76%     98.19% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               34      0.73%     98.92% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite              50      1.08%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         2756      1.02%      1.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu       201029     74.04%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1774      0.65%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd          752      0.28%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           32      0.01%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          719      0.26%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu         1955      0.72%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     76.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt         1795      0.66%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         1322      0.49%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          832      0.31%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead        38092     14.03%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        16338      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead         2863      1.05%     99.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite         1231      0.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total        271510                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.588567                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                               4650                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.017126                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                  855823                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                 389812                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses         251850                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                    24043                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                   23357                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses           10981                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                     261329                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                       12075                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                     4080                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                            923                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         129645                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads         42553                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores        19344                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         1058                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores          386                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch          462      1.27%      1.27% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return         1512      4.16%      5.43% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect         1671      4.60%     10.03% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect          301      0.83%     10.85% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond        30254     83.21%     94.07% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond         1621      4.46%     98.53% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%     98.53% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond          536      1.47%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total         36357                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch          410      2.60%      2.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          659      4.18%      6.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          902      5.72%     12.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect          212      1.34%     13.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond        12492     79.21%     93.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          812      5.15%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     98.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond          283      1.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total        15770                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch          111      4.11%      4.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            2      0.07%      4.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect          260      9.63%     13.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect           97      3.59%     17.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond         1786     66.12%     83.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond          259      9.59%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     93.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond          186      6.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total         2701                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect          140      6.37%      8.74% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect           87      3.96%     12.70% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond         1602     72.92%     85.62% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond          142      6.46%     92.08% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.08% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond          174      7.92%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total         2197                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget        21494     59.12%     59.12% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB        13205     36.32%     95.44% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS         1512      4.16%     99.60% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect          146      0.40%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total        36357                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch         2015     82.75%     82.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return          396     16.26%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total         2435                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted            30716                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken        11694                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect             2701                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss           676                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted         2274                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted          427                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups               36357                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                1878                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                  18207                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.500784                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted           1147                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups            837                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits               146                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             691                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch          462      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return         1512      4.16%      5.43% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect         1671      4.60%     10.03% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect          301      0.83%     10.85% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond        30254     83.21%     94.07% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond         1621      4.46%     98.53% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%     98.53% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond          536      1.47%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total        36357                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch          175      0.96%      0.96% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return         1512      8.33%      9.29% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect          392      2.16%     11.45% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect          301      1.66%     13.11% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond        14873     81.94%     95.06% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond          361      1.99%     97.05% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     97.05% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond          536      2.95%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total        18150                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect          260     13.84%     13.84% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     13.84% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond         1359     72.36%     86.21% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond          259     13.79%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total         1878                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect          260     13.84%     13.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond         1359     72.36%     86.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond          259     13.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total         1878                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups          837                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits          146                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses          691                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords          283                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords         1120                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.ras.pushes                2631                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                  2626                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1773                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.commit.commitSquashedInsts         104656                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts             2359                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples       316665                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.633843                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.808271                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0         266329     84.10%     84.10% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1          11359      3.59%     87.69% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2           8339      2.63%     90.32% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3           8941      2.82%     93.15% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4           3455      1.09%     94.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5           3471      1.10%     95.34% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6           1193      0.38%     95.71% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7           1101      0.35%     96.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8          12477      3.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total       316665                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples        12477                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 4.218628                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.237044                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu8.decode.idleCycles                   76426                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles               203963                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                    41002                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles                 7715                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                  2556                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved               12486                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  556                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts                330449                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 2898                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts             267430                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches           24426                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts          39938                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts         17225                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           0.579722                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads        137779                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites        94439                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads         16434                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites         9040                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads       328459                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites       195351                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs            57163                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads       109567                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches             14863                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                       227134                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   6196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 634                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1425                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        24299                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                    21509                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 1147                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples            331662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.088126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.570396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                  274172     82.67%     82.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                    3586      1.08%     83.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                    2996      0.90%     84.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                    3261      0.98%     85.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                    4719      1.42%     87.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                    3276      0.99%     88.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                    4025      1.21%     89.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                    2893      0.87%     90.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                   32734      9.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total              331662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts               193775                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            0.420056                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches             36357                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.078813                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles        75072                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                     2556                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    106177                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                    3384                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts                306899                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 320                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                   42553                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                  19344                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      696                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                    2316                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            89                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           541                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         2227                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                2768                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                  264223                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                 262831                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                   196565                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                   340465                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.569753                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.577343                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       2650                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                  14402                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  20                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 89                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  6089                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   529                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            59.438244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          195.185621                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                 22807     81.02%     81.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  64      0.23%     81.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  59      0.21%     81.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 167      0.59%     82.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                 155      0.55%     82.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  60      0.21%     82.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  80      0.28%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  89      0.32%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  61      0.22%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  48      0.17%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                70      0.25%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                76      0.27%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                73      0.26%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139               188      0.67%     85.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149               273      0.97%     86.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159               268      0.95%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169               268      0.95%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               248      0.88%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               272      0.97%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199               297      1.06%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209               209      0.74%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219               192      0.68%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               152      0.54%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               120      0.43%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249               106      0.38%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               117      0.42%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                68      0.24%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                68      0.24%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                66      0.23%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299                66      0.23%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows            1364      4.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                  38417                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                  17230                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                      687                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      115                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                  21723                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      479                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                  2556                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                   80343                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 158383                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          2745                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                    44052                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles                43583                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts                321634                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                 2062                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 10904                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  1886                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                 29609                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands             589702                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                    1128411                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                  420427                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                    26346                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                  216959                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                    35941                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                          607948                       # The number of ROB reads (Count)
system.cpu8.rob.writes                         625834                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu9.numCycles                          465775                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              4.259488                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.234770                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                         306068                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      80                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                        271143                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                   517                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined              105432                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined           207924                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 20                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples             331297                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.818429                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.808551                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   256816     77.52%     77.52% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                    14348      4.33%     81.85% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                    12070      3.64%     85.49% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                    12648      3.82%     89.31% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                     9855      2.97%     92.28% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                     9736      2.94%     95.22% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                     7486      2.26%     97.48% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                     5009      1.51%     99.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     3329      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total               331297                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   3153     68.06%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     68.06% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    17      0.37%     68.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     68.42% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                    33      0.71%     69.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     69.13% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                  47      1.01%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   760     16.40%     86.55% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                  535     11.55%     98.10% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               35      0.76%     98.86% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite              53      1.14%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorMisc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::VectorConfig                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass         2745      1.01%      1.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu       200748     74.04%     75.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           20      0.01%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv         1774      0.65%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd          736      0.27%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt           32      0.01%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd          720      0.27%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu         1953      0.72%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt         1809      0.67%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         1308      0.48%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift          828      0.31%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     78.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead        38054     14.03%     92.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        16311      6.02%     98.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead         2865      1.06%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite         1240      0.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total        271143                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.582133                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                               4633                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.017087                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                  854726                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                 388285                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses         251478                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                    24007                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                   23383                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses           10968                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                     260974                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                       12057                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                     4055                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                            972                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         134478                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads         42488                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores        19340                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         1059                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores          394                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch          461      1.27%      1.27% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return         1516      4.19%      5.46% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect         1663      4.59%     10.05% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect          296      0.82%     10.87% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond        30097     83.13%     94.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond         1644      4.54%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%     98.54% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond          527      1.46%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total         36204                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch          409      2.62%      2.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          663      4.25%      6.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect          894      5.72%     12.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect          207      1.33%     13.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond        12335     78.98%     92.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond          835      5.35%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     98.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond          274      1.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total        15617                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch          110      4.08%      4.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            2      0.07%      4.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect          261      9.68%     13.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect           98      3.64%     17.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond         1777     65.91%     83.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond          260      9.64%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     93.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond          188      6.97%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total         2696                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch           52      0.25%      0.25% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return          853      4.14%      4.40% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect          769      3.74%      8.13% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect           89      0.43%      8.56% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond        17762     86.28%     94.84% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond          809      3.93%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond          253      1.23%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total        20587                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch           52      2.37%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      2.37% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect          138      6.30%      8.67% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect           88      4.02%     12.69% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond         1599     72.98%     85.67% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond          140      6.39%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     92.06% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond          174      7.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total         2191                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget        21365     59.01%     59.01% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB        13175     36.39%     95.40% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS         1516      4.19%     99.59% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect          148      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total        36204                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch         2008     82.60%     82.60% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return          399     16.41%     99.01% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            2      0.08%     99.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect           22      0.90%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total         2431                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted            30558                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        11639                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect             2696                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss           677                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted         2267                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted          429                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups               36204                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                1869                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                  18128                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.500718                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted           1146                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups            823                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits               148                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             675                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch          461      1.27%      1.27% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return         1516      4.19%      5.46% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect         1663      4.59%     10.05% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect          296      0.82%     10.87% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond        30097     83.13%     94.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond         1644      4.54%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%     98.54% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond          527      1.46%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total        36204                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch          174      0.96%      0.96% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return         1516      8.39%      9.35% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect          380      2.10%     11.45% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect          296      1.64%     13.09% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond        14819     81.98%     95.07% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond          364      2.01%     97.08% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%     97.08% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond          527      2.92%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total        18076                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect          261     13.96%     13.96% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     13.96% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond         1348     72.12%     86.09% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond          260     13.91%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total         1869                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect          261     13.96%     13.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond         1348     72.12%     86.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond          260     13.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total         1869                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups          823                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits          148                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses          675                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords          286                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords         1109                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.ras.pushes                2622                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                  2617                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes              1764                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                   853                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct                853                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.commit.commitSquashedInsts         103918                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts             2361                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples       316381                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.634412                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.808928                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0         266024     84.08%     84.08% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1          11376      3.60%     87.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2           8343      2.64%     90.32% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3           8963      2.83%     93.15% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4           3444      1.09%     94.24% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5           3470      1.10%     95.33% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6           1182      0.37%     95.71% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7           1085      0.34%     96.05% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8          12494      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total       316381                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         28                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls                  858                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass         1287      0.64%      0.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu       152032     75.74%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           15      0.01%     76.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv         1647      0.82%     77.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd          355      0.18%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt           32      0.02%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     77.41% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd          474      0.24%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu         1063      0.53%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt         1066      0.53%     78.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc          972      0.48%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          367      0.18%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead        26879     13.39%     92.76% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        12309      6.13%     98.89% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total       200716                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples        12494                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commitStats0.numInsts              109350                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps                200716                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP        109350                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP          200716                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 4.259488                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.234770                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs             41406                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts              6819                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts           194561                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts           28151                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts          13255                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass         1287      0.64%      0.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu       152032     75.74%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult           15      0.01%     76.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv         1647      0.82%     77.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd          355      0.18%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     77.39% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt           32      0.02%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.41% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd          474      0.24%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.64% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu         1063      0.53%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     78.17% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt         1066      0.53%     78.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc          972      0.48%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.19% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift          367      0.18%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead        26879     13.39%     92.76% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite        12309      6.13%     98.89% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead         1272      0.63%     99.53% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite          946      0.47%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total       200716                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl        20587                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl        19340                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl         1195                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl        17762                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl         2773                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall          858                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn          853                       # Class of control type instructions committed (Count)
system.cpu9.decode.idleCycles                   79541                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles               200533                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                    41047                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles                 7618                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                  2558                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved               12448                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  554                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts                329646                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 2948                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts             267088                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches           24401                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts          39936                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts         17214                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           0.573427                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads        137762                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites        94296                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads         16467                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites         9032                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads       328381                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites       195042                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs            57150                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads       109429                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches             14839                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                       224207                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                   6204                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 815                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         1471                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        26648                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                    21465                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 1137                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples            331297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             1.085977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.568857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                  274058     82.72%     82.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                    3522      1.06%     83.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                    2967      0.90%     84.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                    3207      0.97%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                    4760      1.44%     87.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                    3236      0.98%     88.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                    4002      1.21%     89.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                    2888      0.87%     90.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                   32657      9.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total              331297                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts               193113                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            0.414606                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches             36204                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.077729                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles        75054                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                     2558                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    106385                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                    3615                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts                306148                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 332                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                   42488                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                  19340                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   40                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      649                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                    2623                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            90                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           542                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect         2211                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                2753                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                  263840                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                 262446                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                   196210                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                   339868                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.563461                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.577312                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                       2647                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                  14337                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  19                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 90                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                  6085                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                   531                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples             28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            63.014671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          208.788320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                 22880     81.28%     81.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  46      0.16%     81.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  46      0.16%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 111      0.39%     82.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                 156      0.55%     82.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 105      0.37%     82.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  99      0.35%     83.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  75      0.27%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  82      0.29%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  79      0.28%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                50      0.18%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                55      0.20%     84.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                75      0.27%     84.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                91      0.32%     85.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149               246      0.87%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159               251      0.89%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169               247      0.88%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               273      0.97%     88.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               210      0.75%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199               214      0.76%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209               230      0.82%     91.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               197      0.70%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               200      0.71%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               156      0.55%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               121      0.43%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                98      0.35%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                89      0.32%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                77      0.27%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289                70      0.25%     94.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299                62      0.22%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            1460      5.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            3880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total               28151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                  38384                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                  17219                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                      678                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      119                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                  21689                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      497                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                  2558                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                   83418                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 161270                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          2400                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                    44085                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles                37566                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts                320761                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 2148                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                  9662                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  2866                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                 22829                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands             587648                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                    1124806                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                  419457                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                    26273                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps               372743                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                  214905                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                    35284                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                          606909                       # The number of ROB reads (Count)
system.cpu9.rob.writes                         624276                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                  109350                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                    200716                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   34                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples      3030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000626500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState               6028                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                       3025                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         6                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                     3025                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      2.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                 3025                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   6                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                   1934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                    772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 193600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                 384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             599055312.05181086                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1188208.88340855                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                    322268500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    106324.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       193536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 598857277.237909436226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0         3025                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    101996750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     33717.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       193600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        193600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0         3025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total           3025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total             6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    599055312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        599055312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0      1188209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total         1188209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    600243521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       600243521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                3024                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0          269                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1          255                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          278                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3          271                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4          158                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5          132                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          116                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          145                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8          129                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10          170                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11          218                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12          164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13          207                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          170                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat               45296750                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             15120000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         101996750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               14979.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          33729.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               1751                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           57.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         1272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   151.949686                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   106.338163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   187.833088                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127          731     57.47%     57.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255          355     27.91%     85.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           84      6.60%     91.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511           35      2.75%     94.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           12      0.94%     95.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767            7      0.55%     96.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           12      0.94%     97.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            4      0.31%     97.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           32      2.52%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         1272                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.dramBytesRead           193536                       # Total bytes read (Byte)
system.mem_ctrls0.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             598.857277                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   4.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               4.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              57.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy        4726680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy        2508495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy      11595360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy    119349450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy     23594880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy    186975105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   578.555939                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE     60364500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    252151000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy        4362540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy        2318745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy       9996000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy    103232700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy     37166880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy    182277105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   564.018946                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE     95768500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT    216747000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples      3093.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000652500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState               6176                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                       3089                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         5                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                     3089                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.35                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      1.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                 3089                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   5                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                   1946                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                    810                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 197696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                 320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             611729540.14150214                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             990174.06950713                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                    322525000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    104242.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       197632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 611531505.327600717545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1         3089                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    105796250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     34249.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       197696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        197696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1         3089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total           3089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total             5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    611729540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        611729540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1       990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total          990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    612719714                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       612719714                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                3088                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0          277                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1          247                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          264                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3          258                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4          169                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5          146                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          136                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          157                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8           99                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9          139                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10          174                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11          231                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12          193                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13          224                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          165                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat               47896250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             15440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         105796250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               15510.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          34260.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               1744                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           56.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         1342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   147.076006                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   103.624177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   181.245089                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127          802     59.76%     59.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255          354     26.38%     86.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           81      6.04%     92.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511           31      2.31%     94.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           23      1.71%     96.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767            8      0.60%     96.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            8      0.60%     97.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            6      0.45%     97.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           29      2.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         1342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.dramBytesRead           197632                       # Total bytes read (Byte)
system.mem_ctrls1.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             611.531505                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   4.78                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               4.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy        5105100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy        2705835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy      11809560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy    119483400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy     23482080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy    187786215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   581.065752                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE     60025750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    252489750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy        4491060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy        2387055                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy      10238760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy    102602850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy     37697280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy    182617245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   565.071440                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE     97113500                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT    215402000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples      3138.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000674250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState              6248                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                      3136                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        3                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                    3136                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                3136                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  3                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                  1983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                   823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   237                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    65                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                    64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                200704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            621037176.39486909                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            594104.44170428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                   322867000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   102856.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       200640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 620839141.580967664719                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10         3136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    110940250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     35376.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       200704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       200704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10         3136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total          3136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    621037176                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       621037176                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10       594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total         594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    621631281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      621631281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts               3135                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0          278                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1          250                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2          263                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3          273                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4          170                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5          145                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          118                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          149                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8          127                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9          151                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10          174                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11          238                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12          187                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13          229                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          189                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          194                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat              52159000                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            15675000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        110940250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              16637.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         35387.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              1792                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          57.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         1342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   149.412817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   105.969460                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   183.206231                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127          757     56.41%     56.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255          410     30.55%     86.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383           76      5.66%     92.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511           31      2.31%     94.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           12      0.89%     95.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           12      0.89%     96.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895            7      0.52%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023            6      0.45%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           31      2.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         1342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.dramBytesRead          200640                       # Total bytes read (Byte)
system.mem_ctrls10.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            620.839142                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  4.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              4.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             57.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy       4926600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy       2614755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy     11752440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy    121214490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy     22024320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy    187732845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   580.900610                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE     56192500                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT    256323000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy       4662420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy       2478135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy     10631460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy    105813660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy     34993440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy    183779355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   568.667349                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE     90146250                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT    222369250                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples      3078.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000646750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState              6133                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                      3075                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        5                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                    3075                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     1.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                3075                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  5                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                  1962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                   775                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                   128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                196800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            608957052.74688208                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            990174.06950713                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                   323154500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   104920.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       196672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 608560983.119079232216                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11         3075                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    113867750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     37030.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       196736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       196736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11         3074                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total          3074                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    608759018                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       608759018                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11       990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total         990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    609749192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      609749192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts               3073                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0          286                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1          262                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2          275                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3          276                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4          179                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5          160                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          133                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          154                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8          113                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10          158                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11          219                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12          176                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13          213                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          167                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          174                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat              56249000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            15365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        113867750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              18304.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         37054.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              1805                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          58.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         1266                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   155.197472                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   109.098594                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   186.979386                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127          697     55.06%     55.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255          377     29.78%     84.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383           86      6.79%     91.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511           34      2.69%     94.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           15      1.18%     95.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           13      1.03%     96.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           12      0.95%     97.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            2      0.16%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           30      2.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         1266                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.dramBytesRead          196672                       # Total bytes read (Byte)
system.mem_ctrls11.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            608.560983                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  4.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              4.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             58.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy       4898040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy       2599575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy     12316500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy    123168450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy     20378880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy    188561685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   583.465284                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE     51877750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT    260637750                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy       4155480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy       2204895                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy      9624720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy    106751310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy     34203840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy    182140485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   563.596204                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE     88019500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT    224496000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples      2927.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000563000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState              5827                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                      2925                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                       10                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                    2925                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                     10                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     3.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                2925                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                 10                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                  1884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                   743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   212                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                   512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                187200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            579251830.66166842                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            1980348.13901425                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                   321880500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   109669.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       186688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 577667552.150457024574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12         2925                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12           10                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12     96556750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     33010.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       187200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       187200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12          640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total          640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12         2925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total          2925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12           10                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total           10                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    579251831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       579251831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12      1980348                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total        1980348                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    581232179                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      581232179                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts               2917                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0          267                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1          252                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2          256                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3          255                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4          159                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5          146                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          105                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          153                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8          113                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9          137                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10          151                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11          206                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12          152                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13          206                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          168                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          191                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat              41863000                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            14585000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat         96556750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              14351.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         33101.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              1722                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          59.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         1194                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   156.194305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   108.186793                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   194.180659                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127          673     56.37%     56.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255          342     28.64%     85.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383           83      6.95%     91.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511           25      2.09%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           14      1.17%     95.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767            7      0.59%     95.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895            9      0.75%     96.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023           14      1.17%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           27      2.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         1194                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.dramBytesRead          186688                       # Total bytes read (Byte)
system.mem_ctrls12.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            577.667552                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  4.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              4.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             59.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy       4576740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy       2428800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy     11374020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy    121127280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy     22097760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy    186804840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   578.029089                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE     56395250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT    256120250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy       3955560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy       2102430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy      9453360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy    101127690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy     38939520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy    180778800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   559.382750                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE    100416500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT    212099000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples      2900.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000587500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState              5792                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                      2899                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        3                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                    2899                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     1.05                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                2899                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  3                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                  1884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                   761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                   128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                185536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            574102925.50023127                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            594104.44170428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                   322451500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   111113.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       185408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 573706855.872428417206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13         2899                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13     98946000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     34131.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       185536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       185536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13         2899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total          2899                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    574102926                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       574102926                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13       594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total         594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    574697030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      574697030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts               2897                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0          273                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1          246                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2          258                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3          257                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4          158                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5          150                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          113                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          138                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8          118                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9          121                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10          156                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11          213                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12          158                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13          192                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          157                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          189                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat              44627250                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            14485000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat         98946000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              15404.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         34154.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              1703                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          58.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         1192                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   155.221477                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   107.042179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   194.441614                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127          685     57.47%     57.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255          324     27.18%     84.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383           81      6.80%     91.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511           30      2.52%     93.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           13      1.09%     95.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           11      0.92%     95.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           11      0.92%     96.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023            8      0.67%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           29      2.43%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         1192                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.dramBytesRead          185408                       # Total bytes read (Byte)
system.mem_ctrls13.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            573.706856                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  4.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              4.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             58.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy       4648140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy       2462955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy     11374020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy    119929140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy     23106720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy    186721215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   577.770329                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE     59053750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT    253461750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy       3877020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy       2060685                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy      9310560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy    101966730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy     38232960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy    180648195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   558.978620                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE     98551250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT    213964250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples      2984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000592500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState              5939                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                      2982                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        5                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                    2982                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     1.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                2982                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  5                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                  1930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                   757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   218                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                   192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                190848                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            590539815.05404961                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            990174.06950713                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                   322985500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   108130.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       190656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 589945710.612345337868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14         2982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    101642500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     34085.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       190848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       190848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14         2982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total          2982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    590539815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       590539815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14       990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total         990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    591529989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      591529989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts               2979                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0          273                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1          257                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2          264                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3          274                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4          163                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5          141                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          110                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          128                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10          160                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11          202                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12          178                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          168                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          205                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat              45786250                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            14895000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        101642500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              15369.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         34119.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              1756                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          58.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         1222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   155.914894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   108.073784                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   192.362388                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127          689     56.38%     56.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255          353     28.89%     85.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383           73      5.97%     91.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511           32      2.62%     93.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           12      0.98%     94.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           18      1.47%     96.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           10      0.82%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023            6      0.49%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           29      2.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         1222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.dramBytesRead          190656                       # Total bytes read (Byte)
system.mem_ctrls14.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            589.945711                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  4.61                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              4.61                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             58.95                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy       4555320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy       2417415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy     11495400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy    122157840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy     21229920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy    187056135                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   578.806670                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE     54149000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT    258366500                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy       4176900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy       2220075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy      9774660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy    105081210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy     35610240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy    182063325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   563.357448                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE     91682250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT    220833250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples      3002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000575500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState              5995                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                      3000                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        6                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                    3000                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     2.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                3000                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  6                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                  1955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                   747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                   256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                192000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            594104441.70427525                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            1188208.88340855                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                   322351500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   107236.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       191744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 593312302.448669552803                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15         3000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    102084750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     34028.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       192000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       192000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15         3000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total          3000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    594104442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       594104442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15      1188209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total        1188209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    595292651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      595292651                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts               2996                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0          258                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1          249                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2          259                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3          283                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4          174                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5          141                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          116                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          148                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8           91                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9          120                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10          157                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11          191                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12          175                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13          229                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          202                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          203                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat              45909750                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            14980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        102084750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              15323.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         34073.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              1750                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          58.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         1245                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   153.857028                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   107.270175                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   188.449748                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127          710     57.03%     57.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255          359     28.84%     85.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383           68      5.46%     91.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511           29      2.33%     93.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           24      1.93%     95.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           14      1.12%     96.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895            7      0.56%     97.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023            6      0.48%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           28      2.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         1245                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.dramBytesRead          191744                       # Total bytes read (Byte)
system.mem_ctrls15.dram.dramBytesWritten            0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            593.312302                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  4.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              4.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             58.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy       4762380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy       2527470                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy     11623920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy    122461080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy     20974560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy    187549650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   580.333751                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE     53457000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT    259058500                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy       4134060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy       2197305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy      9767520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy    102292200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy     37958880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy    181550205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   561.769704                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE     97856750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT    214658750                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples      3061.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000624500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState               6092                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                       3057                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                     3057                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      3.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                 3057                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                   2010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                    758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 195648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             605392426.09665644                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             1782313.32511283                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                    322587000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    105214.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       195328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 604402252.027149319649                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2         3057                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    105021500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     34354.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       195648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        195648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2         3057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total           3057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    605392426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        605392426                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2      1782313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total         1782313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    607174739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       607174739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts                3052                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0          274                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1          266                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2          274                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3          262                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4          158                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5          147                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          136                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          143                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8          115                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9          146                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10          163                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11          223                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12          182                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13          207                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          158                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          198                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat               47796500                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             15260000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         105021500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               15660.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          34410.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               1763                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           57.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         1288                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   151.403727                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   106.452694                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   183.904011                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127          743     57.69%     57.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255          355     27.56%     85.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383           88      6.83%     92.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511           30      2.33%     94.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           18      1.40%     95.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           13      1.01%     96.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895            8      0.62%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023            4      0.31%     97.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           29      2.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         1288                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.dramBytesRead           195328                       # Total bytes read (Byte)
system.mem_ctrls2.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             604.402252                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   4.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               4.72                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              57.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy        4898040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy        2599575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy      11852400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy    118101150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy     24646080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy    187297485                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   579.553478                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE     63001250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT    249514250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy        4305420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy        2288385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy       9938880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy    103671030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy     36797760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy    182201715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   563.785668                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE     94775750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT    217739750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples      3120.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000621500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState               6213                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                       3112                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         8                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                     3112                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       8                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      2.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                 3112                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   8                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                   2015                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                    792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    232                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     60                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 199168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                 512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             616284340.86123490                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1584278.51121140                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                    322184000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    103264.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       199168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 616284340.861234903336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3         3112                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3            8                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    107290250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     34476.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       199168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        199168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3         3112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total           3112                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3            8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total             8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    616284341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        616284341                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3      1584279                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total         1584279                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    617868619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       617868619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts                3112                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0          278                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1          247                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2          275                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3          273                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4          178                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5          148                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          129                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          164                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8          106                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9          144                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10          156                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11          221                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12          188                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          168                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          218                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat               48940250                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             15560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         107290250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               15726.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          34476.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               1778                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           57.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         1331                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   149.397446                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   103.935140                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   185.889499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127          808     60.71%     60.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255          325     24.42%     85.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383           90      6.76%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511           37      2.78%     94.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           13      0.98%     95.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           11      0.83%     96.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           12      0.90%     97.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            8      0.60%     97.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           27      2.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         1331                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.dramBytesRead           199168                       # Total bytes read (Byte)
system.mem_ctrls3.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             616.284341                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   4.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               4.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              57.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy        5169360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy        2736195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy      12080880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy    121984560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy     21375840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy    188547075                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   583.420077                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE     54528250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT    257987250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy        4355400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy        2314950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy      10138800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy    107019780                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy     33977760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy    183006930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   566.277239                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE     87447500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT    225068000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples      3071.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000618500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState               6107                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                       3062                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                        13                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                     3062                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                      13                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      4.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                 3062                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                  13                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                   2010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                    749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 195968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                 832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             606382600.16616356                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             2574452.58071853                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                    321721500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    104624.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       195712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 605590460.910557866096                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4         3062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4           13                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    106197750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     34682.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       195968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        195968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4         3062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total           3062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total            13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    606382600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        606382600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4      2574453                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total         2574453                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    608957053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       608957053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts                3058                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0          265                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1          259                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2          273                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3          282                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4          174                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          125                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          151                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8           92                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9          132                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10          147                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11          238                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12          193                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13          216                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          178                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          199                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat               48860250                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             15290000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         106197750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               15977.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          34727.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               1759                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           57.52                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         1298                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   150.681048                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   106.846873                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   180.013222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127          735     56.63%     56.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255          377     29.04%     85.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383           81      6.24%     91.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511           34      2.62%     94.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           18      1.39%     95.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           14      1.08%     97.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895            9      0.69%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            3      0.23%     97.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           27      2.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         1298                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.dramBytesRead           195712                       # Total bytes read (Byte)
system.mem_ctrls4.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             605.590461                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   4.73                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               4.73                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              57.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy        4840920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy        2569215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy      11873820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy    123272190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy     20291520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy    188047905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   581.875498                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE     51635250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT    260880250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy        4433940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy        2356695                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy       9960300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy    101861850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy     38321280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy    182134305                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   563.577081                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE     98768250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT    213747250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples      3045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000608500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState               6067                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                       3039                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                        11                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                     3039                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                      11                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.33                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      4.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                 3039                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                  11                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                   1957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                    780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                    320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 194496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                 704                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             601827799.44643080                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             2178382.95291568                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                    322552000                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    105754.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       194176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 600837625.376923680305                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5         3039                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5           11                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    104069750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     34244.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       194496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        194496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total          704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5         3039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total           3039                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5           11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total            11                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    601827799                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        601827799                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5      2178383                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total         2178383                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    604006182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       604006182                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts                3034                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0          263                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1          257                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2          278                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3          275                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4          155                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5          134                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          108                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          153                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8          109                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9          138                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10          161                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11          221                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12          192                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13          209                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          187                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          194                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat               47182250                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             15170000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         104069750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               15551.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          34301.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               1731                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           57.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         1301                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   149.152959                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   106.101543                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   181.157472                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127          731     56.19%     56.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255          395     30.36%     86.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383           77      5.92%     92.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511           30      2.31%     94.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           13      1.00%     95.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           12      0.92%     96.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           12      0.92%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            2      0.15%     97.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           29      2.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         1301                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.dramBytesRead           194176                       # Total bytes read (Byte)
system.mem_ctrls5.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             600.837625                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   4.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               4.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              57.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy        5033700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy        2667885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy      11588220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy    124430430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy     19316160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy    188236635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   582.459484                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE     49083750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT    263431750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy        4269720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy        2269410                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy      10074540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy    101623020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy     38522400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy    181959330                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   563.035657                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE     99306250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT    213209250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples      2972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000593000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState               5915                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                       2970                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         3                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                     2970                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                 2970                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   3                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                   1935                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                    737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                     64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 190080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                 192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             588163397.28723252                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             594104.44170428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                    320729000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    107880.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       190016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 587965362.473331093788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6         2970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    103820500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     34956.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       190080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        190080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6         2970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total           2970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total             3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    588163397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        588163397                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6       594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total          594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    588757502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       588757502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts                2969                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0          257                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1          250                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2          265                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3          267                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4          158                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5          151                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          119                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          140                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8          115                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9          133                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10          160                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11          219                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12          171                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13          200                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          174                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          190                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat               48151750                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             14845000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         103820500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               16218.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          34968.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               1659                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           55.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         1307                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   145.187452                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   103.294572                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   176.960653                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127          780     59.68%     59.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255          346     26.47%     86.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383           84      6.43%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511           32      2.45%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           16      1.22%     96.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           10      0.77%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895            9      0.69%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            1      0.08%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           29      2.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         1307                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.dramBytesRead           190016                       # Total bytes read (Byte)
system.mem_ctrls6.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             587.965362                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   4.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               4.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              55.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy        5076540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy        2686860                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy      11473980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy    121872270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy     21470400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy    187780290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   581.047419                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE     54791250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT    257724250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy        4276860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy        2273205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy       9724680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy    106117470                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy     34737600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy    182330055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   564.182789                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE     89461750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT    223053750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples      2951.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000670250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState               5857                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                       2949                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         5                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                     2949                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       5                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      1.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                 2949                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   5                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                   1905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                    753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                    192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 188736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                 320                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             584004666.19530261                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             990174.06950713                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                    321461000                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    108822.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       188544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 583410561.753598332405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7         2949                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7            5                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    102164250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     34643.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       188736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        188736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total          320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7         2949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total           2949                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7            5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total             5                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    584004666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        584004666                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7       990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total          990174                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    584994840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       584994840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts                2946                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0          257                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1          259                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2          260                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3          274                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4          171                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5          144                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          123                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          144                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8          107                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9          134                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10          133                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11          198                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12          170                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13          210                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          171                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          191                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat               46926750                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             14730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         102164250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               15928.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          34678.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               1670                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           56.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         1274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   147.843014                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   104.862787                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   181.059604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127          732     57.46%     57.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255          372     29.20%     86.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383           68      5.34%     91.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511           35      2.75%     94.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           16      1.26%     96.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           12      0.94%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895            8      0.63%     97.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023            1      0.08%     97.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           30      2.35%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         1274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.dramBytesRead           188544                       # Total bytes read (Byte)
system.mem_ctrls7.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             583.410562                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   4.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               4.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy        4976580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy        2637525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy      11652480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy    122399520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy     21026400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy    187892745                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   581.395387                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE     53664750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT    258850750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy        4134060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy        2197305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy       9381960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy    102069330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy     38146560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy    181129455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   560.467780                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE     98342750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT    214172750                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples      3166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000631000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState               6306                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                       3161                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         9                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                     3161                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       9                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      3.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                 3161                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   9                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                   2000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                    808                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    239                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                    256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 202304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                 576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             625988046.74240470                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             1782313.32511283                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                    319036500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    100642.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       202048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 625195907.486799001694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8         3161                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8            9                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    117412250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     37144.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       202304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        202304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total          576                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8         3161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total           3161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8            9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total             9                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    625988047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        625988047                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8      1782313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total         1782313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    627770360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       627770360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts                3157                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0          262                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1          271                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2          267                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3          292                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4          184                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5          151                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          128                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          143                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8          114                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9          137                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10          164                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11          219                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12          197                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13          225                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          185                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          218                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat               58218500                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             15785000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         117412250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               18441.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          37191.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               1818                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           57.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         1339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   150.894698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   106.328616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   185.394268                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127          765     57.13%     57.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255          392     29.28%     86.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383           83      6.20%     92.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511           29      2.17%     94.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           14      1.05%     95.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           10      0.75%     96.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895            8      0.60%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            6      0.45%     97.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           32      2.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         1339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.dramBytesRead           202048                       # Total bytes read (Byte)
system.mem_ctrls8.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             625.195907                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   4.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               4.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              57.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy        5205060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy        2766555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy      12123720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy    119918310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy     23115840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy    188329725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   582.747532                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE     59076000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT    253439500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy        4355400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy        2314950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy      10417260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy    106564350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy     34361280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy    183213480                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   566.916366                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE     88460250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT    224055250                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples      3098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000578250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState               6189                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                       3097                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         3                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                     3097                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       3                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     2                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      1.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                 3097                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   3                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                   1988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                    810                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                    128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 198208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                 192                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             613313818.65271354                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             594104.44170428                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                    321833000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    103817.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       198080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 612917749.024910688400                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9         3097                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9            3                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    108465250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     35022.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       198208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        198208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total          192                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9         3097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total           3097                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9            3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total             3                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    613313819                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        613313819                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9       594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total          594104                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    613907923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       613907923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts                3095                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0          268                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1          262                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2          269                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3          267                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4          166                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5          150                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          119                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          140                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8          119                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9          143                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10          166                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11          231                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12          200                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13          219                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          172                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          204                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat               50434000                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             15475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         108465250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               16295.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          35045.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               1823                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           58.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         1271                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   155.745083                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   108.801849                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   189.192127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127          710     55.86%     55.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255          361     28.40%     84.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383           98      7.71%     91.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511           30      2.36%     94.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           13      1.02%     95.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           13      1.02%     96.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           12      0.94%     97.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            4      0.31%     97.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           30      2.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         1271                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.dramBytesRead           198080                       # Total bytes read (Byte)
system.mem_ctrls9.dram.dramBytesWritten             0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             612.917749                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   4.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               4.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              58.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy        4862340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy        2580600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy      11716740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy    120320160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy     22777440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy    187457520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   580.048673                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE     58164500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT    254351000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy        4219740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy        2242845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy      10381560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 25200240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy    105626130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy     35151360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy    182821875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   565.704625                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE     90545500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF     10660000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT    221970000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           5119                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples            258328                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            36.059483                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           19.603757                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev          103.862322                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      256404     99.26%     99.26% |        1208      0.47%     99.72% |         400      0.15%     99.88% |         235      0.09%     99.97% |          66      0.03%     99.99% |          13      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total              258328                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples      1114136                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      2.905408                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     2.059373                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     3.037269                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |      452626     40.63%     40.63% |      419831     37.68%     78.31% |      109732      9.85%     88.16% |       34600      3.11%     91.26% |       25675      2.30%     93.57% |       30721      2.76%     96.32% |       17814      1.60%     97.92% |       10278      0.92%     98.85% |       12859      1.15%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total      1114136                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples        1118990                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         11.037951                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.271751                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        64.880557                       (Unspecified)
system.ruby.m_latencyHistSeqr            |     1116316     99.76%     99.76% |        1936      0.17%     99.93% |         405      0.04%     99.97% |         227      0.02%     99.99% |          82      0.01%    100.00% |          23      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total          1118990                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples      1066985                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.021489                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.004055                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      2.336371                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |     1066922     99.99%     99.99% |          45      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total       1066985                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        52005                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    216.545409                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   162.313142                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   214.877721                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       49336     94.87%     94.87% |        1931      3.71%     98.58% |         405      0.78%     99.36% |         227      0.44%     99.80% |          82      0.16%     99.95% |          23      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        52005                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        122095                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        20.786502                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       14.823458                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       30.776632                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      120618     98.79%     98.79% |        1169      0.96%     99.75% |         200      0.16%     99.91% |          53      0.04%     99.95% |          24      0.02%     99.97% |          21      0.02%     99.99% |           2      0.00%     99.99% |           5      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          122095                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          512                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         5119                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        135632                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        49.921228                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       25.287397                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev      138.882159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |      133763     98.62%     98.62% |        1156      0.85%     99.47% |         397      0.29%     99.77% |         235      0.17%     99.94% |          66      0.05%     99.99% |          13      0.01%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          135632                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples           601                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        10.532446                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       10.025222                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.127197                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          86     14.31%     14.31% |         287     47.75%     62.06% |         192     31.95%     94.01% |          34      5.66%     99.67% |           2      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total             601                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |        3025      6.23%      6.23% |        3089      6.36%     12.59% |        3057      6.29%     18.88% |        3112      6.41%     25.29% |        3062      6.30%     31.59% |        3039      6.26%     37.84% |        2970      6.11%     43.96% |        2949      6.07%     50.03% |        3161      6.51%     56.54% |        3097      6.38%     62.91% |        3136      6.46%     69.37% |        3075      6.33%     75.70% |        2925      6.02%     81.72% |        2899      5.97%     87.69% |        2982      6.14%     93.82% |        3000      6.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total        48578                       (Unspecified)
system.ruby.Directory_Controller.Data    |           6      5.77%      5.77% |           5      4.81%     10.58% |           9      8.65%     19.23% |           8      7.69%     26.92% |          13     12.50%     39.42% |          11     10.58%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           9      8.65%     66.35% |           3      2.88%     69.23% |           3      2.88%     72.12% |           5      4.81%     76.92% |          10      9.62%     86.54% |           3      2.88%     89.42% |           5      4.81%     94.23% |           6      5.77%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total          104                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |        3025      6.23%      6.23% |        3089      6.36%     12.59% |        3057      6.29%     18.88% |        3112      6.41%     25.29% |        3062      6.30%     31.59% |        3039      6.26%     37.85% |        2970      6.11%     43.96% |        2949      6.07%     50.03% |        3161      6.51%     56.54% |        3097      6.38%     62.91% |        3136      6.46%     69.37% |        3074      6.33%     75.70% |        2925      6.02%     81.72% |        2899      5.97%     87.69% |        2982      6.14%     93.82% |        3000      6.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total        48577                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |           6      5.77%      5.77% |           5      4.81%     10.58% |           9      8.65%     19.23% |           8      7.69%     26.92% |          13     12.50%     39.42% |          11     10.58%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           9      8.65%     66.35% |           3      2.88%     69.23% |           3      2.88%     72.12% |           5      4.81%     76.92% |          10      9.62%     86.54% |           3      2.88%     89.42% |           5      4.81%     94.23% |           6      5.77%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total          104                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |          51      6.53%      6.53% |          54      6.91%     13.44% |          44      5.63%     19.08% |          49      6.27%     25.35% |          59      7.55%     32.91% |          46      5.89%     38.80% |          48      6.15%     44.94% |          41      5.25%     50.19% |          63      8.07%     58.26% |          53      6.79%     65.04% |          45      5.76%     70.81% |          43      5.51%     76.31% |          42      5.38%     81.69% |          42      5.38%     87.07% |          50      6.40%     93.47% |          51      6.53%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total          781                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |        3025      6.23%      6.23% |        3089      6.36%     12.59% |        3057      6.29%     18.88% |        3112      6.41%     25.29% |        3062      6.30%     31.59% |        3039      6.26%     37.84% |        2970      6.11%     43.96% |        2949      6.07%     50.03% |        3161      6.51%     56.54% |        3097      6.38%     62.91% |        3136      6.46%     69.37% |        3075      6.33%     75.70% |        2925      6.02%     81.72% |        2899      5.97%     87.69% |        2982      6.14%     93.82% |        3000      6.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total        48578                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |           6      5.77%      5.77% |           5      4.81%     10.58% |           9      8.65%     19.23% |           8      7.69%     26.92% |          13     12.50%     39.42% |          11     10.58%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           9      8.65%     66.35% |           3      2.88%     69.23% |           3      2.88%     72.12% |           5      4.81%     76.92% |          10      9.62%     86.54% |           3      2.88%     89.42% |           5      4.81%     94.23% |           6      5.77%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total          104                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |          51      6.53%      6.53% |          54      6.91%     13.44% |          44      5.63%     19.08% |          49      6.27%     25.35% |          59      7.55%     32.91% |          46      5.89%     38.80% |          48      6.15%     44.94% |          41      5.25%     50.19% |          63      8.07%     58.26% |          53      6.79%     65.04% |          45      5.76%     70.81% |          43      5.51%     76.31% |          42      5.38%     81.69% |          42      5.38%     87.07% |          50      6.40%     93.47% |          51      6.53%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total          781                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |        3025      6.23%      6.23% |        3089      6.36%     12.59% |        3057      6.29%     18.88% |        3112      6.41%     25.29% |        3062      6.30%     31.59% |        3039      6.26%     37.85% |        2970      6.11%     43.96% |        2949      6.07%     50.03% |        3161      6.51%     56.54% |        3097      6.38%     62.91% |        3136      6.46%     69.37% |        3074      6.33%     75.70% |        2925      6.02%     81.72% |        2899      5.97%     87.69% |        2982      6.14%     93.82% |        3000      6.18%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total        48577                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |           6      5.77%      5.77% |           5      4.81%     10.58% |           9      8.65%     19.23% |           8      7.69%     26.92% |          13     12.50%     39.42% |          11     10.58%     50.00% |           3      2.88%     52.88% |           5      4.81%     57.69% |           9      8.65%     66.35% |           3      2.88%     69.23% |           3      2.88%     72.12% |           5      4.81%     76.92% |          10      9.62%     86.54% |           3      2.88%     89.42% |           5      4.81%     94.23% |           6      5.77%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total          104                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |       26435      5.25%      5.25% |       26325      5.23%     10.47% |       26404      5.24%     15.71% |       26437      5.25%     20.96% |       26334      5.23%     26.19% |       26390      5.24%     31.43% |       26280      5.22%     36.64% |       26348      5.23%     41.87% |       26435      5.25%     47.12% |       26491      5.26%     52.38% |       26271      5.21%     57.59% |       26342      5.23%     62.82% |       26369      5.23%     68.05% |       26340      5.23%     73.28% |       27461      5.45%     78.73% |      107150     21.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total       503812                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |       20897      5.54%      5.54% |       20904      5.54%     11.07% |       20979      5.56%     16.63% |       21046      5.58%     22.21% |       21025      5.57%     27.78% |       20980      5.56%     33.34% |       21000      5.56%     38.90% |       20986      5.56%     44.46% |       21076      5.58%     50.04% |       21026      5.57%     55.61% |       21023      5.57%     61.18% |       21008      5.57%     66.75% |       20909      5.54%     72.29% |       20858      5.53%     77.81% |       22110      5.86%     83.67% |       61643     16.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total       377470                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |       13611      5.72%      5.72% |       13606      5.72%     11.44% |       13611      5.72%     17.17% |       13607      5.72%     22.89% |       13614      5.72%     28.61% |       13614      5.72%     34.34% |       13613      5.72%     40.06% |       13617      5.73%     45.79% |       13617      5.73%     51.52% |       13620      5.73%     57.24% |       13610      5.72%     62.97% |       13611      5.72%     68.69% |       13610      5.72%     74.41% |       13606      5.72%     80.13% |       14599      6.14%     86.27% |       32647     13.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total       237813                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          32      5.32%      5.32% |          65     10.82%     16.14% |          24      3.99%     20.13% |          56      9.32%     29.45% |          20      3.33%     32.78% |          25      4.16%     36.94% |          29      4.83%     41.76% |          11      1.83%     43.59% |          59      9.82%     53.41% |          40      6.66%     60.07% |          63     10.48%     70.55% |          33      5.49%     76.04% |          57      9.48%     85.52% |          24      3.99%     89.52% |          46      7.65%     97.17% |          17      2.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          601                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |        1770      6.02%      6.02% |        1800      6.12%     12.13% |        1765      6.00%     18.13% |        1854      6.30%     24.43% |        1905      6.47%     30.90% |        1857      6.31%     37.22% |        1890      6.42%     43.64% |        1785      6.07%     49.70% |        1815      6.17%     55.87% |        1778      6.04%     61.91% |        1847      6.28%     68.19% |        1852      6.29%     74.49% |        1858      6.31%     80.80% |        1770      6.02%     86.81% |        1734      5.89%     92.71% |        2146      7.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total        29426                       (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement |         731      6.29%      6.29% |         762      6.56%     12.85% |         729      6.27%     19.12% |         702      6.04%     25.16% |         702      6.04%     31.20% |         720      6.20%     37.39% |         695      5.98%     43.37% |         698      6.01%     49.38% |         712      6.13%     55.51% |         738      6.35%     61.86% |         690      5.94%     67.79% |         728      6.26%     74.06% |         727      6.26%     80.31% |         733      6.31%     86.62% |         695      5.98%     92.60% |         860      7.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_L1_Replacement::total        11622                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1653      6.08%      6.08% |        1708      6.28%     12.36% |        1653      6.08%     18.44% |        1708      6.28%     24.72% |        1768      6.50%     31.22% |        1714      6.30%     37.52% |        1732      6.37%     43.89% |        1649      6.06%     49.95% |        1678      6.17%     56.12% |        1685      6.20%     62.32% |        1681      6.18%     68.50% |        1722      6.33%     74.83% |        1718      6.32%     81.15% |        1668      6.13%     87.28% |        1567      5.76%     93.04% |        1892      6.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total        27196                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        1852      6.17%      6.17% |        1868      6.23%     12.40% |        1852      6.17%     18.58% |        1863      6.21%     24.79% |        1850      6.17%     30.95% |        1861      6.20%     37.16% |        1866      6.22%     43.38% |        1845      6.15%     49.53% |        1860      6.20%     55.73% |        1843      6.14%     61.87% |        1859      6.20%     68.07% |        1870      6.23%     74.31% |        1871      6.24%     80.54% |        1844      6.15%     86.69% |        1874      6.25%     92.94% |        2118      7.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        29996                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           2      9.52%     23.81% |           1      4.76%     28.57% |           2      9.52%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           0      0.00%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           2      9.52%     66.67% |           2      9.52%     76.19% |           1      4.76%     80.95% |           2      9.52%     90.48% |           2      9.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |        1715      6.05%      6.05% |        1780      6.28%     12.33% |        1718      6.06%     18.38% |        1778      6.27%     24.65% |        1833      6.46%     31.12% |        1773      6.25%     37.37% |        1795      6.33%     43.70% |        1709      6.03%     49.73% |        1736      6.12%     55.85% |        1736      6.12%     61.97% |        1750      6.17%     68.14% |        1792      6.32%     74.46% |        1795      6.33%     80.79% |        1731      6.10%     86.90% |        1649      5.82%     92.71% |        2066      7.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total        28356                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Load   |         567      6.34%      6.34% |         572      6.40%     12.74% |         568      6.35%     19.09% |         544      6.09%     25.18% |         544      6.09%     31.26% |         547      6.12%     37.38% |         538      6.02%     43.40% |         557      6.23%     49.63% |         540      6.04%     55.67% |         570      6.38%     62.05% |         546      6.11%     68.15% |         564      6.31%     74.46% |         564      6.31%     80.77% |         568      6.35%     87.13% |         538      6.02%     93.14% |         613      6.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Load::total         8940                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch |         290      6.31%      6.31% |         293      6.37%     12.68% |         280      6.09%     18.77% |         289      6.29%     25.05% |         291      6.33%     31.38% |         289      6.29%     37.67% |         274      5.96%     43.63% |         274      5.96%     49.59% |         289      6.29%     55.87% |         290      6.31%     62.18% |         278      6.05%     68.23% |         281      6.11%     74.34% |         290      6.31%     80.64% |         290      6.31%     86.95% |         284      6.18%     93.13% |         316      6.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Ifetch::total         4598                       (Unspecified)
system.ruby.L1Cache_Controller.PF_Store  |         249      6.14%      6.14% |         250      6.17%     12.31% |         251      6.19%     18.50% |         251      6.19%     24.70% |         248      6.12%     30.82% |         251      6.19%     37.01% |         251      6.19%     43.20% |         251      6.19%     49.40% |         251      6.19%     55.59% |         244      6.02%     61.61% |         250      6.17%     67.78% |         250      6.17%     73.95% |         250      6.17%     80.11% |         251      6.19%     86.31% |         255      6.29%     92.60% |         300      7.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_Store::total         4053                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |        1091      5.95%      5.95% |        1140      6.21%     12.16% |        1090      5.94%     18.10% |        1170      6.38%     24.47% |        1229      6.70%     31.17% |        1173      6.39%     37.56% |        1200      6.54%     44.10% |        1097      5.98%     50.08% |        1142      6.22%     56.30% |        1120      6.10%     62.41% |        1140      6.21%     68.62% |        1165      6.35%     74.97% |        1160      6.32%     81.29% |        1105      6.02%     87.31% |        1037      5.65%     92.96% |        1292      7.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total        18351                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1010      6.15%      6.15% |        1013      6.17%     12.32% |        1018      6.20%     18.53% |        1015      6.18%     24.71% |        1007      6.14%     30.85% |        1025      6.24%     37.09% |        1040      6.34%     43.43% |        1022      6.23%     49.65% |        1024      6.24%     55.89% |        1017      6.20%     62.09% |        1024      6.24%     68.33% |        1029      6.27%     74.59% |        1015      6.18%     80.78% |        1002      6.10%     86.88% |        1019      6.21%     93.09% |        1134      6.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        16414                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |         325      6.16%      6.16% |         335      6.35%     12.51% |         325      6.16%     18.67% |         329      6.23%     24.90% |         325      6.16%     31.06% |         319      6.05%     37.10% |         323      6.12%     43.23% |         320      6.06%     49.29% |         319      6.05%     55.33% |         316      5.99%     61.32% |         330      6.25%     67.58% |         330      6.25%     73.83% |         337      6.39%     80.22% |         323      6.12%     86.34% |         337      6.39%     92.72% |         384      7.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total         5277                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |          31      6.19%      6.19% |          50      9.98%     16.17% |          20      3.99%     20.16% |          42      8.38%     28.54% |          18      3.59%     32.14% |          22      4.39%     36.53% |          25      4.99%     41.52% |          10      2.00%     43.51% |          53     10.58%     54.09% |          39      7.78%     61.88% |          56     11.18%     73.05% |          27      5.39%     78.44% |          47      9.38%     87.82% |          16      3.19%     91.02% |          33      6.59%     97.60% |          12      2.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total          501                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load |         564      6.35%      6.35% |         569      6.40%     12.75% |         565      6.36%     19.10% |         541      6.09%     25.19% |         541      6.09%     31.28% |         544      6.12%     37.40% |         535      6.02%     43.42% |         554      6.23%     49.65% |         537      6.04%     55.69% |         567      6.38%     62.07% |         543      6.11%     68.18% |         560      6.30%     74.48% |         561      6.31%     80.79% |         565      6.36%     87.15% |         534      6.01%     93.16% |         608      6.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Load::total         8888                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch |         267      6.32%      6.32% |         269      6.37%     12.68% |         257      6.08%     18.76% |         266      6.29%     25.06% |         269      6.37%     31.42% |         265      6.27%     37.70% |         250      5.92%     43.61% |         251      5.94%     49.55% |         266      6.29%     55.84% |         266      6.29%     62.14% |         254      6.01%     68.15% |         258      6.11%     74.25% |         267      6.32%     80.57% |         267      6.32%     86.89% |         261      6.18%     93.07% |         293      6.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Ifetch::total         4226                       (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store |         247      6.13%      6.13% |         249      6.18%     12.31% |         250      6.20%     18.51% |         250      6.20%     24.71% |         247      6.13%     30.84% |         249      6.18%     37.02% |         249      6.18%     43.20% |         250      6.20%     49.40% |         250      6.20%     55.61% |         242      6.00%     61.61% |         249      6.18%     67.79% |         249      6.18%     73.97% |         249      6.18%     80.15% |         250      6.20%     86.35% |         253      6.28%     92.63% |         297      7.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.PF_Store::total         4030                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |           0      0.00%      0.00% |           7     21.21%     21.21% |           2      6.06%     27.27% |           7     21.21%     48.48% |           0      0.00%     48.48% |           1      3.03%     51.52% |           0      0.00%     51.52% |           1      3.03%     54.55% |           2      6.06%     60.61% |           0      0.00%     60.61% |           2      6.06%     66.67% |           1      3.03%     69.70% |           4     12.12%     81.82% |           2      6.06%     87.88% |           3      9.09%     96.97% |           1      3.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total           33                       (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.PF_L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          11      5.58%      5.58% |          10      5.08%     10.66% |          11      5.58%     16.24% |          10      5.08%     21.32% |          11      5.58%     26.90% |          17      8.63%     35.53% |           8      4.06%     39.59% |          11      5.58%     45.18% |           7      3.55%     48.73% |          11      5.58%     54.31% |          11      5.58%     59.90% |          12      6.09%     65.99% |          15      7.61%     73.60% |          11      5.58%     79.19% |          23     11.68%     90.86% |          18      9.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          197                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |       19741      5.50%      5.50% |       19739      5.50%     11.01% |       19811      5.52%     16.53% |       19875      5.54%     22.07% |       19875      5.54%     27.61% |       19813      5.52%     33.13% |       19823      5.53%     38.66% |       19823      5.53%     44.19% |       19895      5.55%     49.73% |       19860      5.54%     55.27% |       19855      5.54%     60.80% |       19840      5.53%     66.33% |       19760      5.51%     71.84% |       19723      5.50%     77.34% |       20947      5.84%     83.18% |       60336     16.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total       358716                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           2      9.52%     23.81% |           1      4.76%     28.57% |           2      9.52%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           0      0.00%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           2      9.52%     66.67% |           2      9.52%     76.19% |           1      4.76%     80.95% |           2      9.52%     90.48% |           2      9.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           7      8.75%      8.75% |           4      5.00%     13.75% |          14     17.50%     31.25% |           1      1.25%     32.50% |           3      3.75%     36.25% |           1      1.25%     37.50% |           1      1.25%     38.75% |           4      5.00%     43.75% |           1      1.25%     45.00% |           7      8.75%     53.75% |           4      5.00%     58.75% |           8     10.00%     68.75% |           8     10.00%     78.75% |          13     16.25%     95.00% |           4      5.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total           80                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |         674      6.20%      6.20% |         662      6.09%     12.28% |         672      6.18%     18.46% |         661      6.08%     24.53% |         661      6.08%     30.61% |         686      6.31%     36.92% |         689      6.33%     43.25% |         672      6.18%     49.43% |         672      6.18%     55.60% |         665      6.11%     61.72% |         688      6.32%     68.04% |         684      6.29%     74.33% |         667      6.13%     80.46% |         654      6.01%     86.47% |         672      6.18%     92.65% |         800      7.35%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        10879                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement |         112      6.33%      6.33% |         113      6.39%     12.73% |         102      5.77%     18.50% |         110      6.22%     24.72% |         111      6.28%     31.00% |         117      6.62%     37.61% |         101      5.71%     43.33% |         101      5.71%     49.04% |         116      6.56%     55.60% |         114      6.45%     62.05% |          97      5.49%     67.53% |         101      5.71%     73.25% |         113      6.39%     79.64% |         116      6.56%     86.20% |         105      5.94%     92.14% |         139      7.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_L1_Replacement::total         1768                       (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch |          23      6.18%      6.18% |          24      6.45%     12.63% |          23      6.18%     18.82% |          23      6.18%     25.00% |          22      5.91%     30.91% |          24      6.45%     37.37% |          24      6.45%     43.82% |          23      6.18%     50.00% |          23      6.18%     56.18% |          24      6.45%     62.63% |          24      6.45%     69.09% |          23      6.18%     75.27% |          23      6.18%     81.45% |          23      6.18%     87.63% |          23      6.18%     93.82% |          23      6.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.PF_Ifetch::total          372                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |       12127      5.58%      5.58% |       12230      5.63%     11.21% |       12448      5.73%     16.94% |       12381      5.70%     22.64% |       12482      5.74%     28.38% |       12130      5.58%     33.97% |       12443      5.73%     39.69% |       11833      5.45%     45.14% |       12818      5.90%     51.04% |       12589      5.79%     56.83% |       11446      5.27%     62.10% |       12113      5.58%     67.68% |       12365      5.69%     73.37% |       11939      5.49%     78.86% |       12259      5.64%     84.50% |       33668     15.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total       217271                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |          77      5.75%      5.75% |          84      6.28%     12.03% |          79      5.90%     17.94% |          82      6.13%     24.07% |          81      6.05%     30.12% |          82      6.13%     36.25% |          82      6.13%     42.38% |          84      6.28%     48.65% |          85      6.35%     55.01% |          84      6.28%     61.29% |          88      6.58%     67.86% |          89      6.65%     74.51% |          83      6.20%     80.72% |          82      6.13%     86.85% |          82      6.13%     92.97% |          94      7.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         1338                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           5     45.45%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           0      0.00%     45.45% |           2     18.18%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           1      9.09%     72.73% |           2     18.18%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |         814      5.75%      5.75% |         844      5.96%     11.71% |         886      6.26%     17.97% |         909      6.42%     24.39% |         995      7.03%     31.41% |         942      6.65%     38.06% |         889      6.28%     44.34% |         859      6.07%     50.41% |         836      5.90%     56.31% |         853      6.02%     62.34% |         867      6.12%     68.46% |         898      6.34%     74.80% |         867      6.12%     80.93% |         857      6.05%     86.98% |         775      5.47%     92.45% |        1069      7.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total        14160                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement |         355      6.61%      6.61% |         387      7.21%     13.81% |         279      5.19%     19.01% |         304      5.66%     24.67% |         322      6.00%     30.66% |         302      5.62%     36.29% |         355      6.61%     42.90% |         304      5.66%     48.56% |         376      7.00%     55.56% |         341      6.35%     61.91% |         309      5.75%     67.66% |         333      6.20%     73.86% |         358      6.67%     80.53% |         331      6.16%     86.69% |         335      6.24%     92.92% |         380      7.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_L1_Replacement::total         5371                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load |           2      5.88%      5.88% |           2      5.88%     11.76% |           2      5.88%     17.65% |           2      5.88%     23.53% |           2      5.88%     29.41% |           2      5.88%     35.29% |           2      5.88%     41.18% |           2      5.88%     47.06% |           2      5.88%     52.94% |           2      5.88%     58.82% |           2      5.88%     64.71% |           3      8.82%     73.53% |           2      5.88%     79.41% |           2      5.88%     85.29% |           3      8.82%     94.12% |           2      5.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Load::total           34                       (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.PF_Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |       12765      4.90%      4.90% |       12495      4.79%      9.69% |       12405      4.76%     14.45% |       12433      4.77%     19.22% |       12167      4.67%     23.89% |       12619      4.84%     28.73% |       12181      4.67%     33.40% |       12944      4.97%     38.36% |       12016      4.61%     42.97% |       12321      4.73%     47.70% |       13204      5.07%     52.77% |       12590      4.83%     57.59% |       12380      4.75%     62.34% |       12833      4.92%     67.27% |       13674      5.25%     72.51% |       71657     27.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total       260684                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |       13057      5.71%      5.71% |       13043      5.70%     11.41% |       13062      5.71%     17.12% |       13052      5.71%     22.82% |       13055      5.71%     28.53% |       13064      5.71%     34.24% |       13058      5.71%     39.95% |       13059      5.71%     45.66% |       13062      5.71%     51.36% |       13081      5.72%     57.08% |       13033      5.70%     62.78% |       13045      5.70%     68.48% |       13037      5.70%     74.18% |       13053      5.71%     79.89% |       14028      6.13%     86.02% |       31990     13.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total       228779                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           1     11.11%     11.11% |           3     33.33%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           0      0.00%     55.56% |           3     33.33%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total            9                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |         282      6.49%      6.49% |         287      6.61%     13.10% |         205      4.72%     17.82% |         277      6.38%     24.20% |         247      5.69%     29.89% |         228      5.25%     35.14% |         312      7.18%     42.32% |         253      5.83%     48.15% |         304      7.00%     55.15% |         259      5.96%     61.11% |         290      6.68%     67.79% |         268      6.17%     73.96% |         314      7.23%     81.19% |         257      5.92%     87.11% |         284      6.54%     93.64% |         276      6.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total         4343                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement |         264      5.89%      5.89% |         262      5.85%     11.74% |         348      7.76%     19.50% |         288      6.43%     25.93% |         269      6.00%     31.93% |         301      6.72%     38.64% |         239      5.33%     43.98% |         293      6.54%     50.51% |         220      4.91%     55.42% |         283      6.31%     61.74% |         284      6.34%     68.07% |         293      6.54%     74.61% |         256      5.71%     80.32% |         286      6.38%     86.70% |         255      5.69%     92.39% |         341      7.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_L1_Replacement::total         4482                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Load::total           17                       (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store |           2      9.52%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           2      9.52%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           2      9.52%     85.71% |           3     14.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.PF_Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     18.18%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           0      0.00%     36.36% |           1      9.09%     45.45% |           6     54.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           11                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1530      5.98%      5.98% |        1585      6.20%     12.18% |        1538      6.01%     18.20% |        1608      6.29%     24.49% |        1668      6.52%     31.01% |        1619      6.33%     37.34% |        1642      6.42%     43.76% |        1557      6.09%     49.85% |        1591      6.22%     56.07% |        1566      6.12%     62.20% |        1605      6.28%     68.47% |        1619      6.33%     74.81% |        1597      6.25%     81.05% |        1554      6.08%     87.13% |        1500      5.87%     93.00% |        1791      7.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total        25570                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1155      6.16%      6.16% |        1164      6.21%     12.37% |        1167      6.23%     18.60% |        1170      6.24%     24.84% |        1149      6.13%     30.97% |        1166      6.22%     37.19% |        1177      6.28%     43.47% |        1162      6.20%     49.67% |        1179      6.29%     55.96% |        1165      6.22%     62.18% |        1167      6.23%     68.40% |        1168      6.23%     74.64% |        1148      6.12%     80.76% |        1134      6.05%     86.81% |        1162      6.20%     93.01% |        1310      6.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        18743                       (Unspecified)
system.ruby.L1Cache_Controller.IS.PF_Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.PF_Load::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         476      6.21%      6.21% |         478      6.23%     12.44% |         469      6.11%     18.55% |         471      6.14%     24.69% |         475      6.19%     30.88% |         466      6.07%     36.96% |         472      6.15%     43.11% |         473      6.17%     49.28% |         470      6.13%     55.40% |         454      5.92%     61.32% |         488      6.36%     67.68% |         474      6.18%     73.86% |         487      6.35%     80.21% |         470      6.13%     86.34% |         487      6.35%     92.69% |         561      7.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7671                       (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.PF_Store::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           2      9.52%     23.81% |           1      4.76%     28.57% |           2      9.52%     38.10% |           1      4.76%     42.86% |           1      4.76%     47.62% |           0      0.00%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           2      9.52%     66.67% |           2      9.52%     76.19% |           1      4.76%     80.95% |           2      9.52%     90.48% |           2      9.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           3      6.67%      6.67% |           0      0.00%      6.67% |           2      4.44%     11.11% |           4      8.89%     20.00% |           2      4.44%     24.44% |           3      6.67%     31.11% |           1      2.22%     33.33% |           2      4.44%     37.78% |           2      4.44%     42.22% |           3      6.67%     48.89% |           4      8.89%     57.78% |           9     20.00%     77.78% |           1      2.22%     80.00% |           1      2.22%     82.22% |           8     17.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           45                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3      5.45%      5.45% |           3      5.45%     10.91% |           3      5.45%     16.36% |           4      7.27%     23.64% |           3      5.45%     29.09% |           4      7.27%     36.36% |           3      5.45%     41.82% |           3      5.45%     47.27% |           3      5.45%     52.73% |           3      5.45%     58.18% |           3      5.45%     63.64% |           4      7.27%     70.91% |           4      7.27%     78.18% |           3      5.45%     83.64% |           5      9.09%     92.73% |           4      7.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           55                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total            4                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1715      6.05%      6.05% |        1780      6.28%     12.33% |        1718      6.06%     18.38% |        1778      6.27%     24.65% |        1833      6.46%     31.12% |        1773      6.25%     37.37% |        1795      6.33%     43.70% |        1709      6.03%     49.73% |        1736      6.12%     55.85% |        1736      6.12%     61.97% |        1750      6.17%     68.14% |        1792      6.32%     74.46% |        1795      6.33%     80.79% |        1731      6.10%     86.90% |        1649      5.82%     92.71% |        2066      7.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total        28356                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load |         441      6.07%      6.07% |         446      6.14%     12.21% |         450      6.20%     18.41% |         441      6.07%     24.48% |         441      6.07%     30.56% |         449      6.18%     36.74% |         445      6.13%     42.87% |         462      6.36%     49.23% |         450      6.20%     55.43% |         448      6.17%     61.59% |         467      6.43%     68.03% |         457      6.29%     74.32% |         440      6.06%     80.38% |         451      6.21%     86.59% |         467      6.43%     93.02% |         507      6.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Load::total         7262                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch |         143      6.27%      6.27% |         149      6.53%     12.80% |         147      6.44%     19.24% |         152      6.66%     25.90% |         140      6.13%     32.03% |         138      6.05%     38.08% |         134      5.87%     43.95% |         138      6.05%     50.00% |         154      6.75%     56.75% |         146      6.40%     63.15% |         141      6.18%     69.33% |         135      5.92%     75.24% |         130      5.70%     80.94% |         130      5.70%     86.63% |         139      6.09%     92.73% |         166      7.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Ifetch::total         2282                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive |         123      7.56%      7.56% |         123      7.56%     15.13% |         115      7.07%     22.20% |         100      6.15%     28.35% |         100      6.15%     34.50% |          95      5.84%     40.34% |          90      5.54%     45.88% |          92      5.66%     51.54% |          87      5.35%     56.89% |         119      7.32%     64.21% |          76      4.67%     68.88% |         103      6.33%     75.22% |         121      7.44%     82.66% |         114      7.01%     89.67% |          67      4.12%     93.79% |         101      6.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_Exclusive::total         1626                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks |         124      6.38%      6.38% |         120      6.17%     12.55% |         110      5.66%     18.21% |         114      5.86%     24.07% |         129      6.64%     30.71% |         127      6.53%     37.24% |         116      5.97%     43.21% |         113      5.81%     49.02% |         112      5.76%     54.78% |         120      6.17%     60.96% |         113      5.81%     66.77% |         123      6.33%     73.10% |         137      7.05%     80.14% |         137      7.05%     87.19% |         122      6.28%     93.47% |         127      6.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IS.Data_all_Acks::total         1944                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store |         150      6.27%      6.27% |         143      5.98%     12.25% |         144      6.02%     18.27% |         142      5.94%     24.21% |         150      6.27%     30.48% |         147      6.15%     36.62% |         148      6.19%     42.81% |         153      6.40%     49.21% |         151      6.31%     55.52% |         138      5.77%     61.29% |         158      6.61%     67.89% |         144      6.02%     73.91% |         150      6.27%     80.18% |         147      6.15%     86.33% |         150      6.27%     92.60% |         177      7.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Store::total         2392                       (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks |          97      5.92%      5.92% |         106      6.47%     12.39% |         106      6.47%     18.86% |         108      6.59%     25.46% |          97      5.92%     31.38% |         102      6.23%     37.61% |         101      6.17%     43.77% |          97      5.92%     49.69% |          99      6.04%     55.74% |         104      6.35%     62.09% |          91      5.56%     67.64% |         105      6.41%     74.05% |          99      6.04%     80.10% |         103      6.29%     86.39% |         103      6.29%     92.67% |         120      7.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.PF_IM.Data_all_Acks::total         1638                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        20643      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS          27241      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           9310      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           21      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX          28356      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement           96      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean          789      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data         48577      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack            885      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data              9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all            592      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        36525      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        18864      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS        21154      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         8560      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1703      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS           45      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           21      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean          581      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           76      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS         6042      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX          719      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement           94      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean          190      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX        28356      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean           18      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack          885      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data            8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all          581      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data        21154      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        18863      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         8560      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           51      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        36474      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples       503767                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    11.826324                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.291428                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    72.319393                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |      502237     99.70%     99.70% |        1064      0.21%     99.91% |         233      0.05%     99.95% |         150      0.03%     99.98% |          63      0.01%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total       503767                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples       478152                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.001111                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000770                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.033306                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      477621     99.89%     99.89% |         531      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total       478152                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples        25615                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   213.899239                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   150.717098                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   244.623754                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       24085     94.03%     94.03% |        1064      4.15%     98.18% |         233      0.91%     99.09% |         150      0.59%     99.68% |          63      0.25%     99.92% |          19      0.07%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total        25615                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples       228710                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     9.717389                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.201900                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    69.408170                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |      228009     99.69%     99.69% |         461      0.20%     99.90% |         151      0.07%     99.96% |          68      0.03%     99.99% |          17      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total       228710                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples       221284                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.052385                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.014578                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.628139                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |      221248     99.98%     99.98% |           4      0.00%     99.99% |          16      0.01%     99.99% |          10      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total       221284                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         7426                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   267.921896                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   187.297776                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   281.547698                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        6725     90.56%     90.56% |         461      6.21%     96.77% |         151      2.03%     98.80% |          68      0.92%     99.72% |          17      0.23%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         7426                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples       377414                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean    10.892383                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.289953                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    50.416028                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |      374842     99.32%     99.32% |        2139      0.57%     99.89% |         331      0.09%     99.97% |          70      0.02%     99.99% |          16      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total       377414                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples       358716                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000006                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.002361                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      358714    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total       358716                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        18698                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   200.674938                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   170.558749                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   115.805055                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       16126     86.24%     86.24% |        2139     11.44%     97.68% |         331      1.77%     99.45% |          70      0.37%     99.83% |          16      0.09%     99.91% |           5      0.03%     99.94% |           5      0.03%     99.97% |           4      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        18698                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples         8643                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     6.473678                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.238334                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    38.921563                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |        8477     98.08%     98.08% |         128      1.48%     99.56% |          16      0.19%     99.75% |          12      0.14%     99.88% |           3      0.03%     99.92% |           6      0.07%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total         8643                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples         8413                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.284084                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.092707                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    22.560014                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |        8382     99.63%     99.63% |          19      0.23%     99.86% |           1      0.01%     99.87% |           6      0.07%     99.94% |           1      0.01%     99.95% |           3      0.04%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total         8413                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples          230                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   159.721739                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   120.305238                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   119.334512                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          95     41.30%     41.30% |         109     47.39%     88.70% |          15      6.52%     95.22% |           6      2.61%     97.83% |           2      0.87%     98.70% |           3      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total          230                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    17.820175                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     2.026484                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    46.780753                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |         194     85.09%     85.09% |          12      5.26%     90.35% |           4      1.75%     92.11% |           2      0.88%     92.98% |           8      3.51%     96.49% |           3      1.32%     97.81% |           3      1.32%     99.12% |           2      0.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          192                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         192    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          192                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           36                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   107.527778                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    87.641007                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    66.062086                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           2      5.56%      5.56% |          12     33.33%     38.89% |           4     11.11%     50.00% |           2      5.56%     55.56% |           8     22.22%     77.78% |           3      8.33%     86.11% |           3      8.33%     94.44% |           2      5.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           36                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples          228                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total          228                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         3025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.004680                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         3031                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.004689                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         3082                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.004768                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         3031                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.006646                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count         3089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.004779                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count         3094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.004787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count         3148                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.004872                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time     0.158831                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count         3094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.006790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count           59                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count         3136                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.004852                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count         3139                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.004856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count         3184                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.022016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      5523000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time  1734.610553                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count         3139                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.006907                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count           48                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count         3075                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.004757                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count         3080                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.004765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count         3122                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.017172                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time      3988500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time  1277.546445                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count         3079                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.006763                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count           48                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count         2925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.004525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count         2935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.004541                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count         2977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.015705                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time      3587000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time  1204.904266                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count         2935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.006445                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count           52                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count         2899                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.004485                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count         2902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.004490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count         2944                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.113448                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time     35191500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time 11953.634511                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count         2902                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.006374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count           45                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count         2982                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.004614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count         2987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.004621                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count         3037                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.441949                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time    141308500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time 46528.975963                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count         2987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.006565                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count           55                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count         3000                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.004641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count         3006                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.004651                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count         3057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.004730                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count         3006                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.006604                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count         3057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.004730                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count         3066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.004744                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count         3110                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.004812                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count         3066                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.006712                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count           53                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count         3112                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.004815                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count         3120                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.004827                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count         3169                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.004968                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time        21000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     6.626696                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count         3120                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.006847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count         3062                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.004737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count         3075                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.004757                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count         3134                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.004938                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        29000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time     9.253350                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count         3075                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.006725                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count           72                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count         3039                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.004702                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count         3050                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.004719                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count         3096                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.004875                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        27500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time     8.882429                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count         3050                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.006684                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count         2970                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.004595                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count         2973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.004600                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count         3021                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.004674                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count         2973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.006506                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count           51                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count         2949                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.004563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count         2954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.004570                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count         2995                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.006107                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       476000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time   158.931553                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count         2954                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.006469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count         3161                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.004891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count         3170                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.004904                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count         3233                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.020619                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time      5047000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time  1561.088772                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count         3170                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.006947                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count           72                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count         3097                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.004792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count         3100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.004796                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count         3153                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.021016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time      5215500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time  1654.138915                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count         3100                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.006796                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count           56                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles             615                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples         5253                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    15.299067                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    11.540025                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    14.657834                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31         4876     92.82%     92.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63          291      5.54%     98.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95           51      0.97%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           23      0.44%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-159            8      0.15%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::160-191            4      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         5253                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits        38037                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses         2152                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses        40189                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits        19741                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         1010                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses        20751                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count        60940                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.094675                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time       126500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     2.075812                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.optionalQueue.m_msg_count         1106                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.optionalQueue.m_buf_msgs     0.001711                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         2427                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         1106                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits          304                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          734                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count         5221                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.020972                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time      1556500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   298.122965                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000099                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count         5221                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.008078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count         2227                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.003445                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles             598                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples         5422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    17.275175                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    13.893499                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    15.272737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31         5022     92.62%     92.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63          269      4.96%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95           86      1.59%     99.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127           30      0.55%     99.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-159            9      0.17%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::160-191            6      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total         5422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits        37862                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses         2215                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses        40077                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits        19739                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         1013                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses        20752                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count        60829                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.094382                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time        87500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     1.438459                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.optionalQueue.m_msg_count         1115                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.optionalQueue.m_buf_msgs     0.001725                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved         2489                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested         1115                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits          306                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits          738                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count         5357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.021187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time      1490000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   278.140750                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count           65                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000201                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count         5357                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.008288                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count         2293                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.003548                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles            605                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples         5354                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    24.818453                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    21.230660                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    20.450089                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31         4683     87.47%     87.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63          473      8.83%     96.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95           78      1.46%     97.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127           48      0.90%     98.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159           48      0.90%     99.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191           23      0.43%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total         5354                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits        37782                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2237                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses        40019                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        19855                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1024                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        20879                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count        60898                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.094633                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time       134000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     2.200401                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.optionalQueue.m_msg_count         1074                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.optionalQueue.m_buf_msgs     0.001662                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved         2494                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested         1074                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits          240                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits          766                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         5291                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.026506                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time      3275000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time   618.975619                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count           63                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000195                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         5291                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.008186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count         2261                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.003498                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            585                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples         5419                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    26.118472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    23.338957                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    16.548362                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31         4555     84.06%     84.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63          671     12.38%     96.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95          120      2.21%     98.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127           45      0.83%     99.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           23      0.42%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            5      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total         5419                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        37849                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         2234                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        40083                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        19840                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1029                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        20869                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        60952                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.095227                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time       299000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     4.905499                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.optionalQueue.m_msg_count         1095                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.optionalQueue.m_buf_msgs     0.001694                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved         2525                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams           97                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested         1095                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits          291                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits          736                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         5386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.020515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time      1244000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time   230.969179                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         5386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.008333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count         2303                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.003563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles            635                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples         5443                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    21.949109                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    18.858073                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    16.417619                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31         4845     89.01%     89.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63          447      8.21%     97.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95          102      1.87%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127           20      0.37%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159           23      0.42%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            5      0.09%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total         5443                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits        37880                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses         2219                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses        40099                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits        19760                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         1015                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses        20775                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count        60874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.095696                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time       489500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count           20                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     8.041200                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.optionalQueue.m_msg_count         1104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.optionalQueue.m_buf_msgs     0.001708                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved         2512                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested         1104                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits          314                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits          720                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count         5386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.025003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time      2694500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   500.278500                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count           57                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count         5386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.008333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count         2306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.003568                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles            626                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples         5268                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    24.867692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    21.339273                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    20.285726                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-31         4578     86.90%     86.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-63          496      9.42%     96.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-95           88      1.67%     97.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::96-127           43      0.82%     98.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-159           26      0.49%     99.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::160-191           36      0.68%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total         5268                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits        37918                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses        40075                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits        19723                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         1002                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses        20725                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count        60800                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.094381                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time       101500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     1.669408                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.optionalQueue.m_msg_count         1109                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.optionalQueue.m_buf_msgs     0.001716                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         2430                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           99                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested         1109                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits          312                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits          728                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count         5244                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.026753                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time      3402000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   648.741419                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count         5244                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.008113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count         2242                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.003469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles            479                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples         5138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    25.055080                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    22.879082                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    14.210201                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-31         4420     86.03%     86.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-63          608     11.83%     97.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-95           77      1.50%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::96-127            9      0.18%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-159           15      0.29%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::160-191            8      0.16%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         5138                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits        40066                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2132                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses        42198                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        20947                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1019                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        21966                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count        64164                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.100035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time       247000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     3.849511                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.optionalQueue.m_msg_count         1077                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.optionalQueue.m_buf_msgs     0.001666                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved         2393                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams          102                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested         1077                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits          247                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits          756                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         5092                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.019848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time      1322500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time   259.721131                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count           46                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         5092                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.007878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count         2159                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.003340                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles           1487                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples         6095                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    26.520263                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    24.352569                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    14.460392                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-31         5027     82.48%     82.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-63          888     14.57%     97.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-95          125      2.05%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::96-127           39      0.64%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-159           12      0.20%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::160-191            3      0.05%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total         6095                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits       137427                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         2528                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses       139955                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        60336                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1137                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        61473                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count       201428                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.312344                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       228000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count           12                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     1.131918                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.optionalQueue.m_msg_count         1229                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.optionalQueue.m_buf_msgs     0.001901                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved         2813                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams          111                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested         1229                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits          301                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits          850                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         6079                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.023099                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time      1386000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time   227.998026                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count           17                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count           17                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         6078                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.009404                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count         2575                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.003984                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles             593                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples         5248                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    19.685213                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    16.391304                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    16.450977                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31         4788     91.23%     91.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63          319      6.08%     97.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95           76      1.45%     98.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           45      0.86%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159           13      0.25%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            7      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         5248                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits        38005                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses        40162                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        19811                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1018                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        20829                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count        60991                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.094729                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time       118500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     1.942910                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.optionalQueue.m_msg_count         1099                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.optionalQueue.m_buf_msgs     0.001700                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved         2433                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           97                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested         1099                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits          290                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits          741                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         5224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.020942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time      1544000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time   295.558959                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         5224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.008082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count         2229                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.003449                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             597                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples         5407                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    22.005363                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    18.844591                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    16.331001                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31         4818     89.11%     89.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63          419      7.75%     96.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95          104      1.92%     98.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127           50      0.92%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            9      0.17%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            7      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         5407                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        37958                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         2236                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        40194                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        19875                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1015                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        20890                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        61084                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.094990                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time       156500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     2.562046                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.optionalQueue.m_msg_count         1084                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.optionalQueue.m_buf_msgs     0.001677                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved         2514                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested         1084                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits          281                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits          735                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         5351                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.020583                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time      1301000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time   243.132125                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count           56                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count           56                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000173                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         5351                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.008279                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count         2289                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.003541                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles             623                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples         5472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    17.758772                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    14.241310                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    15.705871                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31         5018     91.70%     91.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63          330      6.03%     97.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95           82      1.50%     99.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127           23      0.42%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159           12      0.22%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            7      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total         5472                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits        37796                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses         2286                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses        40082                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits        19875                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         1007                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses        20882                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count        60964                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.095085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time       247000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     4.051571                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.optionalQueue.m_msg_count         1083                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.optionalQueue.m_buf_msgs     0.001676                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved         2561                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           98                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested         1083                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits          284                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits          731                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count         5452                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.026060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time      2970000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   544.754219                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count           20                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count           20                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count         5452                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.008435                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count         2341                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.003622                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles             623                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples         5375                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    20.043535                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    16.698440                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    16.234522                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31         4841     90.07%     90.07% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63          378      7.03%     97.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          104      1.93%     99.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           34      0.63%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-159           10      0.19%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::160-191            8      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total         5375                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits        37912                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses         2228                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses        40140                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits        19813                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         1025                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses        20838                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count        60978                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.094899                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time       180000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     2.951884                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.optionalQueue.m_msg_count         1087                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.optionalQueue.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved         2517                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams          104                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested         1087                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits          281                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits          734                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count         5350                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.024901                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time      2697500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   504.205607                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count         5350                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.008277                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count         2284                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.003534                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles             626                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples         5423                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    21.901899                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    18.863402                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    16.552911                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31         4847     89.38%     89.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63          442      8.15%     97.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95           82      1.51%     99.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           16      0.30%     99.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159           26      0.48%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::160-191            9      0.17%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-223            1      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         5423                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits        37772                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2252                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses        40024                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        19823                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1040                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        20863                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count        60887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.094719                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time       167500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     2.750998                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.optionalQueue.m_msg_count         1063                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.optionalQueue.m_buf_msgs     0.001645                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved         2564                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams          101                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested         1063                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits          266                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits          727                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         5394                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.022030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time      1725500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time   319.892473                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         5394                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.008345                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count         2306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.003568                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             592                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples         5215                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    25.344966                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    21.636977                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    20.661604                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31         4514     86.56%     86.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63          471      9.03%     95.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95          127      2.44%     98.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           42      0.81%     98.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159           32      0.61%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::160-191           27      0.52%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-223            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         5215                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        37931                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         2171                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        40102                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        19823                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1022                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        20845                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        60947                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.094676                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time       123500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     2.026351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.optionalQueue.m_msg_count         1082                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.optionalQueue.m_buf_msgs     0.001674                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved         2439                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams          102                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested         1082                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits          258                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits          753                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         5204                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.019825                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time      1203000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time   231.168332                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count           11                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count           11                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         5204                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.008051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count         2220                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.003435                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles             614                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples         5333                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    19.633790                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    16.566567                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    15.102760                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31         4813     90.25%     90.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63          403      7.56%     97.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95           80      1.50%     99.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127           23      0.43%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159            8      0.15%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            4      0.08%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-223            2      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total         5333                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits        37988                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses         2216                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses        40204                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits        19895                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         1024                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses        20919                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count        61123                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.095176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time       197000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     3.223009                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.optionalQueue.m_msg_count         1080                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.optionalQueue.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved         2485                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested         1080                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits          257                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits          755                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count         5274                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.028765                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time      4022000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   762.609025                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count           59                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count           59                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count         5274                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.008160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count         2247                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.003476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles             598                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples         5305                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    22.189067                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    19.008378                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    16.777509                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31         4699     88.58%     88.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63          461      8.69%     97.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95           63      1.19%     98.45% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127           54      1.02%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159           25      0.47%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            3      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total         5305                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits        38086                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses         2169                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses        40255                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits        19860                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         1017                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses        20877                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count        61132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.095211                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time       204000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     3.337041                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.optionalQueue.m_msg_count         1104                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.optionalQueue.m_buf_msgs     0.001708                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         2453                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams          100                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested         1104                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits          306                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits          732                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count         5265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.025525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time      2984000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   566.761633                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count           40                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count           40                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count         5265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.008146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count         2244                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.003472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples       172158                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    43.130804                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    20.233794                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev   126.061028                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-511       170234     98.88%     98.88% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-1023         1208      0.70%     99.58% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1535          400      0.23%     99.82% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-2047          235      0.14%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2559           66      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2560-3071           13      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3072-3583            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3584-4095            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total       172158                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        48578                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.150703                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       125500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     2.583474                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count          652                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.001009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        85570                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.132659                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time        87000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     1.016711                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         8636                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        48578                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        57214                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        86454                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.736341                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    189990500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  2197.590626                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        50063                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.077455                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        36525                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.056510                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    323175500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 21359.813603                       (Unspecified)
system.ruby.network.average_flit_network_latency 18525.863994                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  2833.949609                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |11084.539474                       |21613.248935                       | 5769.999461                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1287.156235                       | 3454.659001                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_hops             3.009773                       (Unspecified)
system.ruby.network.average_packet_latency 16232.901547                       (Unspecified)
system.ruby.network.average_packet_network_latency 14116.632715                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  2116.268832                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 8906.472702                       |21506.259294                       | 5769.999461                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1260.480961                       | 3396.752785                       |         500                       |         nan                       |         nan                       (Unspecified)
system.ruby.network.avg_link_utilization     5.936313                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.704382     11.87%     11.87% |    0.302094      5.09%     16.95% |    0.173542      2.92%     19.88% |    0.129451      2.18%     22.06% |    2.409443     40.59%     62.65% |    0.970907     16.36%     79.00% |    0.552430      9.31%     88.31% |    0.405945      6.84%     95.15% |    0.211908      3.57%     98.72% |    0.043662      0.74%     99.45% |    0.017925      0.30%     99.75% |    0.014622      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       5.936313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        10480                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         3090                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         3160                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         3169                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         3132                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         2949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         2945                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         2999                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         3113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         3113                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         3132                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         3087                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         3068                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         2981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         3008                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3201                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         7650                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         7552                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         7689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         7692                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         7486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         7251                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         8654                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         7453                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         7640                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         7793                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         7634                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         7700                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         7424                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         7521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         7509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         8367                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         5414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         5347                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         5434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         5434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         5296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         5137                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         6133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         5283                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         5404                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         5509                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         5422                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         5451                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         5255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         5320                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         5337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3147                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         3216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3001                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         2990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3054                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3125                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3032                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3054                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         3273                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization       765892                       (Unspecified)
system.ruby.network.ext_out_link_utilization       765891                       (Unspecified)
system.ruby.network.flit_network_latency |  1870183500                       | 12104392000                       |   214217000                       |           0                       |           0                       (Unspecified)
system.ruby.network.flit_queueing_latency |   217169000                       |  1934764500                       |    18563000                       |           0                       |           0                       (Unspecified)
system.ruby.network.flits_injected       |      168720     22.03%     22.03% |      560045     73.12%     95.15% |       37127      4.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_injected::total       765892                       (Unspecified)
system.ruby.network.flits_received       |      168720     22.03%     22.03% |      560045     73.12%     95.15% |       37126      4.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.flits_received::total       765891                       (Unspecified)
system.ruby.network.int_link_utilization      2305159                       (Unspecified)
system.ruby.network.packet_network_latency |  1194785500                       |  2935970000                       |   214217000                       |           0                       |           0                       (Unspecified)
system.ruby.network.packet_queueing_latency |   169091000                       |   463714500                       |    18563000                       |           0                       |           0                       (Unspecified)
system.ruby.network.packets_injected     |      134148     43.58%     43.58% |      136517     44.35%     87.94% |       37127     12.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_injected::total       307792                       (Unspecified)
system.ruby.network.packets_received     |      134148     43.58%     43.58% |      136517     44.35%     87.94% |       37126     12.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.network.packets_received::total       307791                       (Unspecified)
system.ruby.network.routers00.buffer_reads       765891                       (Unspecified)
system.ruby.network.routers00.buffer_writes       765891                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       765891                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       926459                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       765891                       (Unspecified)
system.ruby.network.routers01.buffer_reads       349332                       (Unspecified)
system.ruby.network.routers01.buffer_writes       349332                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       349332                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       354900                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       349332                       (Unspecified)
system.ruby.network.routers02.buffer_reads       233555                       (Unspecified)
system.ruby.network.routers02.buffer_writes       233555                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       233555                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       236609                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       233555                       (Unspecified)
system.ruby.network.routers03.buffer_reads       118482                       (Unspecified)
system.ruby.network.routers03.buffer_writes       118482                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       118482                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       118945                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       118482                       (Unspecified)
system.ruby.network.routers04.buffer_reads       369528                       (Unspecified)
system.ruby.network.routers04.buffer_writes       369528                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       369528                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       473707                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       369528                       (Unspecified)
system.ruby.network.routers05.buffer_reads       142614                       (Unspecified)
system.ruby.network.routers05.buffer_writes       142614                       (Unspecified)
system.ruby.network.routers05.crossbar_activity       142614                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity       147729                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity       142614                       (Unspecified)
system.ruby.network.routers06.buffer_reads       117117                       (Unspecified)
system.ruby.network.routers06.buffer_writes       117117                       (Unspecified)
system.ruby.network.routers06.crossbar_activity       117117                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity       120465                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity       117117                       (Unspecified)
system.ruby.network.routers07.buffer_reads        94871                       (Unspecified)
system.ruby.network.routers07.buffer_writes        94871                       (Unspecified)
system.ruby.network.routers07.crossbar_activity        94871                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity        95334                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity        94871                       (Unspecified)
system.ruby.network.routers08.buffer_reads       246191                       (Unspecified)
system.ruby.network.routers08.buffer_writes       246191                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       246191                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       308049                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       246191                       (Unspecified)
system.ruby.network.routers09.buffer_reads       121631                       (Unspecified)
system.ruby.network.routers09.buffer_writes       121631                       (Unspecified)
system.ruby.network.routers09.crossbar_activity       121631                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity       127965                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity       121631                       (Unspecified)
system.ruby.network.routers10.buffer_reads        95595                       (Unspecified)
system.ruby.network.routers10.buffer_writes        95595                       (Unspecified)
system.ruby.network.routers10.crossbar_activity        95595                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity        98929                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity        95595                       (Unspecified)
system.ruby.network.routers11.buffer_reads        73825                       (Unspecified)
system.ruby.network.routers11.buffer_writes        73825                       (Unspecified)
system.ruby.network.routers11.crossbar_activity        73825                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity        74209                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity        73825                       (Unspecified)
system.ruby.network.routers12.buffer_reads       122652                       (Unspecified)
system.ruby.network.routers12.buffer_writes       122652                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       122652                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       130411                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       122652                       (Unspecified)
system.ruby.network.routers13.buffer_reads        96652                       (Unspecified)
system.ruby.network.routers13.buffer_writes        96652                       (Unspecified)
system.ruby.network.routers13.crossbar_activity        96652                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       102904                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity        96652                       (Unspecified)
system.ruby.network.routers14.buffer_reads        71866                       (Unspecified)
system.ruby.network.routers14.buffer_writes        71866                       (Unspecified)
system.ruby.network.routers14.crossbar_activity        71866                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity        75585                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity        71866                       (Unspecified)
system.ruby.network.routers15.buffer_reads        51248                       (Unspecified)
system.ruby.network.routers15.buffer_writes        51248                       (Unspecified)
system.ruby.network.routers15.crossbar_activity        51248                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity        51677                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity        51248                       (Unspecified)

---------- End Simulation Statistics   ----------
