<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="30" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>ANALOG</data>
            <data>CCS</data>
            <data>DDRPHY_CPD</data>
            <data>DDRPHY_IOCLK_DIV</data>
            <data>DDR_PHY</data>
            <data>GCLK_INBUF_SYN</data>
            <data>GPLL</data>
            <data>HCKB</data>
            <data>HSSTLP</data>
            <data>IO</data>
            <data>IOCKB</data>
            <data>KEYRAM</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>MRCKB</data>
            <data>PCIEGEN3</data>
            <data>PPLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>hdmi_picture_sobel</data>
            <data>695</data>
            <data>797</data>
            <data>0</data>
            <data>3</data>
            <data>50</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>2</data>
            <data>0</data>
            <data>0</data>
            <data>9</data>
            <data>0</data>
            <data>0</data>
            <data>321</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>sync_vg</data>
                <data>87</data>
                <data>48</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>31</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_dvi_transmitter</data>
                <data>193</data>
                <data>137</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>8</data>
                <data>0</data>
                <data>0</data>
                <data>27</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>encoder_b</data>
                    <data>67</data>
                    <data>49</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>9</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>encoder_g</data>
                    <data>61</data>
                    <data>43</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>9</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>encoder_r</data>
                    <data>64</data>
                    <data>43</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>9</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>reset_syn</data>
                    <data>1</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>serializer_b</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>serializer_clk</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>serializer_g</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>serializer_r</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
            <row>
                <data>u_pll_0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>1</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_pll_1</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>1</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>video_display</data>
                <data>397</data>
                <data>598</data>
                <data>0</data>
                <data>3</data>
                <data>50</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>250</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <row>
                    <data>blk_mem_gen_0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>48</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>U_ipm2l_rom_blk_mem_gen_0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>48</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <row>
                            <data>U_ipm2l_spram</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>48</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                        </row>
                    </row>
                </row>
                <row>
                    <data>u_RGB2YCbCr</data>
                    <data>0</data>
                    <data>8</data>
                    <data>0</data>
                    <data>3</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>u_data_delay_inst</data>
                    <data>0</data>
                    <data>120</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>u_matrix_3x3</data>
                    <data>182</data>
                    <data>316</data>
                    <data>0</data>
                    <data>0</data>
                    <data>2</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>101</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <row>
                        <data>fifo_line_buf1</data>
                        <data>73</data>
                        <data>106</data>
                        <data>0</data>
                        <data>0</data>
                        <data>1</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>39</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <row>
                            <data>U_ipm2l_fifo_fifo_line_buf</data>
                            <data>73</data>
                            <data>106</data>
                            <data>0</data>
                            <data>0</data>
                            <data>1</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>39</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <row>
                                <data>U_ipm2l_fifo_ctrl</data>
                                <data>73</data>
                                <data>106</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>39</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                            </row>
                            <row>
                                <data>U_ipm2l_sdpram</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>1</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                            </row>
                        </row>
                    </row>
                    <row>
                        <data>fifo_line_buf2</data>
                        <data>73</data>
                        <data>106</data>
                        <data>0</data>
                        <data>0</data>
                        <data>1</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>39</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <data>0</data>
                        <row>
                            <data>U_ipm2l_fifo_fifo_line_buf</data>
                            <data>73</data>
                            <data>106</data>
                            <data>0</data>
                            <data>0</data>
                            <data>1</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>39</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <data>0</data>
                            <row>
                                <data>U_ipm2l_fifo_ctrl</data>
                                <data>73</data>
                                <data>106</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>39</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                            </row>
                            <row>
                                <data>U_ipm2l_sdpram</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>1</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                                <data>0</data>
                            </row>
                        </row>
                    </row>
                </row>
                <row>
                    <data>u_signal_delay</data>
                    <data>0</data>
                    <data>15</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
                <row>
                    <data>u_sobel</data>
                    <data>129</data>
                    <data>64</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>119</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                    <data>0</data>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with no input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>8</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 8 output ports with no output delay specified.</data>
                        <row>
                            <data>tmds_clk_n</data>
                        </row>
                        <row>
                            <data>tmds_clk_p</data>
                        </row>
                        <row>
                            <data>tmds_data_n[0]</data>
                        </row>
                        <row>
                            <data>tmds_data_n[1]</data>
                        </row>
                        <row>
                            <data>tmds_data_n[2]</data>
                        </row>
                        <row>
                            <data>tmds_data_p[0]</data>
                        </row>
                        <row>
                            <data>tmds_data_p[1]</data>
                        </row>
                        <row>
                            <data>tmds_data_p[2]</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>0</data>
            <data>2</data>
            <data/>
            <data>{ sys_clk }</data>
            <row>
                <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
                <data>Generated</data>
                <data>100.2020</data>
                <data>9.9798MHz</data>
                <data>0.0000</data>
                <data>50.1010</data>
                <data>14</data>
                <data>0</data>
                <data>sys_clk</data>
                <data>{ u_pll_0/u_gpll/CLKOUT1 }</data>
            </row>
            <row>
                <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
                <data>Generated</data>
                <data>6.7340</data>
                <data>148.5001MHz</data>
                <data>0.0000</data>
                <data>3.3670</data>
                <data>894</data>
                <data>1</data>
                <data>sys_clk</data>
                <data>{ u_pll_0/u_gpll/CLKOUT0 }</data>
                <row>
                    <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
                    <data>Generated</data>
                    <data>1.3460</data>
                    <data>742.9421MHz</data>
                    <data>0.0000</data>
                    <data>0.6730</data>
                    <data>16</data>
                    <data>0</data>
                    <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
                    <data>{ u_pll_1/u_gpll/CLKOUT0 }</data>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>330.0330MHz</data>
            <data>9.9798MHz</data>
            <data>97.172</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>193.8360MHz</data>
            <data>148.5001MHz</data>
            <data>1.575</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>452.6935MHz</data>
            <data>742.9421MHz</data>
            <data>-0.863</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>97.172</data>
            <data>0.000</data>
            <data>0</data>
            <data>14</data>
            <data>0.758</data>
            <data>0.000</data>
            <data>0</data>
            <data>14</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>-4.029</data>
            <data>-2040.121</data>
            <data>749</data>
            <data>749</data>
            <data>1.218</data>
            <data>0.000</data>
            <data>0</data>
            <data>749</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>1.575</data>
            <data>0.000</data>
            <data>0</data>
            <data>2651</data>
            <data>0.619</data>
            <data>0.000</data>
            <data>0</data>
            <data>2651</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>YES</data>
            <data>Timed</data>
            <data>-0.863</data>
            <data>-6.648</data>
            <data>8</data>
            <data>8</data>
            <data>1.809</data>
            <data>0.000</data>
            <data>0</data>
            <data>8</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 0 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (0.960, 0.960, 0.861, 0.861)</data>
                        <row>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk (net)</data>
                            <row>
                                <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (2.280, 2.280, 2.181, 2.181)</data>
                                <row>
                                    <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (148.50MHZ) (drive 894 loads)</data>
                                    <row>
                                        <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (2.344, 2.344, 2.245, 2.245)</data>
                                        <row>
                                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk (net)</data>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="113">sync_vg/de_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="62">sync_vg/h_count[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="90">sync_vg/hs_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="98">sync_vg/vs_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sync_vg.v" line_number="137">sync_vg/y_act[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_reg/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c1_q/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c1_reg/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/de_q/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/de_reg/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/din_q[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/dout[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n0q_m[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n0q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n0q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n0q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/n1d[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/n1d[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/n1d[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_b/n1d[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n1q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n1q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_b/n1q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/q_m_reg[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/cnt[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/cnt[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/cnt[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/cnt[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/cnt[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/din_q[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_g/dout[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n0q_m[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n0q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n0q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n0q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/n1d[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/n1d[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/n1d[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_g/n1d[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n1q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n1q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_g/n1q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_g/q_m_reg[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/cnt[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/cnt[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/cnt[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/cnt[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/cnt[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/din_q[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_r/dout[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n0q_m[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n0q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n0q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n0q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/n1d[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/n1d[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/n1d[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="41">u_dvi_transmitter/encoder_r/n1d[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n1q_m[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n1q_m[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="71">u_dvi_transmitter/encoder_r/n1q_m[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_r/q_m_reg[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_1/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/OCLKDIV (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (3.579, 3.579, 3.480, 3.480)</data>
                                                <row>
                                                    <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (742.94MHZ) (drive 16 loads)</data>
                                                    <row>
                                                        <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (3.643, 3.643, 3.544, 3.544)</data>
                                                        <row>
                                                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5 (net)</data>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_master/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/OCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                            <row>
                                                                <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_r/GTP_OSERDES_E2_data_slave/SERCLK (6.063, 6.063, 5.964, 5.964)</data>
                                                            </row>
                                                        </row>
                                                    </row>
                                                </row>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[19].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[20].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[22].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="205">video_display/de_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="205">video_display/hs_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="89">video_display/rom_addr[15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="103">video_display/rom_addr_previous[15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="117">video_display/rom_addr_sobel[15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="70">video_display/u_RGB2YCbCr/N28/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="73">video_display/u_RGB2YCbCr/N42/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/RGB2YCbCr.v" line_number="95">video_display/u_RGB2YCbCr/y1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="26">video_display/u_data_delay_inst/genblk1.data_delay[0][23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[1][23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[2][23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[3][23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][13]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][14]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][15]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][16]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][17]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][18]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][19]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][20]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][21]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][22]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/data_delay.v" line_number="36">video_display/u_data_delay_inst/genblk1.data_delay[4][23]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="210">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="200">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v" line_number="869">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v" line_number="869">video_display/u_matrix_3x3/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="210">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="200">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="153">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rwptr1[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="105">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wptr[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="170">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rwptr2[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buf.v" line_number="122">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wrptr2[12]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v" line_number="869">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKA (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../ipcore/fifo_line_buf/rtl/ipm2l_sdpram_v1_10_fifo_line_buf.v" line_number="869">video_display/u_matrix_3x3/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/CLKB (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix11[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix12[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix13[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix21[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix22[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix23[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix31[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix32[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="120">video_display/u_matrix_3x3/matrix33[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/video_data_1d[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="70">video_display/u_matrix_3x3/wr_fifo_en_1d/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="41">video_display/u_matrix_3x3/x_cnt[11]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/matrix_3x3.v" line_number="52">video_display/u_matrix_3x3/y_cnt[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="31">video_display/u_signal_delay/genblk1.de_delay[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.de_delay[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.de_delay[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.de_delay[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.de_delay[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="31">video_display/u_signal_delay/genblk1.hs_delay[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.hs_delay[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.hs_delay[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.hs_delay[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.hs_delay[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="31">video_display/u_signal_delay/genblk1.vs_delay[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.vs_delay[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.vs_delay[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.vs_delay[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/signal_delay.v" line_number="45">video_display/u_signal_delay/genblk1.vs_delay[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="90">video_display/u_sobel/gx_data[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="57">video_display/u_sobel/gx_temp2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="99">video_display/u_sobel/gy_data[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp1[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[0]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[1]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[2]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[3]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[4]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[5]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[6]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="71">video_display/u_sobel/gy_temp2[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="113">video_display/u_sobel/sobel_data_reg[7]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="113">video_display/u_sobel/sobel_data_reg[8]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="113">video_display/u_sobel/sobel_data_reg[9]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/sobel.v" line_number="113">video_display/u_sobel/sobel_data_reg[10]/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/video_display.v" line_number="205">video_display/vs_out/CLK (4.764, 4.764, 4.665, 4.665)</data>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                                <row>
                                    <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (9.98MHZ) (drive 14 loads)</data>
                                    <row>
                                        <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (2.346, 2.346, 2.247, 2.247)</data>
                                        <row>
                                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk (net)</data>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[1]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[2]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[7]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[8]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[9]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[10]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[11]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[12]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                            <row>
                                                <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[13]/CLK (4.766, 4.766, 4.667, 4.667)</data>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>-2.285</data>
            <data>-102.661</data>
            <data>48</data>
            <data>48</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>-0.863</data>
            <data>-6.648</data>
            <data>8</data>
            <data>8</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>1.575</data>
            <data>0.000</data>
            <data>0</data>
            <data>2606</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>97.172</data>
            <data>0.000</data>
            <data>0</data>
            <data>14</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>0.619</data>
            <data>0.000</data>
            <data>0</data>
            <data>2606</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>0.758</data>
            <data>0.000</data>
            <data>0</data>
            <data>14</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>1.218</data>
            <data>0.000</data>
            <data>0</data>
            <data>48</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>1.809</data>
            <data>0.000</data>
            <data>0</data>
            <data>8</data>
        </row>
    </table>
    <table id="synthesize_report_timing_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>-4.029</data>
            <data>-1937.460</data>
            <data>701</data>
            <data>701</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>5.584</data>
            <data>0.000</data>
            <data>0</data>
            <data>45</data>
        </row>
    </table>
    <table id="synthesize_report_timing_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>0.820</data>
            <data>0.000</data>
            <data>0</data>
            <data>45</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>1.882</data>
            <data>0.000</data>
            <data>0</data>
            <data>701</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>0.257</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>1.767</data>
            <data>0.000</data>
            <data>0</data>
            <data>894</data>
        </row>
        <row>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>49.901</data>
            <data>0.000</data>
            <data>0</data>
            <data>14</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>-2.285</data>
            <data>3</data>
            <data>36</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[0]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>2.265</data>
            <data>0.708 (31.3%)</data>
            <data>1.557 (68.7%)</data>
            <general_container>
                <data>Path #1: setup slack is -2.285(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1710.465" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_14/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">N42_14/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=36)</data>
                            <data>0.653</data>
                            <data>1710.241</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="53">rstn_out</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/x_act[0]_1/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.224</data>
                            <data>1710.465</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/x_act[0]_1/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1710.465</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/x_act[0]_1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[0]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1708.180" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[0]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1708.180</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-2.285</data>
            <data>3</data>
            <data>36</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[1]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>2.265</data>
            <data>0.708 (31.3%)</data>
            <data>1.557 (68.7%)</data>
            <general_container>
                <data>Path #2: setup slack is -2.285(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1710.465" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_14/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">N42_14/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=36)</data>
                            <data>0.653</data>
                            <data>1710.241</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="53">rstn_out</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/x_act[1]_1/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.224</data>
                            <data>1710.465</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/x_act[1]_1/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1710.465</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/x_act[1]_1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[1]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1708.180" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[1]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1708.180</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-2.285</data>
            <data>3</data>
            <data>36</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[2]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>2.265</data>
            <data>0.708 (31.3%)</data>
            <data>1.557 (68.7%)</data>
            <general_container>
                <data>Path #3: setup slack is -2.285(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1710.465" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_14/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">N42_14/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=36)</data>
                            <data>0.653</data>
                            <data>1710.241</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="53">rstn_out</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/x_act[2]_1/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.224</data>
                            <data>1710.465</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/x_act[2]_1/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1710.465</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/x_act[2]_1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[2]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1708.180" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="123">sync_vg/x_act[2]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>1708.180</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-0.863</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>1.346</data>
            <data>1.674</data>
            <data>0.354 (21.1%)</data>
            <data>1.320 (78.9%)</data>
            <general_container>
                <data>Path #4: setup slack is -0.863(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.737" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.354</data>
                            <data>6.417</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.737</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="52">u_dvi_transmitter/serializer_b/OSHIFTIN0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 6.874" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1.346</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>2.306</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>3.626</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.690</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>4.925</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>4.989</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>7.409</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>7.409</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>7.259</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.385</data>
                            <data>6.874</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-0.863</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>1.346</data>
            <data>1.674</data>
            <data>0.354 (21.1%)</data>
            <data>1.320 (78.9%)</data>
            <general_container>
                <data>Path #5: setup slack is -0.863(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.737" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.354</data>
                            <data>6.417</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.737</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="52">u_dvi_transmitter/serializer_clk/OSHIFTIN0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 6.874" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1.346</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>2.306</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>3.626</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.690</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>4.925</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>4.989</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>7.409</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>7.409</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>7.259</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.385</data>
                            <data>6.874</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-0.863</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>1.346</data>
            <data>1.674</data>
            <data>0.354 (21.1%)</data>
            <data>1.320 (78.9%)</data>
            <general_container>
                <data>Path #6: setup slack is -0.863(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.737" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.354</data>
                            <data>6.417</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.737</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="52">u_dvi_transmitter/serializer_g/OSHIFTIN0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 6.874" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1.346</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.346</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>2.306</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>3.626</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.690</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>4.925</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>4.989</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>7.409</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>7.409</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>7.259</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.385</data>
                            <data>6.874</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.575</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKA</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[0]</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>3.515</data>
            <data>1.813 (51.6%)</data>
            <data>1.702 (48.4%)</data>
            <general_container>
                <data>Path #7: setup slack is 1.575(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.279" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>1.664</data>
                            <data>6.428</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.428</data>
                            <data> </data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="173">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.149</data>
                            <data>6.577</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.702</data>
                            <data>8.279</data>
                            <data> </data>
                            <data file_id="../../design/video_display.v" line_number="54">video_display/rom_rd_data [16]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[0] (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 9.854" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-1.494</data>
                            <data>9.854</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.575</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKA</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[1]</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>3.515</data>
            <data>1.813 (51.6%)</data>
            <data>1.702 (48.4%)</data>
            <general_container>
                <data>Path #8: setup slack is 1.575(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.279" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>1.664</data>
                            <data>6.428</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.428</data>
                            <data> </data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="173">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [17]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.149</data>
                            <data>6.577</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.702</data>
                            <data>8.279</data>
                            <data> </data>
                            <data file_id="../../design/video_display.v" line_number="54">video_display/rom_rd_data [17]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[1] (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 9.854" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-1.494</data>
                            <data>9.854</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.575</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKA</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[2]</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>3.515</data>
            <data>1.813 (51.6%)</data>
            <data>1.702 (48.4%)</data>
            <general_container>
                <data>Path #9: setup slack is 1.575(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 8.279" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>1.664</data>
                            <data>6.428</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="616">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.428</data>
                            <data> </data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="173">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [18]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.149</data>
                            <data>6.577</data>
                            <data>r</data>
                            <data file_id="../ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v" line_number="425">video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.702</data>
                            <data>8.279</data>
                            <data> </data>
                            <data file_id="../../design/video_display.v" line_number="54">video_display/rom_rd_data [18]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/X[2] (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 9.854" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-1.494</data>
                            <data>9.854</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>97.172</data>
            <data>3</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>100.202</data>
            <data>2.744</data>
            <data>0.708 (25.8%)</data>
            <data>2.036 (74.2%)</data>
            <general_container>
                <data>Path #10: setup slack is 97.172(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.510" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.969</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.406</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>5.591</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>6.058</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>6.154</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>1.132</data>
                            <data>7.286</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">N45/I1 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.224</data>
                            <data>7.510</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">N45/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.510</data>
                            <data> </data>
                            <data object_valid="true">N45[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 104.682" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>100.202</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>101.162</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>102.482</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>102.548</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>104.968</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>104.968</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>104.818</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>104.682</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>98.749</data>
            <data>4</data>
            <data>4</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[13]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>100.202</data>
            <data>1.167</data>
            <data>0.678 (58.1%)</data>
            <data>0.489 (41.9%)</data>
            <general_container>
                <data>Path #11: setup slack is 98.749(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.933" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.969</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.458</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_1/I0 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.165</data>
                            <data>5.623</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_1/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.623</data>
                            <data> </data>
                            <data object_valid="true">_N1426</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_2/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.645</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_2/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.645</data>
                            <data> </data>
                            <data object_valid="true">_N1427</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.667</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.667</data>
                            <data> </data>
                            <data object_valid="true">_N1428</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_4/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.689</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_4/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.689</data>
                            <data> </data>
                            <data object_valid="true">_N1429</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.711</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.711</data>
                            <data> </data>
                            <data object_valid="true">_N1430</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.733</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.733</data>
                            <data> </data>
                            <data object_valid="true">_N1431</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_7/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.755</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_7/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.755</data>
                            <data> </data>
                            <data object_valid="true">_N1432</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_8/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.777</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_8/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.777</data>
                            <data> </data>
                            <data object_valid="true">_N1433</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_9/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.799</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_9/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.799</data>
                            <data> </data>
                            <data object_valid="true">_N1434</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_10/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.821</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_10/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.821</data>
                            <data> </data>
                            <data object_valid="true">_N1435</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_11/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.843</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_11/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.843</data>
                            <data> </data>
                            <data object_valid="true">_N1436</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_12/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.865</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_12/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.865</data>
                            <data> </data>
                            <data object_valid="true">_N1437</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_13/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.068</data>
                            <data>5.933</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_13/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.933</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12[13]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[13]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 104.682" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>100.202</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>101.162</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>102.482</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>102.548</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>104.968</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[13]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>104.968</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>104.818</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>104.682</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>98.771</data>
            <data>3</data>
            <data>4</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[12]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>100.202</data>
            <data>1.145</data>
            <data>0.656 (57.3%)</data>
            <data>0.489 (42.7%)</data>
            <general_container>
                <data>Path #12: setup slack is 98.771(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.911" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.969</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.458</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_1/I0 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.165</data>
                            <data>5.623</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_1/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.623</data>
                            <data> </data>
                            <data object_valid="true">_N1426</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_2/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.645</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_2/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.645</data>
                            <data> </data>
                            <data object_valid="true">_N1427</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.667</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.667</data>
                            <data> </data>
                            <data object_valid="true">_N1428</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_4/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.689</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_4/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.689</data>
                            <data> </data>
                            <data object_valid="true">_N1429</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.711</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.711</data>
                            <data> </data>
                            <data object_valid="true">_N1430</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.733</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.733</data>
                            <data> </data>
                            <data object_valid="true">_N1431</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_7/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.755</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_7/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.755</data>
                            <data> </data>
                            <data object_valid="true">_N1432</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_8/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.777</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_8/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.777</data>
                            <data> </data>
                            <data object_valid="true">_N1433</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_9/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.799</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_9/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.799</data>
                            <data> </data>
                            <data object_valid="true">_N1434</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_10/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.821</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_10/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.821</data>
                            <data> </data>
                            <data object_valid="true">_N1435</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_11/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.022</data>
                            <data>5.843</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_11/COUT (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.843</data>
                            <data> </data>
                            <data object_valid="true">_N1436</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_12/CIN (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.068</data>
                            <data>5.911</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_12/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.911</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12[12]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[12]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 104.682" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>100.202</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>100.202</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>101.162</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>102.482</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>102.548</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>104.968</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[12]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>104.968</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>104.818</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.136</data>
                            <data>104.682</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.619</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/video_display.v" line_number="205">video_display/hs_out/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.570</data>
            <data>0.185 (32.5%)</data>
            <data>0.385 (67.5%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.619(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.334" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/video_display.v" line_number="205">video_display/hs_out/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/video_display.v" line_number="205">video_display/hs_out/Q (GTP_DFF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.334</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="55">hs_out</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/D (GTP_DFF)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.715" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>4.715</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.619</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_reg/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.570</data>
            <data>0.185 (32.5%)</data>
            <data>0.385 (67.5%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.619(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.334" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_q/Q (GTP_DFF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.334</data>
                            <data> </data>
                            <data file_id="../../design/dvi_encoder.v" line_number="94">u_dvi_transmitter/encoder_b/c0_q</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_reg/D (GTP_DFF)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.715" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c0_reg/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>4.715</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.619</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/video_display.v" line_number="205">video_display/vs_out/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c1_q/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.570</data>
            <data>0.185 (32.5%)</data>
            <data>0.385 (67.5%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.619(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.334" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/video_display.v" line_number="205">video_display/vs_out/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/video_display.v" line_number="205">video_display/vs_out/Q (GTP_DFF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.385</data>
                            <data>5.334</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="54">vs_out</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c1_q/D (GTP_DFF)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.715" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="98">u_dvi_transmitter/encoder_b/c1_q/CLK (GTP_DFF)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.049</data>
                            <data>4.715</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.758</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.718</data>
            <data>0.281 (39.1%)</data>
            <data>0.437 (60.9%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.758(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.484" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.388</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[3]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/I0 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.484</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_3/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.484</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12[3]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.726" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[3]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.040</data>
                            <data>4.726</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.758</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.718</data>
            <data>0.281 (39.1%)</data>
            <data>0.437 (60.9%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.758(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.484" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.388</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/I0 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.484</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_5/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.484</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12[5]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.726" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[5]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.040</data>
                            <data>4.726</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.758</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/D</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.766</data>
            <data>4.766</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.718</data>
            <data>0.281 (39.1%)</data>
            <data>0.437 (60.9%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.758(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.484" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>5.388</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/I0 (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>5.484</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12_0_6/Z (GTP_LUT6CARRY)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.484</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="96">N12[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/D (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.726" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.766</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.040</data>
                            <data>4.726</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.218</data>
            <data>1</data>
            <data>13</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="113">sync_vg/de_out/R</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.323</data>
            <data>0.345 (26.1%)</data>
            <data>0.978 (73.9%)</data>
            <general_container>
                <data>Path #7: hold slack is 1.218(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.089" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.489</data>
                            <data>6.089</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/sync_vg.v" line_number="113">sync_vg/de_out/R (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.871" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="113">sync_vg/de_out/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.043</data>
                            <data>4.871</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.218</data>
            <data>1</data>
            <data>13</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="90">sync_vg/hs_out/R</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.323</data>
            <data>0.345 (26.1%)</data>
            <data>0.978 (73.9%)</data>
            <general_container>
                <data>Path #8: hold slack is 1.218(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.089" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.489</data>
                            <data>6.089</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/sync_vg.v" line_number="90">sync_vg/hs_out/R (GTP_DFF_R)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.871" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="90">sync_vg/hs_out/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.043</data>
                            <data>4.871</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.218</data>
            <data>1</data>
            <data>13</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[0]/R</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.323</data>
            <data>0.345 (26.1%)</data>
            <data>0.978 (73.9%)</data>
            <general_container>
                <data>Path #9: hold slack is 1.218(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.089" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=13)</data>
                            <data>0.489</data>
                            <data>6.089</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[0]/R (GTP_DFF_RE)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.871" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/sync_vg.v" line_number="76">sync_vg/v_count[0]/CLK (GTP_DFF_RE)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.043</data>
                            <data>4.871</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.809</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.671</data>
            <data>0.351 (21.0%)</data>
            <data>1.320 (79.0%)</data>
            <general_container>
                <data>Path #10: hold slack is 1.809(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.734" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.351</data>
                            <data>6.414</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.734</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="53">u_dvi_transmitter/serializer_b/OSHIFTIN1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.925" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.138</data>
                            <data>5.925</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.809</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.671</data>
            <data>0.351 (21.0%)</data>
            <data>1.320 (79.0%)</data>
            <general_container>
                <data>Path #11: hold slack is 1.809(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.734" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.351</data>
                            <data>6.414</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.734</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="53">u_dvi_transmitter/serializer_clk/OSHIFTIN1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.925" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.138</data>
                            <data>5.925</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.809</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK</data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>6.063</data>
            <data>6.063</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.671</data>
            <data>0.351 (21.0%)</data>
            <data>1.320 (79.0%)</data>
            <general_container>
                <data>Path #12: hold slack is 1.809(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.734" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.351</data>
                            <data>6.414</data>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>7.734</data>
                            <data> </data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="53">u_dvi_transmitter/serializer_g/OSHIFTIN1</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 5.925" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>1.235</data>
                            <data>3.579</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>3.643</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_1/pll_1.v" line_number="300">u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=16)</data>
                            <data>2.420</data>
                            <data>6.063</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="59">pix_clk_x5</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>6.063</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.138</data>
                            <data>5.925</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>-4.029</data>
            <data>2</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="73">video_display/u_RGB2YCbCr/N42/RSTP</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>3.455</data>
            <data>0.484 (14.0%)</data>
            <data>2.971 (86.0%)</data>
            <general_container>
                <data>Path #1: recovery slack is -4.029(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1711.655" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>2.067</data>
                            <data>1711.655</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="73">video_display/u_RGB2YCbCr/N42/RSTP (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1707.626" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="73">video_display/u_RGB2YCbCr/N42/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.690</data>
                            <data>1707.626</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-3.917</data>
            <data>2</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/RSTM</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>3.455</data>
            <data>0.484 (14.0%)</data>
            <data>2.971 (86.0%)</data>
            <general_container>
                <data>Path #2: recovery slack is -3.917(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1711.655" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>2.067</data>
                            <data>1711.655</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/RSTM (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1707.738" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="67">video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.578</data>
                            <data>1707.738</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>-3.917</data>
            <data>2</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK</data>
            <data file_id="../../design/RGB2YCbCr.v" line_number="70">video_display/u_RGB2YCbCr/N28/RSTM</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.268</data>
            <data>3.455</data>
            <data>0.484 (14.0%)</data>
            <data>2.971 (86.0%)</data>
            <general_container>
                <data>Path #3: recovery slack is -3.917(VIOLATED)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 1711.655" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.434</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.434</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.394</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.714</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>1705.780</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>1708.200</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>1708.403</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[6]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.437</data>
                            <data>1708.840</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[6]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">N42_10/I0 (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>1709.025</data>
                            <data>r</data>
                            <data object_valid="true">N42_10/Z (GTP_LUT4)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.467</data>
                            <data>1709.492</data>
                            <data> </data>
                            <data object_valid="true">_N2652</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I4 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.096</data>
                            <data>1709.588</data>
                            <data>r</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>2.067</data>
                            <data>1711.655</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="70">video_display/u_RGB2YCbCr/N28/RSTM (GTP_APM_E2)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1707.738" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>1703.702</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1703.702</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>1704.662</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>1705.982</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>1706.046</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>1708.466</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/RGB2YCbCr.v" line_number="70">video_display/u_RGB2YCbCr/N28/CLK (GTP_APM_E2)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>1708.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>1708.316</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.578</data>
                            <data>1707.738</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>5.584</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>0.774</data>
            <data>0.203 (26.2%)</data>
            <data>0.571 (73.8%)</data>
            <general_container>
                <data>Path #4: recovery slack is 5.584(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.538" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.967</data>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.538</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 11.122" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.226</data>
                            <data>11.122</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>5.584</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>0.774</data>
            <data>0.203 (26.2%)</data>
            <data>0.571 (73.8%)</data>
            <general_container>
                <data>Path #5: recovery slack is 5.584(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.538" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.967</data>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.538</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 11.122" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.226</data>
                            <data>11.122</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>5.584</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>6.734</data>
            <data>0.774</data>
            <data>0.203 (26.2%)</data>
            <data>0.571 (73.8%)</data>
            <general_container>
                <data>Path #6: recovery slack is 5.584(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.538" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.203</data>
                            <data>4.967</data>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.538</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 11.122" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>6.734</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>6.734</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>7.694</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>9.014</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>9.078</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>11.498</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>11.498</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.150</data>
                            <data>11.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>-0.226</data>
                            <data>11.122</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.820</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.756</data>
            <data>0.185 (24.5%)</data>
            <data>0.571 (75.5%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.820(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.520</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.700" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.700</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.820</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.756</data>
            <data>0.185 (24.5%)</data>
            <data>0.571 (75.5%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.820(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.520</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.700" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.700</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.820</data>
            <data>0</data>
            <data>45</data>
            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK</data>
            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/C</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.764</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.756</data>
            <data>0.185 (24.5%)</data>
            <data>0.571 (75.5%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.820(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.520" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.949</data>
                            <data>f</data>
                            <data file_id="../../design/asyn_rst_syn.v" line_number="24">u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=45)</data>
                            <data>0.571</data>
                            <data>5.520</data>
                            <data> </data>
                            <data file_id="../../design/dvi_transmitter_top.v" line_number="24">u_dvi_transmitter/reset</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.700" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/dvi_encoder.v" line_number="114">u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.700</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.882</data>
            <data>1</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[0]/P</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.966</data>
            <data>0.345 (17.5%)</data>
            <data>1.621 (82.5%)</data>
            <general_container>
                <data>Path #4: removal slack is 1.882(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.732" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>1.132</data>
                            <data>6.732</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[0]/P (GTP_DFF_P)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.850" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[0]/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.850</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.882</data>
            <data>1</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[1]/P</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.966</data>
            <data>0.345 (17.5%)</data>
            <data>1.621 (82.5%)</data>
            <general_container>
                <data>Path #5: removal slack is 1.882(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.732" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>1.132</data>
                            <data>6.732</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[1]/P (GTP_DFF_P)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.850" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[1]/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.850</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.882</data>
            <data>1</data>
            <data>700</data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK</data>
            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[2]/P</data>
            <data/>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>rise-rise</data>
            <data>-0.002</data>
            <data>4.766</data>
            <data>4.764</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.966</data>
            <data>0.345 (17.5%)</data>
            <data>1.621 (82.5%)</data>
            <general_container>
                <data>Path #6: removal slack is 1.882(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.732" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.066</data>
                            <data>2.346</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>2.420</data>
                            <data>4.766</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="60">cfg_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/CLK (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>4.951</data>
                            <data>f</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[4]/Q (GTP_DFF_R)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.489</data>
                            <data>5.440</data>
                            <data> </data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="65">rstn_1ms[4]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">sync_vg/N0_cpy/I0 (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.160</data>
                            <data>5.600</data>
                            <data>f</data>
                            <data object_valid="true">sync_vg/N0_cpy/Z (GTP_LUT6)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=700)</data>
                            <data>1.132</data>
                            <data>6.732</data>
                            <data> </data>
                            <data object_valid="true">sync_vg/N0_cpy_rnmt</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[2]/P (GTP_DFF_P)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.850" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.960</data>
                            <data>0.960</data>
                            <data>r</data>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.320</data>
                            <data>2.280</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="25">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>0.064</data>
                            <data>2.344</data>
                            <data>r</data>
                            <data file_id="../ipcore/pll_0/pll_0.v" line_number="302">u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=895)</data>
                            <data>2.420</data>
                            <data>4.764</data>
                            <data/>
                            <data file_id="../../design/hdmi_picture_sobel.v" line_number="58">pix_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../design/video_display.v" line_number="75">video_display/pixel_data[2]/CLK (GTP_DFF_P)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.764</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.150</data>
                            <data>4.914</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>4.850</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>0.257</data>
            <data>0.673</data>
            <data>0.416</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK</data>
        </row>
        <row>
            <data>0.257</data>
            <data>0.673</data>
            <data>0.416</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK</data>
        </row>
        <row>
            <data>0.257</data>
            <data>0.673</data>
            <data>0.416</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/SERCLK</data>
        </row>
        <row>
            <data>1.767</data>
            <data>3.367</data>
            <data>1.600</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV</data>
        </row>
        <row>
            <data>1.767</data>
            <data>3.367</data>
            <data>1.600</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="42">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV</data>
        </row>
        <row>
            <data>1.767</data>
            <data>3.367</data>
            <data>1.600</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/serializer_10_to_1.v" line_number="87">u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLKDIV</data>
        </row>
        <row>
            <data>49.901</data>
            <data>50.101</data>
            <data>0.200</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK</data>
        </row>
        <row>
            <data>49.901</data>
            <data>50.101</data>
            <data>0.200</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[0]/CLK</data>
        </row>
        <row>
            <data>49.901</data>
            <data>50.101</data>
            <data>0.200</data>
            <data>sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../design/hdmi_picture_sobel.v" line_number="87">rstn_1ms[1]/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 695 of 17800 (3.90%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 695
Total Registers: 797 of 35600 (2.24%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 50.0 of 55 (90.91%)

APMs:
Total APMs = 3.00 of 80 (3.75%)

Total I/O ports = 9 of 150 (6.00%)
</data>
        </comment>
        <row>
            <data>GTP_APM_E2                   </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_DFF                    </data>
            <data>116</data>
        </row>
        <row>
            <data>GTP_DFF_C                  </data>
            <data>524</data>
        </row>
        <row>
            <data>GTP_DFF_CE                  </data>
            <data>95</data>
        </row>
        <row>
            <data>GTP_DFF_P                   </data>
            <data>23</data>
        </row>
        <row>
            <data>GTP_DFF_R                   </data>
            <data>28</data>
        </row>
        <row>
            <data>GTP_DFF_RE                  </data>
            <data>11</data>
        </row>
        <row>
            <data>GTP_DRM36K_E1               </data>
            <data>50</data>
        </row>
        <row>
            <data>GTP_GPLL                     </data>
            <data>2</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT2                    </data>
            <data>11</data>
        </row>
        <row>
            <data>GTP_LUT3                    </data>
            <data>19</data>
        </row>
        <row>
            <data>GTP_LUT4                    </data>
            <data>44</data>
        </row>
        <row>
            <data>GTP_LUT5                    </data>
            <data>45</data>
        </row>
        <row>
            <data>GTP_LUT6                   </data>
            <data>113</data>
        </row>
        <row>
            <data>GTP_LUT6CARRY              </data>
            <data>321</data>
        </row>
        <row>
            <data>GTP_LUT6D                  </data>
            <data>141</data>
        </row>
        <row>
            <data>GTP_OSERDES_E2               </data>
            <data>8</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_OUTBUFDS               </data>
            <data>4</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/21_HDMI_picture_sobel/constraint/21_HDMI_picture_sobel.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:10s</data>
            <data>0h:0m:11s</data>
            <data>0h:0m:13s</data>
            <data>336</data>
            <data>WINDOWS 10 x86_64</data>
            <data>Unknown</data>
            <data>31</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/21_HDMI_picture_sobel/constraint/21_HDMI_picture_sobel.fdc(line number: 9)] | Port tmds_data_n[1] has been placed at location K15, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/21_HDMI_picture_sobel/constraint/21_HDMI_picture_sobel.fdc(line number: 27)] | Port tmds_data_p[1] has been placed at location J14, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll_0/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll_0/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_pll_1/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on sync_vg/N99 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on sync_vg/N110 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on sync_vg/N112 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst rgb_b_m0[15:0] at 13 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on video_display/u_RGB2YCbCr/rgb_b_m0[15:0] (bmsWIDEDFFCPE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst rgb_g_m0[15:0] at 0 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on video_display/u_RGB2YCbCr/rgb_g_m0[15:0] (bmsWIDEDFFCPE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst rgb_r_m0[15:0] at 15 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on video_display/u_RGB2YCbCr/rgb_r_m0[15:0] (bmsWIDEDFFCPE).</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rd_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wr_water_level[12:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_q that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_dvi_transmitter/encoder_g/c0_q (bmsWIDEDFFRSE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_q that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_dvi_transmitter/encoder_g/c1_q (bmsWIDEDFFRSE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_q that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_dvi_transmitter/encoder_r/c0_q (bmsWIDEDFFRSE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_q that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_dvi_transmitter/encoder_r/c1_q (bmsWIDEDFFRSE).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c0_reg that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/c1_reg that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c0_reg that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/c1_reg that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="4">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q</data>
        </row>
        <row>
            <data message="4">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_q that is redundant to u_dvi_transmitter/encoder_b/de_q</data>
        </row>
        <row>
            <data message="4">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_g/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg</data>
        </row>
        <row>
            <data message="4">Removed bmsWIDEDFFRSE inst u_dvi_transmitter/encoder_r/de_reg that is redundant to u_dvi_transmitter/encoder_b/de_reg</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst rstn_1ms[15:0] at 14 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFRSE inst sync_vg/v_count[11:0] at 11 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst video_display/u_matrix_3x3/y_cnt[11:0] at 11 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'rstn_1ms[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'rstn_1ms[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'sync_vg/y_act[0]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'sync_vg/y_act[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'sync_vg/v_count[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_sobel/sobel_data_reg[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'video_display/u_matrix_3x3/y_cnt[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="4">Removed GTP_DFF inst u_dvi_transmitter/encoder_b/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_b/n0q_m[0]</data>
        </row>
        <row>
            <data message="4">Removed GTP_DFF inst u_dvi_transmitter/encoder_g/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_g/n0q_m[0]</data>
        </row>
        <row>
            <data message="4">Removed GTP_DFF inst u_dvi_transmitter/encoder_r/n1q_m[0] that is redundant to u_dvi_transmitter/encoder_r/n0q_m[0]</data>
        </row>
        <row>
            <data message="5">prevent name conflict by renaming net sync_vg/N0_cpy to sync_vg/N0_cpy_rnmt</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L25H-6MBG325</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>hdmi_picture_sobel</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>