;redcode
;assert 1
	SPL 0, -835
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @200
	SUB 2, @0
	SUB @0, -50
	SUB 12, @10
	SUB 12, @10
	SUB @0, -50
	SUB #100, 23
	SUB #100, 23
	SUB 12, @10
	MOV -7, <-20
	SPL 1, @-1
	SLT -10, 2
	SUB @127, 106
	SUB 0, @5
	SUB <0, 5
	ADD 12, @11
	SLT #0, 83
	MOV @121, 106
	SPL 0, -835
	SUB 0, @5
	SUB 0, @5
	SLT 721, 0
	DJN <0, -50
	JMZ 0, @402
	SUB 210, 80
	MOV @121, 106
	SPL @9, @-1
	JMP 100, 9
	SUB @121, 103
	SUB #100, 23
	JMP 100, 9
	SLT 721, 0
	MOV @121, 106
	SLT 721, 0
	MOV -7, <-20
	JMZ 0, @402
	DJN <0, -50
	DJN -7, @-20
	SUB 12, @10
	DJN -1, @-20
	SPL 0, -835
	SUB #100, 23
	SUB @127, 103
	CMP #72, @200
	DJN -1, @-20
	SUB 0, @5
	JMN @72, #200
