// Seed: 3990069199
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd60,
    parameter id_5 = 32'd63,
    parameter id_7 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout supply0 id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout tri0 id_10;
  input wire id_9;
  input wire id_8;
  inout wire _id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire _id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_14 = -1;
  tri0 id_18 = -1 - id_17;
  logic [id_5 : id_4  *  -1  +  id_7] id_19;
  ;
  assign id_10 = -1;
endmodule
