#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f810ac6f170 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7f810ac93880_0 .var "clk", 0 0;
v0x7f810ac93910_0 .var "fault", 0 0;
v0x7f810ac939a0_0 .var "irq", 0 0;
v0x7f810ac93a30_0 .var "reset", 0 0;
v0x7f810ac93ac0_0 .var "uart_rx", 0 0;
S_0x7f810ac677c0 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7f810ac6f170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
L_0x7f810ac991c0 .functor NOT 1, v0x7f810ac93a30_0, C4<0>, C4<0>, C4<0>;
L_0x7f810ac99370 .functor NOT 1, v0x7f810ac8ce70_0, C4<0>, C4<0>, C4<0>;
L_0x7f810ac99420 .functor NOT 1, v0x7f810ac8cd20_0, C4<0>, C4<0>, C4<0>;
v0x7f810ac92550_0 .net "CPUaddr", 15 0, L_0x7f810ac98a80;  1 drivers
v0x7f810ac8f230_0 .net "CPUread", 15 0, L_0x7f810ac95680;  1 drivers
v0x7f810ac92640_0 .net "CPUwrite", 15 0, L_0x7f810ac98920;  1 drivers
v0x7f810ac92710_0 .net "RAMaddr", 15 0, L_0x7f810ac94b00;  1 drivers
v0x7f810ac927e0_0 .net "RAMbe", 1 0, v0x7f810ac8c8c0_0;  1 drivers
v0x7f810ac928f0_0 .net "RAMread", 15 0, L_0x7f810ac99150;  1 drivers
v0x7f810ac929c0_0 .net "RAMwe", 0 0, v0x7f810ac8ca20_0;  1 drivers
v0x7f810ac92a90_0 .net "RAMwrite", 15 0, L_0x7f810ac93bd0;  1 drivers
v0x7f810ac92b60_0 .net "UARTaddr", 2 0, L_0x7f810ac95120;  1 drivers
v0x7f810ac92c70_0 .var "UARTce", 0 0;
v0x7f810ac92d00_0 .net "UARTre", 0 0, v0x7f810ac8cd20_0;  1 drivers
v0x7f810ac92d90_0 .net "UARTread", 7 0, v0x7f810ac91d90_0;  1 drivers
v0x7f810ac92e60_0 .net "UARTwe", 0 0, v0x7f810ac8ce70_0;  1 drivers
v0x7f810ac92ef0_0 .net "UARTwrite", 7 0, L_0x7f810ac93c40;  1 drivers
v0x7f810ac92fc0_0 .net "be", 0 0, L_0x7f810ac982a0;  1 drivers
v0x7f810ac93050_0 .net "clock_50_b7a", 0 0, v0x7f810ac93880_0;  1 drivers
v0x7f810ac931e0_0 .net "intr", 0 0, v0x7f810ac939a0_0;  1 drivers
v0x7f810ac93370_0 .net "not_UARTre", 0 0, L_0x7f810ac99420;  1 drivers
v0x7f810ac93400_0 .net "not_UARTwe", 0 0, L_0x7f810ac99370;  1 drivers
v0x7f810ac93490_0 .net "not_reset", 0 0, L_0x7f810ac991c0;  1 drivers
v0x7f810ac93520_0 .net "re", 0 0, v0x7f810ac85bc0_0;  1 drivers
v0x7f810ac935b0_0 .net "reset", 0 0, v0x7f810ac93a30_0;  1 drivers
v0x7f810ac93640_0 .net "trap", 0 0, v0x7f810ac93910_0;  1 drivers
v0x7f810ac936d0_0 .net "uart_rx", 0 0, v0x7f810ac93ac0_0;  1 drivers
v0x7f810ac93760_0 .net "uart_tx", 0 0, v0x7f810ac92160_0;  1 drivers
v0x7f810ac937f0_0 .net "we", 0 0, L_0x7f810ac98a10;  1 drivers
S_0x7f810ac673f0 .scope module, "cpu" "cpu" 3 39, 4 2 0, S_0x7f810ac677c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "clk"
P_0x7f810ac74660 .param/l "DECODE" 0 4 30, C4<0011>;
P_0x7f810ac746a0 .param/l "DECODEM" 0 4 30, C4<0100>;
P_0x7f810ac746e0 .param/l "EXEC" 0 4 30, C4<0111>;
P_0x7f810ac74720 .param/l "EXECM" 0 4 30, C4<1000>;
P_0x7f810ac74760 .param/l "FETCH" 0 4 30, C4<0001>;
P_0x7f810ac747a0 .param/l "FETCHM" 0 4 30, C4<0010>;
P_0x7f810ac747e0 .param/l "IVEC" 0 4 215, C4<0000000000000100>;
P_0x7f810ac74820 .param/l "READ" 0 4 30, C4<0101>;
P_0x7f810ac74860 .param/l "READM" 0 4 30, C4<0110>;
P_0x7f810ac748a0 .param/l "sCR_INIT" 0 4 215, C4<0000000000000010>;
P_0x7f810ac748e0 .param/l "uCR_INIT" 0 4 215, C4<0000000000001000>;
L_0x7f810ac98750 .functor OR 1, L_0x7f810ac97880, v0x7f810ac8aa10_0, C4<0>, C4<0>;
L_0x7f810ac987c0 .functor BUFZ 16, v0x7f810ac837d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f810ac98870 .functor BUFZ 16, v0x7f810ac837d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f810ac98920 .functor BUFZ 16, v0x7f810ac832c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f810ac98a10 .functor BUFZ 1, L_0x7f810ac97bd0, C4<0>, C4<0>, C4<0>;
L_0x7f810ac98a80 .functor BUFZ 16, v0x7f810ac82c60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f810ac98b30 .functor NOT 1, L_0x7f810ac98be0, C4<0>, C4<0>, C4<0>;
L_0x7f810ac98cc0 .functor OR 1, v0x7f810ac8bad0_0, L_0x7f810ac98110, C4<0>, C4<0>;
L_0x7f810ac98d30 .functor AND 1, L_0x7f810ac98b30, L_0x7f810ac98cc0, C4<1>, C4<1>;
v0x7f810ac88c00_0 .net "ALUfunc", 2 0, L_0x7f810ac97230;  1 drivers
v0x7f810ac88cd0_0 .net "ALUout", 15 0, v0x7f810ac837d0_0;  1 drivers
v0x7f810ac88d60_0 .var "CRin", 15 0;
v0x7f810ac88df0_0 .net "CRout", 15 0, L_0x7f810ac99070;  1 drivers
v0x7f810ac88e80_0 .net "IRimm", 15 0, v0x7f810ac856f0_0;  1 drivers
v0x7f810ac88f50_0 .net "IRout", 15 0, v0x7f810ac825f0_0;  1 drivers
v0x7f810ac89020_0 .net "MARin", 15 0, L_0x7f810ac98870;  1 drivers
v0x7f810ac890b0_0 .net "MARout", 15 0, v0x7f810ac82c60_0;  1 drivers
v0x7f810ac89160_0 .var "MDRin", 15 0;
v0x7f810ac89290_0 .net "MDRout", 15 0, v0x7f810ac832c0_0;  1 drivers
v0x7f810ac89320_0 .var "PC", 15 0;
v0x7f810ac893b0_0 .var "R1", 15 0;
v0x7f810ac89450_0 .var "R2", 15 0;
v0x7f810ac89500_0 .var "R3", 15 0;
v0x7f810ac895b0_0 .var "R4", 15 0;
v0x7f810ac89660_0 .var "R5", 15 0;
v0x7f810ac89710_0 .var "R6", 15 0;
v0x7f810ac898c0_0 .net "RAMaddr", 15 0, L_0x7f810ac98a80;  alias, 1 drivers
v0x7f810ac89970_0 .net "RAMin", 15 0, L_0x7f810ac98920;  alias, 1 drivers
v0x7f810ac89a20_0 .net "RAMout", 15 0, L_0x7f810ac95680;  alias, 1 drivers
v0x7f810ac89ae0_0 .net "UART_intr", 0 0, v0x7f810ac939a0_0;  alias, 1 drivers
v0x7f810ac89b70_0 .net *"_s13", 0 0, L_0x7f810ac98be0;  1 drivers
v0x7f810ac89c00_0 .net *"_s16", 31 0, L_0x7f810ac98e70;  1 drivers
L_0x106acd248 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f810ac89c90_0 .net *"_s19", 30 0, L_0x106acd248;  1 drivers
L_0x106acd290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f810ac89d20_0 .net/2u *"_s20", 31 0, L_0x106acd290;  1 drivers
v0x7f810ac89db0_0 .net *"_s22", 0 0, L_0x7f810ac98f90;  1 drivers
v0x7f810ac89e50_0 .var "bank", 0 0;
v0x7f810ac89ef0_0 .net "be", 0 0, L_0x7f810ac982a0;  alias, 1 drivers
v0x7f810ac89fa0_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac8a030_0 .net "cond", 2 0, v0x7f810ac87010_0;  1 drivers
v0x7f810ac8a0e0_0 .net "cond_chk", 0 0, L_0x7f810ac96d70;  1 drivers
v0x7f810ac8a190_0 .var "deassert_trap", 0 0;
v0x7f810ac8a240_0 .net "decr_sp", 0 0, L_0x7f810ac97ed0;  1 drivers
v0x7f810ac897c0_0 .net "fault", 0 0, v0x7f810ac88560_0;  1 drivers
v0x7f810ac8a4d0_0 .net "hlt", 0 0, v0x7f810ac85440_0;  1 drivers
v0x7f810ac8a560_0 .net "incr_pc", 0 0, L_0x7f810ac98110;  1 drivers
v0x7f810ac8a610_0 .net "incr_pc_out", 0 0, L_0x7f810ac98d30;  1 drivers
v0x7f810ac8a6a0_0 .net "incr_pc_temp", 0 0, L_0x7f810ac98cc0;  1 drivers
v0x7f810ac8a730_0 .net "incr_sp", 0 0, L_0x7f810ac98470;  1 drivers
v0x7f810ac8a7e0_0 .net "ir_load", 0 0, L_0x7f810ac96e10;  1 drivers
v0x7f810ac8a8b0_0 .net "irq", 0 0, v0x7f810ac885f0_0;  1 drivers
v0x7f810ac8a980_0 .net "loadneg", 0 0, L_0x7f810ac98b30;  1 drivers
v0x7f810ac8aa10_0 .var "mar_force", 0 0;
v0x7f810ac8aaa0_0 .net "mar_load", 0 0, L_0x7f810ac98750;  1 drivers
v0x7f810ac8ab30_0 .net "mar_load_decoder", 0 0, L_0x7f810ac97880;  1 drivers
v0x7f810ac8abc0_0 .net "mdr_load", 0 0, L_0x7f810ac97780;  1 drivers
v0x7f810ac8ac90_0 .net "mdrs", 1 0, L_0x7f810ac96af0;  1 drivers
v0x7f810ac8ad20_0 .var "op0", 15 0;
v0x7f810ac8add0_0 .net "op0s", 1 0, L_0x7f810ac96b90;  1 drivers
v0x7f810ac8ae80_0 .var "op1", 15 0;
v0x7f810ac8af30_0 .net "op1s", 1 0, L_0x7f810ac96f20;  1 drivers
v0x7f810ac8afe0_0 .net "page_fault", 0 0, v0x7f810ac93910_0;  alias, 1 drivers
v0x7f810ac8b090_0 .net "ram_load", 0 0, L_0x7f810ac97bd0;  1 drivers
v0x7f810ac8b140_0 .net "re", 0 0, v0x7f810ac85bc0_0;  alias, 1 drivers
v0x7f810ac8b1f0_0 .net "reg_load", 0 0, L_0x7f810ac97d80;  1 drivers
v0x7f810ac8b280_0 .var "regr0", 15 0;
v0x7f810ac8b310_0 .net "regr0s", 2 0, v0x7f810ac85c60_0;  1 drivers
v0x7f810ac8b3c0_0 .var "regr1", 15 0;
v0x7f810ac8b450_0 .net "regr1s", 2 0, v0x7f810ac85e10_0;  1 drivers
v0x7f810ac8b500_0 .net "regw", 15 0, L_0x7f810ac987c0;  1 drivers
v0x7f810ac8b590_0 .net "regws", 2 0, v0x7f810ac85ec0_0;  1 drivers
v0x7f810ac8b640_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
v0x7f810ac8b6d0_0 .net "reti", 0 0, L_0x7f810ac97160;  1 drivers
v0x7f810ac8b780_0 .var "sCR", 15 0;
v0x7f810ac8b810_0 .var "sPC", 15 0;
v0x7f810ac8a2e0_0 .var "sR1", 15 0;
v0x7f810ac8a390_0 .var "sR2", 15 0;
v0x7f810ac8a440_0 .var "sR3", 15 0;
v0x7f810ac8b8c0_0 .var "sR4", 15 0;
v0x7f810ac8b970_0 .var "sR5", 15 0;
v0x7f810ac8ba20_0 .var "sR6", 15 0;
v0x7f810ac8bad0_0 .var "skip", 0 0;
v0x7f810ac8bb70_0 .net "state", 3 0, v0x7f810ac87cc0_0;  1 drivers
v0x7f810ac8bc30_0 .net "syscall", 0 0, L_0x7f810ac97000;  1 drivers
v0x7f810ac8bce0_0 .net "trapnr", 3 0, v0x7f810ac889a0_0;  1 drivers
v0x7f810ac8bd90_0 .var "uCR", 15 0;
v0x7f810ac8be20_0 .net "we", 0 0, L_0x7f810ac98a10;  alias, 1 drivers
E_0x7f810ac1f9f0/0 .event edge, v0x7f810ac89e50_0, v0x7f810ac85c60_0, v0x7f810ac893b0_0, v0x7f810ac89450_0;
E_0x7f810ac1f9f0/1 .event edge, v0x7f810ac89500_0, v0x7f810ac895b0_0, v0x7f810ac89660_0, v0x7f810ac89710_0;
E_0x7f810ac1f9f0/2 .event edge, v0x7f810ac89320_0, v0x7f810ac85e10_0, v0x7f810ac8a2e0_0, v0x7f810ac8a390_0;
E_0x7f810ac1f9f0/3 .event edge, v0x7f810ac8a440_0, v0x7f810ac8b8c0_0, v0x7f810ac8b970_0, v0x7f810ac8ba20_0;
E_0x7f810ac1f9f0/4 .event edge, v0x7f810ac8b810_0;
E_0x7f810ac1f9f0 .event/or E_0x7f810ac1f9f0/0, E_0x7f810ac1f9f0/1, E_0x7f810ac1f9f0/2, E_0x7f810ac1f9f0/3, E_0x7f810ac1f9f0/4;
E_0x7f810ac04ec0/0 .event edge, v0x7f810ac858b0_0, v0x7f810ac856f0_0, v0x7f810ac824c0_0, v0x7f810ac837d0_0;
E_0x7f810ac04ec0/1 .event edge, v0x7f810ac85a10_0, v0x7f810ac8b280_0, v0x7f810ac8b3c0_0, v0x7f810ac832c0_0;
E_0x7f810ac04ec0/2 .event edge, v0x7f810ac85aa0_0, v0x7f810ac85300_0, v0x7f810ac87010_0;
E_0x7f810ac04ec0 .event/or E_0x7f810ac04ec0/0, E_0x7f810ac04ec0/1, E_0x7f810ac04ec0/2;
L_0x7f810ac98be0 .part v0x7f810ac87cc0_0, 0, 1;
L_0x7f810ac98e70 .concat [ 1 31 0 0], v0x7f810ac89e50_0, L_0x106acd248;
L_0x7f810ac98f90 .cmp/eq 32, L_0x7f810ac98e70, L_0x106acd290;
L_0x7f810ac99070 .functor MUXZ 16, v0x7f810ac8b780_0, v0x7f810ac8bd90_0, L_0x7f810ac98f90, C4<>;
S_0x7f810ac1cbb0 .scope module, "IR" "register" 4 102, 5 1 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f810ac05640_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac824c0_0 .net "in", 15 0, L_0x7f810ac95680;  alias, 1 drivers
v0x7f810ac82560_0 .net "load", 0 0, L_0x7f810ac96e10;  alias, 1 drivers
v0x7f810ac825f0_0 .var "out", 15 0;
v0x7f810ac82690_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
E_0x7f810ac054d0 .event negedge, v0x7f810ac05640_0;
S_0x7f810ac827f0 .scope module, "MAR" "register_posedge" 4 94, 6 1 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f810ac82a50_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac82b10_0 .net "in", 15 0, L_0x7f810ac98870;  alias, 1 drivers
v0x7f810ac82bb0_0 .net "load", 0 0, L_0x7f810ac98750;  alias, 1 drivers
v0x7f810ac82c60_0 .var "out", 15 0;
v0x7f810ac82d10_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
E_0x7f810ac82a20 .event posedge, v0x7f810ac05640_0;
S_0x7f810ac82e50 .scope module, "MDR" "register_posedge" 4 83, 6 1 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7f810ac830a0_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac83170_0 .net "in", 15 0, v0x7f810ac89160_0;  1 drivers
v0x7f810ac83210_0 .net "load", 0 0, L_0x7f810ac97780;  alias, 1 drivers
v0x7f810ac832c0_0 .var "out", 15 0;
v0x7f810ac83360_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
S_0x7f810ac834d0 .scope module, "alu" "alu" 4 115, 7 1 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7f810ac83710_0 .net "f", 2 0, L_0x7f810ac97230;  alias, 1 drivers
v0x7f810ac837d0_0 .var "out", 15 0;
v0x7f810ac83880_0 .net "x", 15 0, v0x7f810ac8ad20_0;  1 drivers
v0x7f810ac83940_0 .net "y", 15 0, v0x7f810ac8ae80_0;  1 drivers
E_0x7f810ac05890 .event edge, v0x7f810ac83710_0, v0x7f810ac83880_0, v0x7f810ac83940_0;
S_0x7f810ac83a50 .scope module, "decoder" "decoder" 4 32, 8 4 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "DECR_SP"
    .port_info 8 /OUTPUT 1 "INCR_SP"
    .port_info 9 /OUTPUT 1 "BE"
    .port_info 10 /OUTPUT 1 "RE"
    .port_info 11 /OUTPUT 3 "REGR0S"
    .port_info 12 /OUTPUT 3 "REGR1S"
    .port_info 13 /OUTPUT 3 "REGWS"
    .port_info 14 /OUTPUT 2 "OP0S"
    .port_info 15 /OUTPUT 2 "OP1S"
    .port_info 16 /OUTPUT 16 "IRimm"
    .port_info 17 /OUTPUT 2 "MDRS"
    .port_info 18 /OUTPUT 3 "ALUfunc"
    .port_info 19 /OUTPUT 1 "COND_CHK"
    .port_info 20 /OUTPUT 3 "cond"
    .port_info 21 /OUTPUT 4 "state"
    .port_info 22 /INPUT 1 "reset"
    .port_info 23 /OUTPUT 1 "HLT"
    .port_info 24 /INPUT 1 "fault_r"
    .port_info 25 /INPUT 1 "irq_r"
    .port_info 26 /OUTPUT 1 "SYSCALL"
    .port_info 27 /OUTPUT 1 "RETI"
    .port_info 28 /INPUT 1 "clk"
P_0x7f810b000000 .param/l "ARG0" 0 8 54, +C4<00000000000000000000000000001000>;
P_0x7f810b000040 .param/l "ARG1" 0 8 54, +C4<00000000000000000000000000001001>;
P_0x7f810b000080 .param/l "ARG2" 0 8 54, +C4<00000000000000000000000000001100>;
P_0x7f810b0000c0 .param/l "DECODE" 0 8 53, C4<0011>;
P_0x7f810b000100 .param/l "DECODEM" 0 8 53, C4<0100>;
P_0x7f810b000140 .param/l "EXEC" 0 8 53, C4<0111>;
P_0x7f810b000180 .param/l "EXECM" 0 8 53, C4<1000>;
P_0x7f810b0001c0 .param/l "FETCH" 0 8 53, C4<0001>;
P_0x7f810b000200 .param/l "FETCHM" 0 8 53, C4<0010>;
P_0x7f810b000240 .param/l "IMM10" 0 8 55, +C4<00000000000000000000000000000001>;
P_0x7f810b000280 .param/l "IMM13" 0 8 55, +C4<00000000000000000000000000000010>;
P_0x7f810b0002c0 .param/l "IMM4" 0 8 55, +C4<00000000000000000000000000000101>;
P_0x7f810b000300 .param/l "IMM7" 0 8 55, +C4<00000000000000000000000000000000>;
P_0x7f810b000340 .param/l "IMM7U" 0 8 55, +C4<00000000000000000000000000000100>;
P_0x7f810b000380 .param/l "IMMIR" 0 8 55, +C4<00000000000000000000000000000011>;
P_0x7f810b0003c0 .param/l "READ" 0 8 53, C4<0101>;
P_0x7f810b000400 .param/l "READM" 0 8 53, C4<0110>;
P_0x7f810b000440 .param/l "TGT" 0 8 54, +C4<00000000000000000000000000001010>;
P_0x7f810b000480 .param/l "TGT2" 0 8 54, +C4<00000000000000000000000000001011>;
L_0x7f810ac97370 .functor NOT 1, L_0x7f810ac97660, C4<0>, C4<0>, C4<0>;
L_0x7f810ac97880 .functor AND 1, L_0x7f810ac975c0, L_0x7f810ac97510, C4<1>, C4<1>;
L_0x7f810ac96e10 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac97b30, C4<1>, C4<1>;
L_0x7f810ac97780 .functor AND 1, L_0x7f810ac975c0, L_0x7f810ac97ce0, C4<1>, C4<1>;
L_0x7f810ac97d80 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac97df0, C4<1>, C4<1>;
L_0x7f810ac97bd0 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac98070, C4<1>, C4<1>;
L_0x7f810ac98110 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac981c0, C4<1>, C4<1>;
L_0x7f810ac97ed0 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac983d0, C4<1>, C4<1>;
L_0x7f810ac98470 .functor AND 1, L_0x7f810ac97370, L_0x7f810ac98570, C4<1>, C4<1>;
v0x7f810ac851c0_0 .net "ALUfunc", 2 0, L_0x7f810ac97230;  alias, 1 drivers
v0x7f810ac85270_0 .net "BE", 0 0, L_0x7f810ac982a0;  alias, 1 drivers
v0x7f810ac85300_0 .net "COND_CHK", 0 0, L_0x7f810ac96d70;  alias, 1 drivers
v0x7f810ac853b0_0 .net "DECR_SP", 0 0, L_0x7f810ac97ed0;  alias, 1 drivers
v0x7f810ac85440_0 .var "HLT", 0 0;
v0x7f810ac85520_0 .net "INCR_PC", 0 0, L_0x7f810ac98110;  alias, 1 drivers
v0x7f810ac855c0_0 .net "INCR_SP", 0 0, L_0x7f810ac98470;  alias, 1 drivers
v0x7f810ac85660_0 .net "IR_LOAD", 0 0, L_0x7f810ac96e10;  alias, 1 drivers
v0x7f810ac856f0_0 .var "IRimm", 15 0;
v0x7f810ac85810_0 .net "MAR_LOAD", 0 0, L_0x7f810ac97880;  alias, 1 drivers
v0x7f810ac858b0_0 .net "MDRS", 1 0, L_0x7f810ac96af0;  alias, 1 drivers
v0x7f810ac85960_0 .net "MDR_LOAD", 0 0, L_0x7f810ac97780;  alias, 1 drivers
v0x7f810ac85a10_0 .net "OP0S", 1 0, L_0x7f810ac96b90;  alias, 1 drivers
v0x7f810ac85aa0_0 .net "OP1S", 1 0, L_0x7f810ac96f20;  alias, 1 drivers
v0x7f810ac85b30_0 .net "RAM_LOAD", 0 0, L_0x7f810ac97bd0;  alias, 1 drivers
v0x7f810ac85bc0_0 .var "RE", 0 0;
v0x7f810ac85c60_0 .var "REGR0S", 2 0;
v0x7f810ac85e10_0 .var "REGR1S", 2 0;
v0x7f810ac85ec0_0 .var "REGWS", 2 0;
v0x7f810ac85f70_0 .net "REG_LOAD", 0 0, L_0x7f810ac97d80;  alias, 1 drivers
v0x7f810ac86010_0 .net "RETI", 0 0, L_0x7f810ac97160;  alias, 1 drivers
v0x7f810ac860b0_0 .var "ROMaddr", 7 0;
v0x7f810ac86170_0 .net "ROMread", 47 0, L_0x7f810ac95be0;  1 drivers
v0x7f810ac86200_0 .net "SYSCALL", 0 0, L_0x7f810ac97000;  alias, 1 drivers
v0x7f810ac86290_0 .net *"_s0", 2 0, L_0x7f810ac957e0;  1 drivers
v0x7f810ac86320_0 .net *"_s29", 3 0, L_0x7f810ac96640;  1 drivers
L_0x106acd170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f810ac863b0_0 .net *"_s3", 0 0, L_0x106acd170;  1 drivers
v0x7f810ac86440_0 .net *"_s41", 2 0, L_0x7f810ac96c30;  1 drivers
L_0x106acd200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f810ac864f0_0 .net *"_s45", 0 0, L_0x106acd200;  1 drivers
v0x7f810ac865a0_0 .net *"_s66", 0 0, L_0x7f810ac97660;  1 drivers
v0x7f810ac86650_0 .net *"_s69", 0 0, L_0x7f810ac97510;  1 drivers
v0x7f810ac86700_0 .net *"_s72", 0 0, L_0x7f810ac97b30;  1 drivers
v0x7f810ac867b0_0 .net *"_s75", 0 0, L_0x7f810ac97ce0;  1 drivers
v0x7f810ac85d10_0 .net *"_s78", 0 0, L_0x7f810ac97df0;  1 drivers
v0x7f810ac86a40_0 .net *"_s81", 0 0, L_0x7f810ac98070;  1 drivers
v0x7f810ac86ad0_0 .net *"_s84", 0 0, L_0x7f810ac981c0;  1 drivers
v0x7f810ac86b70_0 .net *"_s87", 0 0, L_0x7f810ac983d0;  1 drivers
v0x7f810ac86c20_0 .net *"_s90", 0 0, L_0x7f810ac98570;  1 drivers
v0x7f810ac86cd0_0 .net "arg0", 2 0, L_0x7f810ac962f0;  1 drivers
v0x7f810ac86d80_0 .net "arg1", 2 0, L_0x7f810ac96390;  1 drivers
v0x7f810ac86e30_0 .net "arg2", 2 0, L_0x7f810ac966e0;  1 drivers
v0x7f810ac86ee0_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac86f70_0 .net "codetype", 0 0, L_0x7f810ac95cd0;  1 drivers
v0x7f810ac87010_0 .var "cond", 2 0;
v0x7f810ac870c0_0 .net "condtype", 1 0, L_0x7f810ac970c0;  1 drivers
v0x7f810ac87170_0 .net "fault_r", 0 0, v0x7f810ac88560_0;  alias, 1 drivers
v0x7f810ac87210_0 .net "imm10", 9 0, L_0x7f810ac95fd0;  1 drivers
v0x7f810ac872c0_0 .net "imm13", 12 0, L_0x7f810ac960b0;  1 drivers
v0x7f810ac87370_0 .net "imm4", 3 0, L_0x7f810ac96250;  1 drivers
v0x7f810ac87420_0 .net "imm7", 6 0, L_0x7f810ac95f30;  1 drivers
v0x7f810ac874d0_0 .var "immir", 15 0;
v0x7f810ac87580_0 .net "imms", 3 0, L_0x7f810ac96cd0;  1 drivers
v0x7f810ac87630_0 .net "instr", 15 0, v0x7f810ac825f0_0;  alias, 1 drivers
v0x7f810ac876f0_0 .net "irq_r", 0 0, v0x7f810ac885f0_0;  alias, 1 drivers
v0x7f810ac87780_0 .net "loadneg", 0 0, L_0x7f810ac97370;  1 drivers
v0x7f810ac87820_0 .net "loadpos", 0 0, L_0x7f810ac975c0;  1 drivers
v0x7f810ac878c0_0 .net "next_state", 3 0, L_0x7f810ac958c0;  1 drivers
v0x7f810ac87970_0 .var "opcode", 5 0;
v0x7f810ac87a20_0 .net "opcodelong", 5 0, L_0x7f810ac95d70;  1 drivers
v0x7f810ac87ad0_0 .net "opcodeshort", 1 0, L_0x7f810ac95e90;  1 drivers
v0x7f810ac87b80_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
v0x7f810ac87c10_0 .net "skipstate", 1 0, L_0x7f810ac972d0;  1 drivers
v0x7f810ac87cc0_0 .var "state", 3 0;
v0x7f810ac87d70_0 .net "tgt", 2 0, L_0x7f810ac96490;  1 drivers
v0x7f810ac87e20_0 .net "tgt2", 1 0, L_0x7f810ac96530;  1 drivers
v0x7f810ac86860_0 .net "xregr0s", 3 0, L_0x7f810ac96800;  1 drivers
v0x7f810ac86910_0 .net "xregr1s", 3 0, L_0x7f810ac968a0;  1 drivers
v0x7f810ac87eb0_0 .net "xregws", 3 0, L_0x7f810ac96a50;  1 drivers
E_0x7f810ac846f0/0 .event edge, v0x7f810ac86f70_0, v0x7f810ac87ad0_0, v0x7f810ac87a20_0, v0x7f810ac87970_0;
E_0x7f810ac846f0/1 .event edge, v0x7f810ac85f70_0, v0x7f810ac87cc0_0, v0x7f810ac86860_0, v0x7f810ac86cd0_0;
E_0x7f810ac846f0/2 .event edge, v0x7f810ac86d80_0, v0x7f810ac87d70_0, v0x7f810ac87e20_0, v0x7f810ac86e30_0;
E_0x7f810ac846f0/3 .event edge, v0x7f810ac86910_0, v0x7f810ac87eb0_0, v0x7f810ac87580_0, v0x7f810ac87420_0;
E_0x7f810ac846f0/4 .event edge, v0x7f810ac87210_0, v0x7f810ac872c0_0, v0x7f810ac874d0_0, v0x7f810ac87370_0;
E_0x7f810ac846f0/5 .event edge, v0x7f810ac870c0_0;
E_0x7f810ac846f0 .event/or E_0x7f810ac846f0/0, E_0x7f810ac846f0/1, E_0x7f810ac846f0/2, E_0x7f810ac846f0/3, E_0x7f810ac846f0/4, E_0x7f810ac846f0/5;
L_0x7f810ac957e0 .concat [ 2 1 0 0], L_0x7f810ac972d0, L_0x106acd170;
L_0x7f810ac958c0 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7f810ac87cc0_0, L_0x7f810ac957e0 (v0x7f810ac84ae0_0, v0x7f810ac84a40_0) v0x7f810ac84980_0 S_0x7f810ac847d0;
L_0x7f810ac95cd0 .part v0x7f810ac825f0_0, 15, 1;
L_0x7f810ac95d70 .part v0x7f810ac825f0_0, 9, 6;
L_0x7f810ac95e90 .part v0x7f810ac825f0_0, 13, 2;
L_0x7f810ac95f30 .part v0x7f810ac825f0_0, 2, 7;
L_0x7f810ac95fd0 .part v0x7f810ac825f0_0, 3, 10;
L_0x7f810ac960b0 .part v0x7f810ac825f0_0, 0, 13;
L_0x7f810ac96250 .part v0x7f810ac825f0_0, 5, 4;
L_0x7f810ac962f0 .part v0x7f810ac825f0_0, 6, 3;
L_0x7f810ac96390 .part v0x7f810ac825f0_0, 3, 3;
L_0x7f810ac96490 .part v0x7f810ac825f0_0, 0, 3;
L_0x7f810ac96530 .part v0x7f810ac825f0_0, 0, 2;
L_0x7f810ac96640 .part v0x7f810ac825f0_0, 2, 4;
L_0x7f810ac966e0 .part L_0x7f810ac96640, 0, 3;
L_0x7f810ac96800 .part L_0x7f810ac95be0, 36, 4;
L_0x7f810ac968a0 .part L_0x7f810ac95be0, 32, 4;
L_0x7f810ac96a50 .part L_0x7f810ac95be0, 28, 4;
L_0x7f810ac96af0 .part L_0x7f810ac95be0, 26, 2;
L_0x7f810ac96c30 .part L_0x7f810ac95be0, 23, 3;
L_0x7f810ac96cd0 .concat [ 3 1 0 0], L_0x7f810ac96c30, L_0x106acd200;
L_0x7f810ac96b90 .part L_0x7f810ac95be0, 21, 2;
L_0x7f810ac96f20 .part L_0x7f810ac95be0, 19, 2;
L_0x7f810ac970c0 .part L_0x7f810ac95be0, 17, 2;
L_0x7f810ac96d70 .part L_0x7f810ac95be0, 16, 1;
L_0x7f810ac97230 .part L_0x7f810ac95be0, 13, 3;
L_0x7f810ac972d0 .part L_0x7f810ac95be0, 11, 2;
L_0x7f810ac97000 .part L_0x7f810ac95be0, 9, 1;
L_0x7f810ac97160 .part L_0x7f810ac95be0, 8, 1;
L_0x7f810ac975c0 .part v0x7f810ac87cc0_0, 0, 1;
L_0x7f810ac97660 .part v0x7f810ac87cc0_0, 0, 1;
L_0x7f810ac97510 .part L_0x7f810ac95be0, 47, 1;
L_0x7f810ac97b30 .part L_0x7f810ac95be0, 46, 1;
L_0x7f810ac97ce0 .part L_0x7f810ac95be0, 45, 1;
L_0x7f810ac97df0 .part L_0x7f810ac95be0, 44, 1;
L_0x7f810ac98070 .part L_0x7f810ac95be0, 43, 1;
L_0x7f810ac981c0 .part L_0x7f810ac95be0, 42, 1;
L_0x7f810ac983d0 .part L_0x7f810ac95be0, 41, 1;
L_0x7f810ac98570 .part L_0x7f810ac95be0, 10, 1;
L_0x7f810ac982a0 .part L_0x7f810ac95be0, 40, 1;
S_0x7f810ac847d0 .scope function, "fsm_function" "fsm_function" 8 59, 8 59 0, S_0x7f810ac83a50;
 .timescale 0 0;
v0x7f810ac84980_0 .var "fsm_function", 3 0;
v0x7f810ac84a40_0 .var "skipstate", 2 0;
v0x7f810ac84ae0_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7f810ac84ae0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7f810ac84a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f810ac84a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f810ac84a40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7f810ac876f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f810ac84980_0, 0, 4;
T_0.17 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7f810ac84b70 .scope module, "micro" "rom" 8 96, 9 7 0, S_0x7f810ac83a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 48 "data"
L_0x7f810ac95be0 .functor BUFZ 48, L_0x7f810ac959e0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7f810ac84d20_0 .net *"_s0", 47 0, L_0x7f810ac959e0;  1 drivers
v0x7f810ac84de0_0 .net *"_s2", 8 0, L_0x7f810ac95a80;  1 drivers
L_0x106acd1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f810ac84e90_0 .net *"_s5", 0 0, L_0x106acd1b8;  1 drivers
v0x7f810ac84f50_0 .net "address", 7 0, v0x7f810ac860b0_0;  1 drivers
v0x7f810ac85000_0 .net "data", 47 0, L_0x7f810ac95be0;  alias, 1 drivers
v0x7f810ac850f0 .array "mem", 191 0, 47 0;
L_0x7f810ac959e0 .array/port v0x7f810ac850f0, L_0x7f810ac95a80;
L_0x7f810ac95a80 .concat [ 8 1 0 0], v0x7f810ac860b0_0, L_0x106acd1b8;
S_0x7f810ac881a0 .scope module, "irq_encoder" "irq_encoder" 4 67, 10 3 0, S_0x7f810ac673f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7f810ac883a0_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac884c0_0 .net "deassert", 0 0, v0x7f810ac8a190_0;  1 drivers
v0x7f810ac88560_0 .var "fault", 0 0;
v0x7f810ac885f0_0 .var "irq", 0 0;
v0x7f810ac886a0_0 .net "page_fault", 0 0, v0x7f810ac93910_0;  alias, 1 drivers
o0x106a9c958 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac88770_0 .net "prot_fault", 0 0, o0x106a9c958;  0 drivers
v0x7f810ac88800_0 .net "reset", 0 0, v0x7f810ac93a30_0;  alias, 1 drivers
o0x106a9c988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac88910_0 .net "timer_irq", 0 0, o0x106a9c988;  0 drivers
v0x7f810ac889a0_0 .var "trapnr", 3 0;
v0x7f810ac88ab0_0 .net "uart_irq", 0 0, v0x7f810ac939a0_0;  alias, 1 drivers
S_0x7f810ac8bfd0 .scope module, "mem_io" "memory_io" 3 19, 11 3 0, S_0x7f810ac677c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
    .port_info 17 /OUTPUT 1 "HEXwe"
P_0x7f810ac8c190 .param/l "HEXbase" 0 11 50, C4<1111111110000000>;
P_0x7f810ac8c1d0 .param/l "Sbase" 0 11 50, C4<1111111110010000>;
L_0x7f810ac93bd0 .functor BUFZ 16, v0x7f810ac8e5e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f810ac8c530_0 .net "CPUaddr", 15 0, L_0x7f810ac98a80;  alias, 1 drivers
v0x7f810ac8c600_0 .net "CPUread", 15 0, L_0x7f810ac95680;  alias, 1 drivers
v0x7f810ac8c690_0 .net "CPUwrite", 15 0, L_0x7f810ac98920;  alias, 1 drivers
v0x7f810ac8c740_0 .var "HEXwe", 0 0;
v0x7f810ac8c7d0_0 .net "RAMaddr", 15 0, L_0x7f810ac94b00;  alias, 1 drivers
v0x7f810ac8c8c0_0 .var "RAMbe", 1 0;
v0x7f810ac8c970_0 .net "RAMread", 15 0, L_0x7f810ac99150;  alias, 1 drivers
v0x7f810ac8ca20_0 .var "RAMwe", 0 0;
v0x7f810ac8cac0_0 .net "RAMwrite", 15 0, L_0x7f810ac93bd0;  alias, 1 drivers
v0x7f810ac8cbd0_0 .net "UARTaddr", 2 0, L_0x7f810ac95120;  alias, 1 drivers
v0x7f810ac8cc80_0 .var "UARTce", 0 0;
v0x7f810ac8cd20_0 .var "UARTre", 0 0;
v0x7f810ac8cdc0_0 .net "UARTread", 7 0, v0x7f810ac91d90_0;  alias, 1 drivers
v0x7f810ac8ce70_0 .var "UARTwe", 0 0;
v0x7f810ac8cf10_0 .net "UARTwrite", 7 0, L_0x7f810ac93c40;  alias, 1 drivers
v0x7f810ac8cfc0_0 .net *"_s11", 0 0, L_0x7f810ac93d80;  1 drivers
v0x7f810ac8d070_0 .net *"_s15", 0 0, L_0x7f810ac93ea0;  1 drivers
v0x7f810ac8d200_0 .net *"_s19", 0 0, L_0x7f810ac93f40;  1 drivers
v0x7f810ac8d290_0 .net *"_s23", 0 0, L_0x7f810ac94010;  1 drivers
v0x7f810ac8d340_0 .net *"_s27", 0 0, L_0x7f810ac940b0;  1 drivers
v0x7f810ac8d3f0_0 .net *"_s31", 0 0, L_0x7f810ac94290;  1 drivers
v0x7f810ac8d4a0_0 .net *"_s35", 0 0, L_0x7f810ac94330;  1 drivers
v0x7f810ac8d550_0 .net *"_s39", 0 0, L_0x7f810ac943d0;  1 drivers
v0x7f810ac8d600_0 .net *"_s43", 0 0, L_0x7f810ac94490;  1 drivers
v0x7f810ac8d6b0_0 .net *"_s47", 0 0, L_0x7f810ac94530;  1 drivers
v0x7f810ac8d760_0 .net *"_s51", 0 0, L_0x7f810ac945d0;  1 drivers
v0x7f810ac8d810_0 .net *"_s55", 0 0, L_0x7f810ac94700;  1 drivers
v0x7f810ac8d8c0_0 .net *"_s59", 0 0, L_0x7f810ac947c0;  1 drivers
v0x7f810ac8d970_0 .net *"_s63", 0 0, L_0x7f810ac94a60;  1 drivers
L_0x106acd008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f810ac8da20_0 .net/2s *"_s67", 0 0, L_0x106acd008;  1 drivers
v0x7f810ac8dad0_0 .net *"_s7", 0 0, L_0x7f810ac93ce0;  1 drivers
v0x7f810ac8db80_0 .net *"_s72", 0 0, L_0x7f810ac94f40;  1 drivers
v0x7f810ac8dc30_0 .net *"_s76", 0 0, L_0x7f810ac94fe0;  1 drivers
v0x7f810ac8d120_0 .net *"_s81", 0 0, L_0x7f810ac951c0;  1 drivers
L_0x106acd050 .functor BUFT 1, C4<1111111110000000>, C4<0>, C4<0>, C4<0>;
v0x7f810ac8dec0_0 .net/2u *"_s82", 15 0, L_0x106acd050;  1 drivers
v0x7f810ac8df50_0 .net *"_s84", 0 0, L_0x7f810ac95080;  1 drivers
L_0x106acd098 .functor BUFT 1, C4<1111111110010000>, C4<0>, C4<0>, C4<0>;
v0x7f810ac8dfe0_0 .net/2u *"_s86", 15 0, L_0x106acd098;  1 drivers
v0x7f810ac8e090_0 .net *"_s88", 0 0, L_0x7f810ac95310;  1 drivers
v0x7f810ac8e130_0 .net *"_s90", 15 0, L_0x7f810ac95470;  1 drivers
L_0x106acd0e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f810ac8e1e0_0 .net *"_s93", 7 0, L_0x106acd0e0;  1 drivers
L_0x106acd128 .functor BUFT 1, C4<1100101011111110>, C4<0>, C4<0>, C4<0>;
v0x7f810ac8e290_0 .net/2u *"_s94", 15 0, L_0x106acd128;  1 drivers
v0x7f810ac8e340_0 .net *"_s96", 15 0, L_0x7f810ac95510;  1 drivers
v0x7f810ac8e3f0_0 .net "be", 0 0, L_0x7f810ac982a0;  alias, 1 drivers
v0x7f810ac8e4c0_0 .var "data", 15 0;
v0x7f810ac8e550_0 .net "re", 0 0, v0x7f810ac85bc0_0;  alias, 1 drivers
v0x7f810ac8e5e0_0 .var "wdata", 15 0;
v0x7f810ac8e670_0 .net "we", 0 0, L_0x7f810ac98a10;  alias, 1 drivers
E_0x7f810ac8c4d0/0 .event edge, v0x7f810ac8be20_0, v0x7f810ac898c0_0, v0x7f810ac85bc0_0, v0x7f810ac89970_0;
E_0x7f810ac8c4d0/1 .event edge, v0x7f810ac85270_0, v0x7f810ac8c970_0;
E_0x7f810ac8c4d0 .event/or E_0x7f810ac8c4d0/0, E_0x7f810ac8c4d0/1;
L_0x7f810ac93c40 .part L_0x7f810ac98920, 0, 8;
L_0x7f810ac93ce0 .part L_0x7f810ac98a80, 1, 1;
L_0x7f810ac93d80 .part L_0x7f810ac98a80, 2, 1;
L_0x7f810ac93ea0 .part L_0x7f810ac98a80, 3, 1;
L_0x7f810ac93f40 .part L_0x7f810ac98a80, 4, 1;
L_0x7f810ac94010 .part L_0x7f810ac98a80, 5, 1;
L_0x7f810ac940b0 .part L_0x7f810ac98a80, 6, 1;
L_0x7f810ac94290 .part L_0x7f810ac98a80, 7, 1;
L_0x7f810ac94330 .part L_0x7f810ac98a80, 8, 1;
L_0x7f810ac943d0 .part L_0x7f810ac98a80, 9, 1;
L_0x7f810ac94490 .part L_0x7f810ac98a80, 10, 1;
L_0x7f810ac94530 .part L_0x7f810ac98a80, 11, 1;
L_0x7f810ac945d0 .part L_0x7f810ac98a80, 12, 1;
L_0x7f810ac94700 .part L_0x7f810ac98a80, 13, 1;
L_0x7f810ac947c0 .part L_0x7f810ac98a80, 14, 1;
L_0x7f810ac94a60 .part L_0x7f810ac98a80, 15, 1;
LS_0x7f810ac94b00_0_0 .concat8 [ 1 1 1 1], L_0x7f810ac93ce0, L_0x7f810ac93d80, L_0x7f810ac93ea0, L_0x7f810ac93f40;
LS_0x7f810ac94b00_0_4 .concat8 [ 1 1 1 1], L_0x7f810ac94010, L_0x7f810ac940b0, L_0x7f810ac94290, L_0x7f810ac94330;
LS_0x7f810ac94b00_0_8 .concat8 [ 1 1 1 1], L_0x7f810ac943d0, L_0x7f810ac94490, L_0x7f810ac94530, L_0x7f810ac945d0;
LS_0x7f810ac94b00_0_12 .concat8 [ 1 1 1 1], L_0x7f810ac94700, L_0x7f810ac947c0, L_0x7f810ac94a60, L_0x106acd008;
L_0x7f810ac94b00 .concat8 [ 4 4 4 4], LS_0x7f810ac94b00_0_0, LS_0x7f810ac94b00_0_4, LS_0x7f810ac94b00_0_8, LS_0x7f810ac94b00_0_12;
L_0x7f810ac94f40 .part L_0x7f810ac98a80, 0, 1;
L_0x7f810ac94fe0 .part L_0x7f810ac98a80, 1, 1;
L_0x7f810ac95120 .concat8 [ 1 1 1 0], L_0x7f810ac94f40, L_0x7f810ac94fe0, L_0x7f810ac951c0;
L_0x7f810ac951c0 .part L_0x7f810ac98a80, 2, 1;
L_0x7f810ac95080 .cmp/gt 16, L_0x106acd050, L_0x7f810ac98a80;
L_0x7f810ac95310 .cmp/ge 16, L_0x7f810ac98a80, L_0x106acd098;
L_0x7f810ac95470 .concat [ 8 8 0 0], v0x7f810ac91d90_0, L_0x106acd0e0;
L_0x7f810ac95510 .functor MUXZ 16, L_0x106acd128, L_0x7f810ac95470, L_0x7f810ac95310, C4<>;
L_0x7f810ac95680 .functor MUXZ 16, L_0x7f810ac95510, v0x7f810ac8e4c0_0, L_0x7f810ac95080, C4<>;
S_0x7f810ac8e880 .scope module, "ram" "ram" 3 52, 12 1 0, S_0x7f810ac677c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7f810ac99150 .functor BUFZ 16, v0x7f810ac8eec0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f810ac8eae0_0 .net "address", 15 0, L_0x7f810ac94b00;  alias, 1 drivers
v0x7f810ac8eb70_0 .net "be", 1 0, v0x7f810ac8c8c0_0;  alias, 1 drivers
v0x7f810ac8ec00_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac8ecb0_0 .net "data_in", 15 0, L_0x7f810ac93bd0;  alias, 1 drivers
v0x7f810ac8ed60_0 .net "data_out", 15 0, L_0x7f810ac99150;  alias, 1 drivers
v0x7f810ac8ee30 .array "memory", 2048 0, 15 0;
v0x7f810ac8eec0_0 .var "temp", 15 0;
v0x7f810ac8ef50_0 .net "we", 0 0, v0x7f810ac8ca20_0;  alias, 1 drivers
S_0x7f810ac8f080 .scope module, "uart" "t16450" 3 69, 13 26 0, S_0x7f810ac677c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7f810ac8fd30_0 .var "Bit_Phase", 3 0;
v0x7f810ac8fdf0_0 .var "Brk_Cnt", 3 0;
v0x7f810ac8fea0_0 .var "DLL", 7 0;
v0x7f810ac8ff60_0 .var "DLM", 7 0;
v0x7f810ac90010_0 .var "DM0", 7 0;
v0x7f810ac90100_0 .var "DM1", 7 0;
v0x7f810ac901b0_0 .var "IER", 7 0;
v0x7f810ac90260_0 .var "IIR", 7 0;
v0x7f810ac90310_0 .var "LCR", 7 0;
v0x7f810ac90420_0 .var "LSR", 7 0;
v0x7f810ac904d0_0 .var "MCR", 7 0;
v0x7f810ac90580_0 .var "MSR", 7 0;
v0x7f810ac90630_0 .var "MSR_In", 3 0;
v0x7f810ac906e0_0 .var "RBR", 7 0;
v0x7f810ac90790_0 .var "RXD", 0 0;
v0x7f810ac90830_0 .var "RX_Bit_Cnt", 3 0;
v0x7f810ac908e0_0 .var "RX_Filtered", 0 0;
v0x7f810ac90a70_0 .var "RX_Parity", 0 0;
v0x7f810ac90b00_0 .var "RX_ShiftReg", 7 0;
v0x7f810ac90b90_0 .var "SCR", 7 0;
v0x7f810ac90c40_0 .var "THR", 7 0;
v0x7f810ac90cf0_0 .var "TXD", 0 0;
v0x7f810ac90d90_0 .var "TX_Bit_Cnt", 3 0;
v0x7f810ac90e40_0 .var "TX_Next_Is_Stop", 0 0;
v0x7f810ac90ee0_0 .var "TX_Parity", 0 0;
v0x7f810ac90f80_0 .var "TX_ShiftReg", 7 0;
v0x7f810ac91030_0 .var "TX_Stop_Bit", 0 0;
v0x7f810ac910d0_0 .var "TX_Tick", 0 0;
v0x7f810ac91170_0 .var/2u *"_s10", 2 0; Local signal
v0x7f810ac91220_0 .var/2u *"_s11", 2 0; Local signal
v0x7f810ac912d0_0 .var/2u *"_s6", 4 0; Local signal
v0x7f810ac91380_0 .var/2u *"_s7", 2 0; Local signal
v0x7f810ac91430_0 .var/2u *"_s8", 2 0; Local signal
v0x7f810ac90990_0 .var/2u *"_s9", 2 0; Local signal
v0x7f810ac916c0_0 .net "addr", 2 0, L_0x7f810ac95120;  alias, 1 drivers
v0x7f810ac91750_0 .var "baudout", 0 0;
v0x7f810ac917e0_0 .net "clk", 0 0, v0x7f810ac93880_0;  alias, 1 drivers
v0x7f810ac91870_0 .net "cs_n", 0 0, v0x7f810ac92c70_0;  1 drivers
o0x106a9e848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac91900_0 .net "cts_n", 0 0, o0x106a9e848;  0 drivers
o0x106a9e878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac91990_0 .net "dcd_n", 0 0, o0x106a9e878;  0 drivers
o0x106a9e8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac91a20_0 .net "dsr_n", 0 0, o0x106a9e8a8;  0 drivers
v0x7f810ac91ab0_0 .var "dtr_n", 0 0;
v0x7f810ac91b40_0 .var "intr", 0 0;
v0x7f810ac91bd0_0 .var "out1_n", 0 0;
v0x7f810ac91c60_0 .var "out2_n", 0 0;
L_0x106acd2d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f810ac91cf0_0 .net "rclk", 0 0, L_0x106acd2d8;  1 drivers
v0x7f810ac91d90_0 .var "rd_data", 7 0;
v0x7f810ac91e50_0 .net "rd_n", 0 0, L_0x7f810ac99420;  alias, 1 drivers
v0x7f810ac91ee0_0 .net "reset_n", 0 0, L_0x7f810ac991c0;  alias, 1 drivers
o0x106a9ea28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f810ac91f80_0 .net "ri_n", 0 0, o0x106a9ea28;  0 drivers
v0x7f810ac92020_0 .var "rts_n", 0 0;
v0x7f810ac920c0_0 .net "sin", 0 0, v0x7f810ac93ac0_0;  alias, 1 drivers
v0x7f810ac92160_0 .var "sout", 0 0;
v0x7f810ac92200_0 .net "wr_data", 7 0, L_0x7f810ac93c40;  alias, 1 drivers
v0x7f810ac922c0_0 .net "wr_n", 0 0, L_0x7f810ac99370;  alias, 1 drivers
E_0x7f810ac8c290 .event edge, v0x7f810ac901b0_0, v0x7f810ac90420_0, v0x7f810ac904d0_0, v0x7f810ac90580_0;
E_0x7f810ac8f510/0 .event edge, v0x7f810ac904d0_0, v0x7f810ac90cf0_0, v0x7f810ac90310_0, v0x7f810ac920c0_0;
E_0x7f810ac8f510/1 .event edge, v0x7f810ac90260_0, v0x7f810ac8fea0_0, v0x7f810ac8ff60_0, v0x7f810ac906e0_0;
E_0x7f810ac8f510/2 .event edge, v0x7f810ac901b0_0, v0x7f810ac8cbd0_0, v0x7f810ac90010_0, v0x7f810ac90100_0;
E_0x7f810ac8f510/3 .event edge, v0x7f810ac90420_0, v0x7f810ac90580_0, v0x7f810ac90b90_0;
E_0x7f810ac8f510 .event/or E_0x7f810ac8f510/0, E_0x7f810ac8f510/1, E_0x7f810ac8f510/2, E_0x7f810ac8f510/3;
S_0x7f810ac8f5c0 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7f810ac8f080;
 .timescale 0 0;
v0x7f810ac8f780_0 .var "TX_Cnt", 4 0;
S_0x7f810ac8f840 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7f810ac8f080;
 .timescale 0 0;
v0x7f810ac8fa00_0 .var "Baud_Cnt", 15 0;
S_0x7f810ac8fab0 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7f810ac8f080;
 .timescale 0 0;
v0x7f810ac8fc80_0 .var "Samples", 1 0;
    .scope S_0x7f810ac8bfd0;
T_1 ;
    %wait E_0x7f810ac8c4d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8ca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8ce70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8cd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8c740_0, 0, 1;
    %load/vec4 v0x7f810ac8e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f810ac8c530_0;
    %cmpi/u 65408, 0, 16;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8ca20_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f810ac8c530_0;
    %cmpi/u 65424, 0, 16;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8c740_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7f810ac8c530_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8ce70_0, 0, 1;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7f810ac8e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7f810ac8c530_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8cd20_0, 0, 1;
T_1.10 ;
T_1.8 ;
    %load/vec4 v0x7f810ac8c690_0;
    %store/vec4 v0x7f810ac8e5e0_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f810ac8c8c0_0, 0, 2;
    %load/vec4 v0x7f810ac8e670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7f810ac8e3f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x7f810ac8c530_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f810ac8c8c0_0, 0, 2;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %load/vec4 v0x7f810ac8c690_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e5e0_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f810ac8c8c0_0, 0, 2;
T_1.17 ;
T_1.14 ;
T_1.12 ;
    %load/vec4 v0x7f810ac8c970_0;
    %store/vec4 v0x7f810ac8e4c0_0, 0, 16;
    %load/vec4 v0x7f810ac8e3f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x7f810ac8c530_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %load/vec4 v0x7f810ac8c970_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8e4c0_0, 4, 1;
T_1.18 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f810ac84b70;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7f810ac850f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f810ac83a50;
T_3 ;
    %wait E_0x7f810ac054d0;
    %load/vec4 v0x7f810ac87b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f810ac87cc0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac85440_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f810ac87630_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f810ac87cc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac85440_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f810ac87170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f810ac87cc0_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f810ac878c0_0;
    %assign/vec4 v0x7f810ac87cc0_0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac85440_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f810ac83a50;
T_4 ;
    %wait E_0x7f810ac846f0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %load/vec4 v0x7f810ac86f70_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7f810ac87ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac87970_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f810ac87a20_0;
    %store/vec4 v0x7f810ac87970_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac85bc0_0, 0, 1;
    %load/vec4 v0x7f810ac87970_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f810ac87970_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7f810ac85f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac85bc0_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7f810ac87cc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7f810ac87970_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7f810ac860b0_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac86860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %load/vec4 v0x7f810ac86860_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x7f810ac86cd0_0;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x7f810ac86d80_0;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x7f810ac87d70_0;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7f810ac87e20_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7f810ac86e30_0;
    %store/vec4 v0x7f810ac85c60_0, 0, 3;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac86910_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %load/vec4 v0x7f810ac86910_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.23 ;
    %load/vec4 v0x7f810ac86cd0_0;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.24 ;
    %load/vec4 v0x7f810ac86d80_0;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x7f810ac87d70_0;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x7f810ac87e20_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x7f810ac86e30_0;
    %store/vec4 v0x7f810ac85e10_0, 0, 3;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac87eb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %load/vec4 v0x7f810ac87eb0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7f810ac85ec0_0, 0, 3;
    %jmp T_4.35;
T_4.30 ;
    %load/vec4 v0x7f810ac86cd0_0;
    %store/vec4 v0x7f810ac85ec0_0, 0, 3;
    %jmp T_4.35;
T_4.31 ;
    %load/vec4 v0x7f810ac86d80_0;
    %store/vec4 v0x7f810ac85ec0_0, 0, 3;
    %jmp T_4.35;
T_4.32 ;
    %load/vec4 v0x7f810ac87d70_0;
    %store/vec4 v0x7f810ac85ec0_0, 0, 3;
    %jmp T_4.35;
T_4.33 ;
    %load/vec4 v0x7f810ac87e20_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7f810ac85ec0_0, 0, 3;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac86cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.36 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7f810ac874d0_0, 0, 16;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac87580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.45 ;
    %load/vec4 v0x7f810ac87420_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7f810ac87420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.46 ;
    %load/vec4 v0x7f810ac87210_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7f810ac87210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.47 ;
    %load/vec4 v0x7f810ac872c0_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7f810ac872c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.48 ;
    %load/vec4 v0x7f810ac874d0_0;
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7f810ac87420_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7f810ac87370_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f810ac856f0_0, 0, 16;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac870c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f810ac87010_0, 0, 3;
    %jmp T_4.57;
T_4.53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f810ac87010_0, 0, 3;
    %jmp T_4.57;
T_4.54 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f810ac87010_0, 0, 3;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v0x7f810ac87d70_0;
    %store/vec4 v0x7f810ac87010_0, 0, 3;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f810ac881a0;
T_5 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac88800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f810ac889a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac885f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac88560_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f810ac88770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x7f810ac889a0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f810ac886a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x7f810ac889a0_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f810ac88ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x7f810ac889a0_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7f810ac88910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x7f810ac889a0_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f810ac889a0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac88560_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac885f0_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %load/vec4 v0x7f810ac884c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac889a0_0, 4, 1;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac889a0_0, 4, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac889a0_0, 4, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7f810ac889a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac889a0_0, 4, 1;
T_5.24 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac88560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac885f0_0, 0, 1;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f810ac82e50;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac832c0_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7f810ac82e50;
T_7 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac83360_0;
    %load/vec4 v0x7f810ac83210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac832c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f810ac83360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac832c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f810ac83210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f810ac83170_0;
    %assign/vec4 v0x7f810ac832c0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f810ac827f0;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac82c60_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7f810ac827f0;
T_9 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac82d10_0;
    %load/vec4 v0x7f810ac82bb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac82c60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f810ac82d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac82c60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f810ac82bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7f810ac82b10_0;
    %assign/vec4 v0x7f810ac82c60_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f810ac1cbb0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac825f0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7f810ac1cbb0;
T_11 ;
    %wait E_0x7f810ac054d0;
    %load/vec4 v0x7f810ac82690_0;
    %load/vec4 v0x7f810ac82560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac825f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7f810ac82690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac825f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f810ac82560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7f810ac824c0_0;
    %assign/vec4 v0x7f810ac825f0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f810ac834d0;
T_12 ;
    %wait E_0x7f810ac05890;
    %load/vec4 v0x7f810ac83710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %add;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %add;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %sub;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %and;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %or;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x7f810ac83880_0;
    %load/vec4 v0x7f810ac83940_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x7f810ac83880_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7f810ac83940_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7f810ac837d0_0, 0, 16;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f810ac673f0;
T_13 ;
    %wait E_0x7f810ac04ec0;
    %load/vec4 v0x7f810ac8ac90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x7f810ac88e80_0;
    %store/vec4 v0x7f810ac89160_0, 0, 16;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7f810ac88e80_0;
    %store/vec4 v0x7f810ac89160_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7f810ac89a20_0;
    %store/vec4 v0x7f810ac89160_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7f810ac88cd0_0;
    %store/vec4 v0x7f810ac89160_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac8add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x7f810ac8b280_0;
    %store/vec4 v0x7f810ac8ad20_0, 0, 16;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x7f810ac8b280_0;
    %store/vec4 v0x7f810ac8ad20_0, 0, 16;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x7f810ac8b3c0_0;
    %store/vec4 v0x7f810ac8ad20_0, 0, 16;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x7f810ac89290_0;
    %store/vec4 v0x7f810ac8ad20_0, 0, 16;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac8af30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %load/vec4 v0x7f810ac8b3c0_0;
    %store/vec4 v0x7f810ac8ae80_0, 0, 16;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v0x7f810ac8b280_0;
    %store/vec4 v0x7f810ac8ae80_0, 0, 16;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v0x7f810ac8b3c0_0;
    %store/vec4 v0x7f810ac8ae80_0, 0, 16;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v0x7f810ac89290_0;
    %store/vec4 v0x7f810ac8ae80_0, 0, 16;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac8bad0_0, 0, 1;
    %load/vec4 v0x7f810ac8a0e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0x7f810ac88cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8bad0_0, 0, 1;
T_13.19 ;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x7f810ac88cd0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8bad0_0, 0, 1;
T_13.23 ;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x7f810ac88cd0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f810ac8a030_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac8bad0_0, 0, 1;
T_13.27 ;
T_13.25 ;
T_13.22 ;
T_13.18 ;
T_13.15 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f810ac673f0;
T_14 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac88df0_0;
    %assign/vec4 v0x7f810ac88d60_0, 0;
    %load/vec4 v0x7f810ac8b640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac89e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac8a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac8aa10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f810ac8bb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac897c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac89e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac8aa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac8a190_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f810ac8bb70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac8a8b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f810ac88df0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac89e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac8a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac88d60_0, 4, 5;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7f810ac8b6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac89e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac88d60_0, 4, 5;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac8a190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac8aa10_0, 0;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f810ac673f0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac893b0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7f810ac673f0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac89450_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7f810ac673f0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac89500_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7f810ac673f0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac895b0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7f810ac673f0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac89660_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7f810ac673f0;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac89710_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7f810ac673f0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac89320_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7f810ac673f0;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8a2e0_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7f810ac673f0;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8a390_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7f810ac673f0;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8a440_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7f810ac673f0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b8c0_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7f810ac673f0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b970_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7f810ac673f0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8ba20_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7f810ac673f0;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b810_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7f810ac673f0;
T_29 ;
    %wait E_0x7f810ac1f9f0;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7f810ac8b310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x7f810ac893b0_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x7f810ac89450_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x7f810ac89500_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x7f810ac895b0_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x7f810ac89660_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x7f810ac89710_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x7f810ac89320_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac8b450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.13 ;
    %load/vec4 v0x7f810ac893b0_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.14 ;
    %load/vec4 v0x7f810ac89450_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.15 ;
    %load/vec4 v0x7f810ac89500_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.16 ;
    %load/vec4 v0x7f810ac895b0_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0x7f810ac89660_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0x7f810ac89710_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0x7f810ac89320_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7f810ac8b310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.23 ;
    %load/vec4 v0x7f810ac8a2e0_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.24 ;
    %load/vec4 v0x7f810ac8a390_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.25 ;
    %load/vec4 v0x7f810ac8a440_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.26 ;
    %load/vec4 v0x7f810ac8b8c0_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.27 ;
    %load/vec4 v0x7f810ac8b970_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.28 ;
    %load/vec4 v0x7f810ac8ba20_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.29 ;
    %load/vec4 v0x7f810ac8b810_0;
    %store/vec4 v0x7f810ac8b280_0, 0, 16;
    %jmp T_29.31;
T_29.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7f810ac8b450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.33 ;
    %load/vec4 v0x7f810ac8a2e0_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.34 ;
    %load/vec4 v0x7f810ac8a390_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.35 ;
    %load/vec4 v0x7f810ac8a440_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.36 ;
    %load/vec4 v0x7f810ac8b8c0_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.37 ;
    %load/vec4 v0x7f810ac8b970_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.38 ;
    %load/vec4 v0x7f810ac8ba20_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.39 ;
    %load/vec4 v0x7f810ac8b810_0;
    %store/vec4 v0x7f810ac8b3c0_0, 0, 16;
    %jmp T_29.41;
T_29.41 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f810ac673f0;
T_30 ;
    %wait E_0x7f810ac054d0;
    %load/vec4 v0x7f810ac8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac893b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac89450_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac89500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac895b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac89660_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8a390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8a440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8b8c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8b970_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f810ac8a8b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7f810ac897c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7f810ac8bce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f810ac8a2e0_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7f810ac8b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x7f810ac8b590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %jmp T_30.13;
T_30.8 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac893b0_0, 0;
    %jmp T_30.13;
T_30.9 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac89450_0, 0;
    %jmp T_30.13;
T_30.10 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac89500_0, 0;
    %jmp T_30.13;
T_30.11 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac895b0_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac89660_0, 0;
    %jmp T_30.13;
T_30.13 ;
    %pop/vec4 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7f810ac8b590_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %jmp T_30.19;
T_30.14 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8a2e0_0, 0;
    %jmp T_30.19;
T_30.15 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8a390_0, 0;
    %jmp T_30.19;
T_30.16 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8a440_0, 0;
    %jmp T_30.19;
T_30.17 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8b8c0_0, 0;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8b970_0, 0;
    %jmp T_30.19;
T_30.19 ;
    %pop/vec4 1;
T_30.7 ;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %load/vec4 v0x7f810ac8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac89710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac8ba20_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x7f810ac8a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.24, 4;
    %load/vec4 v0x7f810ac89710_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f810ac89710_0, 0;
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x7f810ac8ba20_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f810ac8ba20_0, 0;
T_30.25 ;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7f810ac8a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.28, 4;
    %load/vec4 v0x7f810ac89710_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7f810ac89710_0, 0;
    %jmp T_30.29;
T_30.28 ;
    %load/vec4 v0x7f810ac8ba20_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7f810ac8ba20_0, 0;
T_30.29 ;
    %jmp T_30.27;
T_30.26 ;
    %load/vec4 v0x7f810ac8b1f0_0;
    %load/vec4 v0x7f810ac8b590_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.32, 4;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac89710_0, 0;
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8ba20_0, 0;
T_30.33 ;
T_30.30 ;
T_30.27 ;
T_30.23 ;
T_30.21 ;
    %load/vec4 v0x7f810ac8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f810ac89320_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7f810ac8b810_0, 0;
    %jmp T_30.35;
T_30.34 ;
    %load/vec4 v0x7f810ac8aa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.36, 8;
    %load/vec4 v0x7f810ac89320_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7f810ac89320_0, 0;
    %jmp T_30.37;
T_30.36 ;
    %load/vec4 v0x7f810ac8a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.40, 4;
    %load/vec4 v0x7f810ac89320_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f810ac89320_0, 0;
    %jmp T_30.41;
T_30.40 ;
    %load/vec4 v0x7f810ac8b810_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7f810ac8b810_0, 0;
T_30.41 ;
    %jmp T_30.39;
T_30.38 ;
    %load/vec4 v0x7f810ac8b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.42, 8;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7f810ac8b810_0, 0;
    %jmp T_30.43;
T_30.42 ;
    %load/vec4 v0x7f810ac8b1f0_0;
    %load/vec4 v0x7f810ac8b590_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.44, 8;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.46, 4;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac89320_0, 0;
    %jmp T_30.47;
T_30.46 ;
    %load/vec4 v0x7f810ac8b500_0;
    %assign/vec4 v0x7f810ac8b810_0, 0;
T_30.47 ;
T_30.44 ;
T_30.43 ;
T_30.39 ;
T_30.37 ;
T_30.35 ;
    %load/vec4 v0x7f810ac8b640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.48, 8;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7f810ac8bd90_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7f810ac8b780_0, 0;
    %jmp T_30.49;
T_30.48 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f810ac88d60_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.50, 5;
    %load/vec4 v0x7f810ac89e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.52, 4;
    %load/vec4 v0x7f810ac88d60_0;
    %assign/vec4 v0x7f810ac8bd90_0, 0;
    %jmp T_30.53;
T_30.52 ;
    %load/vec4 v0x7f810ac88d60_0;
    %assign/vec4 v0x7f810ac8b780_0, 0;
T_30.53 ;
T_30.50 ;
T_30.49 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f810ac8e880;
T_31 ;
    %vpi_call 12 17 "$readmemh", "bios.hex", v0x7f810ac8ee30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000100000000 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x7f810ac8e880;
T_32 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac8ef50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7f810ac8eb70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8eec0_0, 4, 8;
    %load/vec4 v0x7f810ac8ecb0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8eec0_0, 4, 8;
    %ix/getv 4, v0x7f810ac8eae0_0;
    %load/vec4a v0x7f810ac8ee30, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7f810ac8eec0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7f810ac8eae0_0;
    %store/vec4a v0x7f810ac8ee30, 4, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7f810ac8ecb0_0;
    %ix/getv 3, v0x7f810ac8eae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f810ac8ee30, 0, 4;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f810ac8e880;
T_33 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac8eb70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8eec0_0, 4, 8;
    %ix/getv 4, v0x7f810ac8eae0_0;
    %load/vec4a v0x7f810ac8ee30, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8eec0_0, 4, 8;
    %jmp T_33.1;
T_33.0 ;
    %ix/getv 4, v0x7f810ac8eae0_0;
    %load/vec4a v0x7f810ac8ee30, 4;
    %store/vec4 v0x7f810ac8eec0_0, 0, 16;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f810ac8f080;
T_34 ;
    %wait E_0x7f810ac8f510;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7f810ac91ab0_0, 0, 1;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7f810ac92020_0, 0, 1;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7f810ac91bd0_0, 0, 1;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7f810ac91c60_0, 0, 1;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac90cf0_0;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f810ac92160_0, 0, 1;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7f810ac920c0_0;
    %store/vec4 v0x7f810ac90790_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7f810ac90cf0_0;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7f810ac90790_0, 0, 1;
T_34.1 ;
    %load/vec4 v0x7f810ac90260_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7f810ac91b40_0, 0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x7f810ac8fea0_0;
    %store/vec4 v0x7f810ac90010_0, 0, 8;
    %load/vec4 v0x7f810ac8ff60_0;
    %store/vec4 v0x7f810ac90100_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7f810ac906e0_0;
    %store/vec4 v0x7f810ac90010_0, 0, 8;
    %load/vec4 v0x7f810ac901b0_0;
    %store/vec4 v0x7f810ac90100_0, 0, 8;
T_34.3 ;
    %load/vec4 v0x7f810ac916c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %load/vec4 v0x7f810ac90b90_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.4 ;
    %load/vec4 v0x7f810ac90010_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.5 ;
    %load/vec4 v0x7f810ac90100_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x7f810ac90260_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x7f810ac90310_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x7f810ac904d0_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x7f810ac90420_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x7f810ac90580_0;
    %store/vec4 v0x7f810ac91d90_0, 0, 8;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f810ac8f080;
T_35 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac90c40_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac901b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac90310_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac904d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac90b90_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac8fea0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac8ff60_0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7f810ac922c0_0;
    %nor/r;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7f810ac916c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %jmp T_35.10;
T_35.4 ;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac8fea0_0, 1;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac90c40_0, 1;
T_35.12 ;
    %jmp T_35.10;
T_35.5 ;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac8ff60_0, 1;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7f810ac92200_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac901b0_0, 4, 5;
T_35.14 ;
    %jmp T_35.10;
T_35.6 ;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac90310_0, 1;
    %jmp T_35.10;
T_35.7 ;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac904d0_0, 1;
    %jmp T_35.10;
T_35.8 ;
    %load/vec4 v0x7f810ac92200_0;
    %assign/vec4 v0x7f810ac90b90_0, 1;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.2 ;
    %load/vec4 v0x7f810ac91e50_0;
    %nor/r;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac916c0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_35.15 ;
    %load/vec4 v0x7f810ac90580_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_35.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_35.17 ;
    %load/vec4 v0x7f810ac90580_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_35.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_35.19 ;
    %load/vec4 v0x7f810ac90580_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_35.21 ;
    %load/vec4 v0x7f810ac90580_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_35.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_35.23 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7f810ac8f080;
T_36 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac90630_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90580_0, 4, 5;
T_36.1 ;
    %load/vec4 v0x7f810ac91900_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90630_0, 4, 5;
    %load/vec4 v0x7f810ac91a20_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90630_0, 4, 5;
    %load/vec4 v0x7f810ac91f80_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90630_0, 4, 5;
    %load/vec4 v0x7f810ac91990_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90630_0, 4, 5;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f810ac8f080;
T_37 ;
    %wait E_0x7f810ac8c290;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f810ac912d0_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac912d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 5;
    %load/vec4 v0x7f810ac901b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f810ac90420_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f810ac91380_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac91380_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 3;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7f810ac901b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f810ac90420_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f810ac91430_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac91430_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 3;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7f810ac901b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f810ac90420_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f810ac90990_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac90990_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 3;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x7f810ac901b0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7f810ac90580_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7f810ac904d0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f810ac91170_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac91170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 3;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f810ac91220_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f810ac91220_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac90260_0, 4, 3;
T_37.7 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7f810ac8f080;
T_38 ;
    %wait E_0x7f810ac82a20;
    %fork t_1, S_0x7f810ac8f840;
    %jmp t_0;
    .scope S_0x7f810ac8f840;
t_1 ;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f810ac8fa00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac91750_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7f810ac8fa00_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7f810ac922c0_0;
    %nor/r;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac916c0_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.2, 9;
    %load/vec4 v0x7f810ac8ff60_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8fa00_0, 4, 8;
    %load/vec4 v0x7f810ac8fea0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8fa00_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac91750_0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7f810ac8fa00_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7f810ac8fa00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac91750_0, 1;
T_38.3 ;
T_38.1 ;
    %end;
    .scope S_0x7f810ac8f080;
t_0 %join;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f810ac8f080;
T_39 ;
    %wait E_0x7f810ac82a20;
    %fork t_3, S_0x7f810ac8fab0;
    %jmp t_2;
    .scope S_0x7f810ac8fab0;
t_3 ;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f810ac8fc80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac908e0_0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7f810ac91cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7f810ac8fc80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8fc80_0, 4, 1;
    %load/vec4 v0x7f810ac90790_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8fc80_0, 4, 1;
T_39.2 ;
    %load/vec4 v0x7f810ac8fc80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac908e0_0, 1;
T_39.4 ;
    %load/vec4 v0x7f810ac8fc80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac908e0_0, 1;
T_39.6 ;
T_39.1 ;
    %end;
    .scope S_0x7f810ac8f080;
t_2 %join;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f810ac8f080;
T_40 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac906e0_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac8fd30_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac8fdf0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac90b00_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac90a70_0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7f810ac916c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac91e50_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.2 ;
    %load/vec4 v0x7f810ac916c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac91e50_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.4 ;
    %load/vec4 v0x7f810ac91cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac908e0_0;
    %load/vec4 v0x7f810ac8fd30_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac8fd30_0, 1;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x7f810ac8fd30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac8fd30_0, 1;
T_40.9 ;
    %load/vec4 v0x7f810ac8fd30_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x7f810ac908e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac8fdf0_0, 1;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x7f810ac8fdf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac8fdf0_0, 1;
T_40.13 ;
    %load/vec4 v0x7f810ac8fdf0_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.14 ;
T_40.10 ;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.16, 4;
    %load/vec4 v0x7f810ac8fd30_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0x7f810ac90830_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7f810ac90a70_0, 1;
T_40.18 ;
    %jmp T_40.17;
T_40.16 ;
    %load/vec4 v0x7f810ac8fd30_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.20, 4;
    %load/vec4 v0x7f810ac90830_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_40.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %jmp T_40.23;
T_40.22 ;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f810ac90830_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f810ac90830_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.28, 8;
    %load/vec4 v0x7f810ac908e0_0;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_40.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.30 ;
    %jmp T_40.29;
T_40.28 ;
    %load/vec4 v0x7f810ac908e0_0;
    %load/vec4 v0x7f810ac90a70_0;
    %cmp/ne;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.32 ;
T_40.29 ;
    %jmp T_40.27;
T_40.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.27 ;
    %load/vec4 v0x7f810ac90b00_0;
    %assign/vec4 v0x7f810ac906e0_0, 1;
    %load/vec4 v0x7f810ac90420_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %load/vec4 v0x7f810ac916c0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac91e50_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_40.34 ;
    %jmp T_40.25;
T_40.24 ;
    %load/vec4 v0x7f810ac90b00_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
T_40.36 ;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
T_40.38 ;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
    %load/vec4 v0x7f810ac908e0_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90b00_0, 4, 5;
T_40.40 ;
    %load/vec4 v0x7f810ac908e0_0;
    %load/vec4 v0x7f810ac90a70_0;
    %xor;
    %assign/vec4 v0x7f810ac90a70_0, 1;
T_40.25 ;
T_40.23 ;
T_40.20 ;
T_40.17 ;
T_40.6 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f810ac8f080;
T_41 ;
    %wait E_0x7f810ac82a20;
    %fork t_5, S_0x7f810ac8f5c0;
    %jmp t_4;
    .scope S_0x7f810ac8f5c0;
t_5 ;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f810ac8f780_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac910d0_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac910d0_0, 1;
    %load/vec4 v0x7f810ac91cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7f810ac8f780_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7f810ac8f780_0, 0, 5;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f810ac91030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x7f810ac8f780_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac910d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8f780_0, 4, 4;
T_41.8 ;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x7f810ac8f780_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_41.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac910d0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8f780_0, 4, 4;
T_41.10 ;
T_41.7 ;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f810ac8f780_0, 4, 1;
    %load/vec4 v0x7f810ac8f780_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_41.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac910d0_0, 1;
T_41.12 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %end;
    .scope S_0x7f810ac8f080;
t_4 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f810ac8f080;
T_42 ;
    %wait E_0x7f810ac82a20;
    %load/vec4 v0x7f810ac91ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f810ac90f80_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac90ee0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac90e40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac91030_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7f810ac910d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac90e40_0, 1;
    %load/vec4 v0x7f810ac90e40_0;
    %assign/vec4 v0x7f810ac91030_0, 1;
    %load/vec4 v0x7f810ac90d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %load/vec4 v0x7f810ac90d90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %load/vec4 v0x7f810ac90d90_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7f810ac90d90_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7f810ac90d90_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7f810ac90d90_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %jmp T_42.12;
T_42.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac90e40_0, 1;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_42.9 ;
    %load/vec4 v0x7f810ac90f80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
    %load/vec4 v0x7f810ac90f80_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90f80_0, 4, 5;
    %load/vec4 v0x7f810ac90f80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f810ac90ee0_0;
    %xor;
    %assign/vec4 v0x7f810ac90ee0_0, 1;
    %jmp T_42.8;
T_42.4 ;
    %load/vec4 v0x7f810ac90420_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
T_42.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
    %jmp T_42.8;
T_42.5 ;
    %load/vec4 v0x7f810ac90c40_0;
    %assign/vec4 v0x7f810ac90f80_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7f810ac90ee0_0, 1;
    %load/vec4 v0x7f810ac90d90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %jmp T_42.8;
T_42.6 ;
    %load/vec4 v0x7f810ac90ee0_0;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.15, 4;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7f810ac90cf0_0, 1;
T_42.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f810ac90d90_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f810ac90e40_0, 1;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
T_42.2 ;
    %load/vec4 v0x7f810ac922c0_0;
    %nor/r;
    %load/vec4 v0x7f810ac91870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7f810ac916c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f810ac90310_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f810ac90420_0, 4, 5;
T_42.17 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f810ac677c0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac92c70_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x7f810ac6f170;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac93880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f810ac93a30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f810ac93a30_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x7f810ac6f170;
T_45 ;
    %delay 5, 0;
    %load/vec4 v0x7f810ac93880_0;
    %nor/r;
    %store/vec4 v0x7f810ac93880_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f810ac6f170;
T_46 ;
    %vpi_call 2 35 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 0> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 1> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 2> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 3> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 4> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 5> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 6> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 7> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 8> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 128> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 129> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 130> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 230> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 231> {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 232> {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 233> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 235> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 236> {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 237> {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 238> {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 239> {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 240> {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 241> {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 242> {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 243> {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 244> {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 245> {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7f810ac8ee30, 246> {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x7f810ac6f170;
T_47 ;
    %vpi_call 2 69 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x7f810ac6f170;
T_48 ;
    %delay 10000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
