Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Mar  2 21:15:18 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_input_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_input_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_input_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 161 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.929        0.000                      0                 1264        0.057        0.000                      0                 1264       -0.455       -6.404                      15                   598  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk                                      {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_input_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_zybo_dvi_input_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
hdmi_clk_p                               {0.000 3.030}        6.060           165.017         
  CLKFBIN                                {0.000 3.030}        6.060           165.017         
  DVI_ClkGenerator_n_4                   {0.000 0.606}        1.212           825.083         
    PixelClk_int                         {0.000 2.424}        6.060           165.017         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_zybo_dvi_input_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_input_clk_wiz_0_0          0.929        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zybo_dvi_input_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
hdmi_clk_p                                                                                                                                                                                 1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                  4.811        0.000                       0                     2  
  DVI_ClkGenerator_n_4                                                                                                                                                                    -0.455       -6.404                      15                    15  
    PixelClk_int                               1.329        0.000                      0                  913        0.074        0.000                      0                  913        1.174        0.000                       0                   412  
sys_clk_pin                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_input_clk_wiz_0_0_1        0.929        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zybo_dvi_input_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0          0.929        0.000                      0                  345        0.057        0.000                      0                  345  
clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0_1        0.929        0.000                      0                  345        0.057        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      PixelClk_int                           PixelClk_int                                 2.431        0.000                      0                    3        0.539        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0          3.115        0.000                      0                    3        0.354        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0          3.115        0.000                      0                    3        0.289        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0_1        3.115        0.000                      0                    3        0.289        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0_1        3.116        0.000                      0                    3        0.354        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.014ns (26.554%)  route 2.805ns (73.446%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.735    -2.132    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.614 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=12, routed)          1.192    -0.421    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    -0.297 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_5/O
                         net (fo=3, routed)           0.598     0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.425 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.490     0.914    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.038 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.563    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.687 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.687    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.561     3.211    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.846    
                         clock uncertainty           -0.065     2.781    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.810    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.810    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.182ns (31.382%)  route 2.584ns (68.618%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.821     1.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.328     1.636 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.636    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077     2.819    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  1.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
    SLICE_X38Y88         FDPE (Hold_fdpe_C_D)         0.060    -0.365    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y94         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.366    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.370    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.560    -0.449    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.285 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X32Y97         FDPE (Hold_fdpe_C_D)         0.060    -0.389    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.053    -0.373    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X41Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.127    -0.156    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.221    -0.409    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070    -0.339    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_input_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y59     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y60     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y59     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X32Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_input_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_p
  To Clock:  hdmi_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DVI_ClkGenerator_n_4
  To Clock:  DVI_ClkGenerator_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_ClkGenerator_n_4
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y95     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y95     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.182ns (27.194%)  route 3.164ns (72.806%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.888     5.282    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X35Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=21, routed)          0.904     6.642    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg_n_0_[6]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.792 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6/O
                         net (fo=2, routed)           0.587     7.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.328     7.707 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4/O
                         net (fo=5, routed)           0.641     8.348    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.472 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.548     9.021    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.145 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.484     9.629    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    10.958    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.182ns (27.194%)  route 3.164ns (72.806%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.888     5.282    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X35Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=21, routed)          0.904     6.642    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg_n_0_[6]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.792 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6/O
                         net (fo=2, routed)           0.587     7.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.328     7.707 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4/O
                         net (fo=5, routed)           0.641     8.348    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.472 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.548     9.021    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.145 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.484     9.629    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    10.958    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.182ns (27.194%)  route 3.164ns (72.806%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.888     5.282    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X35Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=21, routed)          0.904     6.642    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg_n_0_[6]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.792 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6/O
                         net (fo=2, routed)           0.587     7.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.328     7.707 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4/O
                         net (fo=5, routed)           0.641     8.348    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.472 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.548     9.021    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.145 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.484     9.629    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y95         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X39Y95         FDRE (Setup_fdre_C_CE)      -0.205    10.958    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.182ns (28.099%)  route 3.025ns (71.901%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.888     5.282    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X35Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=21, routed)          0.904     6.642    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg_n_0_[6]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.792 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6/O
                         net (fo=2, routed)           0.587     7.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.328     7.707 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4/O
                         net (fo=5, routed)           0.641     8.348    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.472 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.548     9.021    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.145 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.344     9.489    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y96         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X39Y96         FDRE (Setup_fdre_C_CE)      -0.205    10.958    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.182ns (28.099%)  route 3.025ns (71.901%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.888     5.282    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X35Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456     5.738 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=21, routed)          0.904     6.642    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState_reg_n_0_[6]
    SLICE_X34Y98         LUT2 (Prop_lut2_I1_O)        0.150     6.792 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6/O
                         net (fo=2, routed)           0.587     7.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_6_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.328     7.707 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4/O
                         net (fo=5, routed)           0.641     8.348    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[0]_i_4_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.124     8.472 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3/O
                         net (fo=12, routed)          0.548     9.021    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_3_n_0
    SLICE_X37Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.145 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1/O
                         net (fo=5, routed)           0.344     9.489    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y96         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X39Y96         FDRE (Setup_fdre_C_CE)      -0.205    10.958    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.090ns (26.296%)  route 3.055ns (73.704%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 10.828 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=21, routed)          1.123     6.759    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg_n_0_[8]
    SLICE_X35Y92         LUT5 (Prop_lut5_I1_O)        0.299     7.058 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4/O
                         net (fo=4, routed)           0.276     7.333    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0/O
                         net (fo=1, routed)           0.541     7.999    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.123 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=13, routed)          0.698     8.820    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.124     8.944 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.418     9.362    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.761    10.828    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.423    11.251    
                         clock uncertainty           -0.053    11.198    
    SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    10.993    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.090ns (26.296%)  route 3.055ns (73.704%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 10.828 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X36Y93         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=21, routed)          1.123     6.759    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg_n_0_[8]
    SLICE_X35Y92         LUT5 (Prop_lut5_I1_O)        0.299     7.058 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4/O
                         net (fo=4, routed)           0.276     7.333    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.457 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0/O
                         net (fo=1, routed)           0.541     7.999    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.123 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=13, routed)          0.698     8.820    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.124     8.944 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.418     9.362    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.761    10.828    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X39Y92         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.423    11.251    
                         clock uncertainty           -0.053    11.198    
    SLICE_X39Y92         FDRE (Setup_fdre_C_CE)      -0.205    10.993    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.064ns (25.974%)  route 3.032ns (74.026%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X43Y97         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.396     7.069    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.152     7.221 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4/O
                         net (fo=8, routed)           0.779     8.001    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.332     8.333 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_5/O
                         net (fo=12, routed)          0.454     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=6, routed)           0.403     9.314    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.994    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.064ns (25.974%)  route 3.032ns (74.026%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X43Y97         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.396     7.069    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.152     7.221 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4/O
                         net (fo=8, routed)           0.779     8.001    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.332     8.333 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_5/O
                         net (fo=12, routed)          0.454     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=6, routed)           0.403     9.314    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.994    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 1.064ns (25.974%)  route 3.032ns (74.026%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X43Y97         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.396     7.069    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X39Y97         LUT4 (Prop_lut4_I0_O)        0.152     7.221 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4/O
                         net (fo=8, routed)           0.779     8.001    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[8]_i_4_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.332     8.333 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_5/O
                         net (fo=12, routed)          0.454     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=6, routed)           0.403     9.314    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.994    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[3]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  1.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.734%)  route 0.189ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.261     1.832    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X41Y89         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.189     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X42Y89         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y89         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.311     1.848    
    SLICE_X42Y89         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.088    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.263     1.834    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X41Y94         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.259     2.235    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X42Y94         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.300     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y94         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.263     1.834    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X41Y94         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.259     2.235    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X42Y94         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.300     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y94         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y94         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y98    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y96    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I            n/a            2.155         6.060       3.905      BUFGCTRL_X0Y17  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y96    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y98    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y97    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y95    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y94    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y94    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y94    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y94    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y94    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.574    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.574    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.014ns (26.554%)  route 2.805ns (73.446%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.735    -2.132    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.614 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=12, routed)          1.192    -0.421    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    -0.297 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_5/O
                         net (fo=3, routed)           0.598     0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.425 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.490     0.914    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.038 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.563    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.687 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.687    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.561     3.211    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.846    
                         clock uncertainty           -0.065     2.782    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.811    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.811    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.182ns (31.382%)  route 2.584ns (68.618%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.821     1.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.328     1.636 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.636    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.743    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077     2.820    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
    SLICE_X38Y88         FDPE (Hold_fdpe_C_D)         0.060    -0.365    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y94         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.366    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.370    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.560    -0.449    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.285 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X32Y97         FDPE (Hold_fdpe_C_D)         0.060    -0.389    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.053    -0.373    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X41Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.127    -0.156    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.221    -0.409    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070    -0.339    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_input_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X39Y59     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y60     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X39Y59     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X32Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X32Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X40Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y94     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_input_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.014ns (26.554%)  route 2.805ns (73.446%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.735    -2.132    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.614 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=12, routed)          1.192    -0.421    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    -0.297 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_5/O
                         net (fo=3, routed)           0.598     0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.425 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.490     0.914    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.038 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.563    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.687 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.687    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.561     3.211    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.846    
                         clock uncertainty           -0.065     2.781    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.810    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.810    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.182ns (31.382%)  route 2.584ns (68.618%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.821     1.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.328     1.636 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.636    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077     2.819    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  1.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
                         clock uncertainty            0.065    -0.360    
    SLICE_X38Y88         FDPE (Hold_fdpe_C_D)         0.060    -0.300    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y94         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.305    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.560    -0.449    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.285 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.065    -0.384    
    SLICE_X32Y97         FDPE (Hold_fdpe_C_D)         0.060    -0.324    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.053    -0.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X41Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.127    -0.156    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.221    -0.409    
                         clock uncertainty            0.065    -0.344    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070    -0.274    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.182ns (31.309%)  route 2.593ns (68.691%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.499     0.986    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.328     1.314 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.331     1.645    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_CE)      -0.169     2.573    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.573    
                         arrival time                          -1.645    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 1.014ns (26.554%)  route 2.805ns (73.446%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.735    -2.132    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.614 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=12, routed)          1.192    -0.421    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.124    -0.297 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_5/O
                         net (fo=3, routed)           0.598     0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStart
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     0.425 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.490     0.914    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     1.038 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.525     1.563    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     1.687 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.687    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.561     3.211    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y60         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.364     2.846    
                         clock uncertainty           -0.065     2.781    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029     2.810    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.810    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.182ns (31.382%)  route 2.584ns (68.618%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.790ns = ( 3.210 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.131ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.736    -2.131    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.675 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=17, routed)          0.654    -1.021    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.124    -0.897 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.468    -0.429    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    -0.305 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.641     0.337    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.150     0.487 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.821     1.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.328     1.636 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.636    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.560     3.210    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y59         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.807    
                         clock uncertainty           -0.065     2.742    
    SLICE_X38Y59         FDRE (Setup_fdre_C_D)        0.077     2.819    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                  1.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDPE (Prop_fdpe_C_Q)         0.164    -0.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.205    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y88         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.425    
                         clock uncertainty            0.065    -0.360    
    SLICE_X38Y88         FDPE (Hold_fdpe_C_D)         0.060    -0.300    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y94         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.060    -0.301    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.305    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.560    -0.449    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDPE (Prop_fdpe_C_Q)         0.164    -0.285 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.229    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.829    -0.213    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X32Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.065    -0.384    
    SLICE_X32Y97         FDPE (Hold_fdpe_C_D)         0.060    -0.324    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.191ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.583    -0.426    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.206    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.851    -0.191    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X42Y66         FDRE (Hold_fdre_C_D)         0.053    -0.308    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.584    -0.425    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X41Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.284 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.127    -0.156    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.854    -0.188    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y62         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.221    -0.409    
                         clock uncertainty            0.065    -0.344    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.070    -0.274    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.478ns (15.800%)  route 2.547ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.818     5.212    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.478     5.690 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.547     8.237    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X40Y99         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X40Y99         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X40Y99         FDPE (Recov_fdpe_C_PRE)     -0.530    10.669    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.478ns (18.385%)  route 2.122ns (81.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.818     5.212    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.478     5.690 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.122     7.812    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X37Y97         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X37Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X37Y97         FDPE (Recov_fdpe_C_PRE)     -0.530    10.634    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.478ns (37.604%)  route 0.793ns (62.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 10.827 - 6.060 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.818     5.212    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.478     5.690 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.793     6.483    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X38Y89         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.760    10.827    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X38Y89         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X38Y89         FDPE (Recov_fdpe_C_PRE)     -0.532    10.629    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.148ns (32.660%)  route 0.305ns (67.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.260     1.831    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.148     1.979 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.305     2.285    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X38Y89         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X38Y89         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.869    
    SLICE_X38Y89         FDPE (Remov_fdpe_C_PRE)     -0.124     1.745    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.148ns (12.927%)  route 0.997ns (87.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.260     1.831    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.148     1.979 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.997     2.976    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X37Y97         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.301     2.163    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X37Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.872    
    SLICE_X37Y97         FDPE (Remov_fdpe_C_PRE)     -0.148     1.724    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.148ns (11.279%)  route 1.164ns (88.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.260     1.831    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X42Y87         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDPE (Prop_fdpe_C_Q)         0.148     1.979 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.164     3.144    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X40Y99         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.301     2.163    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X40Y99         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X40Y99         FDPE (Remov_fdpe_C_PRE)     -0.148     1.703    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  1.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.536     2.233    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.494     2.275    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.385    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y76         FDCE (Recov_fdce_C_CLR)     -0.494     2.274    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.187    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y76         FDCE (Remov_fdce_C_CLR)     -0.121    -0.541    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.543    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.543    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.592    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.536     2.233    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.494     2.275    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.385    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y76         FDCE (Recov_fdce_C_CLR)     -0.494     2.274    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.187    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y76         FDCE (Remov_fdce_C_CLR)     -0.121    -0.476    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.478    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.478    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.527    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.536     2.233    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.233    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.494     2.275    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.385    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.768    
    SLICE_X42Y76         FDCE (Recov_fdce_C_CLR)     -0.494     2.274    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.187    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X42Y76         FDCE (Remov_fdce_C_CLR)     -0.121    -0.476    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.478    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.478    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.527    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.536     2.234    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.234    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.419ns (33.137%)  route 0.845ns (66.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.845    -0.882    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.494     2.276    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.276    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.385    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.548     3.198    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.833    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y76         FDCE (Recov_fdce_C_CLR)     -0.494     2.275    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.275    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y75         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.187    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y76         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.843    -0.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X42Y76         FDCE (Remov_fdce_C_CLR)     -0.121    -0.541    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.543    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.477%)  route 0.355ns (73.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.355     0.050    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.543    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.592    





