# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 00:13:51  October 29, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		spi_sector_erase_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY spi_sector_erase
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:13:51  OCTOBER 29, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name VERILOG_FILE ../rtl/spi_sector_erase_ctrl.v
set_global_assignment -name VERILOG_FILE ../rtl/spi_sector_erase.v
set_global_assignment -name VERILOG_FILE ../rtl/spi_drive.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 us" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH tb_spi_sector_erase -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME tb_spi_sector_erase -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_spi_sector_erase -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/tb_spi_sector_erase.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/acdc_check.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/testbench.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/data.txt -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/initM25P16.txt -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/initM25P16_test.txt -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/initmemory.txt -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/internal_logic.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/M25p16.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/m25p16_driver.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/memory_access.v -section_id tb_spi_sector_erase
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/M25P16_VG_V12/parameter.v -section_id tb_spi_sector_erase
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"