
*** Running vivado
    with args -log design_1_conv2d_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv2d_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_conv2d_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/reon/work/xilinx/conv2d_ip/solution2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conv2d_0_0
Command: synth_design -top design_1_conv2d_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56562
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2453.090 ; gain = 371.738 ; free physical = 14141 ; free virtual = 19201
Synthesis current peak Physical Memory [PSS] (MB): peak = 1703.291; parent = 1558.648; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3443.828; parent = 2456.062; children = 987.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv2d_0_0' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_0/synth/design_1_conv2d_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv2d' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_conv2d_Pipeline_in_channels_kh_kw' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_conv2d_Pipeline_in_channels_kh_kw.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_flow_control_loop_pipe_sequential_init' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_flow_control_loop_pipe_sequential_init' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_conv2d_Pipeline_in_channels_kh_kw' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_conv2d_Pipeline_in_channels_kh_kw.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_control_s_axi' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_control_s_axi.v:260]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_control_s_axi' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/ip/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/ip/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/ip/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mul_32ns_32ns_64_2_1' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_mul_32ns_32ns_64_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mul_32ns_32ns_64_2_1' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_mul_32ns_32ns_64_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_mul_32ns_64ns_96_5_1' [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_mul_32ns_64ns_96_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_mul_32ns_64ns_96_5_1' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_mul_32ns_64ns_96_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv2d_0_0' (0#1) [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_0/synth/design_1_conv2d_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ipshared/d853/hdl/verilog/conv2d_control_s_axi.v:355]
WARNING: [Synth 8-7129] Port reset in module conv2d_mul_32ns_64ns_96_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module conv2d_mul_32ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2623.027 ; gain = 541.676 ; free physical = 14491 ; free virtual = 19554
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3610.797; parent = 2623.031; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.871 ; gain = 556.520 ; free physical = 14454 ; free virtual = 19518
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3625.641; parent = 2637.875; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2637.871 ; gain = 556.520 ; free physical = 14446 ; free virtual = 19509
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3625.641; parent = 2637.875; children = 987.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2643.809 ; gain = 0.000 ; free physical = 14337 ; free virtual = 19401
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_0/constraints/conv2d_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_0/constraints/conv2d_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.runs/design_1_conv2d_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/reon/work/xilinx/conv2d_zq/conv2d_zq.runs/design_1_conv2d_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.652 ; gain = 0.000 ; free physical = 14347 ; free virtual = 19416
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2728.652 ; gain = 0.000 ; free physical = 14347 ; free virtual = 19420
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 14259 ; free virtual = 19343
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 14254 ; free virtual = 19339
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/reon/work/xilinx/conv2d_zq/conv2d_zq.runs/design_1_conv2d_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 14250 ; free virtual = 19334
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv2d_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv2d_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv2d_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv2d_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 13953 ; free virtual = 19039
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 144.643
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U15/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U16/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U16/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U16/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U16/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv2d_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv2d_control_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[47]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[46]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[45]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[44]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[43]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[42]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[41]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[40]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[39]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[38]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[37]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[36]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[35]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[34]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[33]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[32]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[31]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[30]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[29]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[28]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[27]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[26]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[25]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[24]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[23]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[22]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[21]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[20]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[19]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[18]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[17]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[47]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[46]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[45]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[44]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[43]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[42]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[41]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[40]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[39]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[38]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[37]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[36]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[35]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[34]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[33]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[32]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[31]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[30]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[29]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[28]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[27]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[26]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[25]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[24]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[23]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[22]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[21]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[20]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[19]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[18]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U18/dout_reg[17]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[47]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[46]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[45]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[44]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[43]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[42]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[41]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[40]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[39]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[38]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[37]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[36]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[35]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[34]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[33]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[32]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[31]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[30]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[29]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[28]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[27]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[26]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[25]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[24]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[23]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[22]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[21]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[20]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[19]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[18]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[17]) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[47]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[46]__0) is unused and will be removed from module conv2d.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U20/buff1_reg[45]__0) is unused and will be removed from module conv2d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 17337 ; free virtual = 22420
Synthesis current peak Physical Memory [PSS] (MB): peak = 1865.513; parent = 1720.992; children = 169.779
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 17471 ; free virtual = 22549
Synthesis current peak Physical Memory [PSS] (MB): peak = 1977.020; parent = 1790.916; children = 186.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 17483 ; free virtual = 22558
Synthesis current peak Physical Memory [PSS] (MB): peak = 1988.763; parent = 1802.662; children = 186.104
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18863 ; free virtual = 23938
Synthesis current peak Physical Memory [PSS] (MB): peak = 2088.257; parent = 1880.925; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18872 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.257; parent = 1881.925; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18872 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.257; parent = 1881.925; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18872 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.612; parent = 1882.280; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18872 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.612; parent = 1882.280; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18871 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.636; parent = 1882.304; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18871 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.636; parent = 1882.304; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic                | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'                | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | (A*B)'                 | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d                          | A'*B'                  | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d                          | (PCIN>>17+A'*B')'      | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d                          | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d                          | (PCIN>>17+A'*B')'      | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d                          | A'*B'                  | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d                          | (PCIN>>17+A'*B')'      | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d                          | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d                          | (PCIN>>17+A'*B')'      | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | (PCIN>>17+(A''*B'')')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d                          | (PCIN>>17+(A''*B'')')' | 17     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d                          | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | (PCIN>>17+(A''*B'')')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d                          | (PCIN>>17+(A''*B'')')' | 17     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d                          | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d                          | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d                          | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   323|
|2     |DSP48E1 |    29|
|12    |LUT1    |    74|
|13    |LUT2    |   566|
|14    |LUT3    |   487|
|15    |LUT4    |   311|
|16    |LUT5    |   133|
|17    |LUT6    |   387|
|18    |MUXCY   |    74|
|19    |MUXF7   |     6|
|20    |XORCY   |    25|
|21    |FDE     |     3|
|22    |FDRE    |  2689|
|23    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18871 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 2089.636; parent = 1882.304; children = 207.332
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3684.406; parent = 2696.641; children = 987.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 419 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2728.652 ; gain = 556.520 ; free physical = 18939 ; free virtual = 24015
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2728.652 ; gain = 647.301 ; free physical = 18939 ; free virtual = 24015
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2728.652 ; gain = 0.000 ; free physical = 19047 ; free virtual = 24122
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.652 ; gain = 0.000 ; free physical = 18988 ; free virtual = 24063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

Synth Design complete, checksum: 101ff413
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 200 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2728.652 ; gain = 978.895 ; free physical = 19254 ; free virtual = 24329
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/conv2d_zq/conv2d_zq.runs/design_1_conv2d_0_0_synth_1/design_1_conv2d_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv2d_0_0, cache-ID = d4d133bedf7884b9
INFO: [Coretcl 2-1174] Renamed 110 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/reon/work/xilinx/conv2d_zq/conv2d_zq.runs/design_1_conv2d_0_0_synth_1/design_1_conv2d_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv2d_0_0_utilization_synth.rpt -pb design_1_conv2d_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 18 21:55:56 2022...
