Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: DCB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DCB.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DCB"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : DCB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\sem3\COLab\DCB\DCB.v" into library work
Parsing module <d_flipflop>.
Parsing module <DCB>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DCB>.

Elaborating module <d_flipflop>.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 80: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 82: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 83: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 84: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "F:\sem3\COLab\DCB\DCB.v" Line 85: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DCB>.
    Related source file is "F:\sem3\COLab\DCB\DCB.v".
    Found 6-bit register for signal <op_dec>.
    Found 5-bit register for signal <reg5b1>.
    Found 5-bit register for signal <reg5b2>.
    Found 5-bit register for signal <reg5b3>.
    Found 5-bit register for signal <RW_dm>.
    Found 5-bit register for signal <reg5b5>.
    Found 5-bit register for signal <reg5b6>.
    Found 16-bit register for signal <imm>.
    Found 5-bit comparator equal for signal <reg5b3[4]_reg5b1[4]_equal_4_o> created at line 80
    Found 5-bit comparator equal for signal <reg5b4[4]_reg5b1[4]_equal_6_o> created at line 81
    Found 5-bit comparator equal for signal <reg5b5[4]_reg5b1[4]_equal_8_o> created at line 82
    Found 5-bit comparator equal for signal <reg5b3[4]_reg5b6[4]_equal_10_o> created at line 83
    Found 5-bit comparator equal for signal <reg5b4[4]_reg5b6[4]_equal_12_o> created at line 84
    Found 5-bit comparator equal for signal <reg5b5[4]_reg5b6[4]_equal_14_o> created at line 85
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <DCB> synthesized.

Synthesizing Unit <d_flipflop>.
    Related source file is "F:\sem3\COLab\DCB\DCB.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_flipflop> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 17
 1-bit register                                        : 9
 16-bit register                                       : 1
 5-bit register                                        : 6
 6-bit register                                        : 1
# Comparators                                          : 6
 5-bit comparator equal                                : 6
# Multiplexers                                         : 2
 2-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 6
 5-bit comparator equal                                : 6
# Multiplexers                                         : 2
 2-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <reg6b_0> in Unit <DCB> is equivalent to the following FF/Latch, which will be removed : <d3/out> 

Optimizing unit <DCB> ...
INFO:Xst:2261 - The FF/Latch <d4/out> in Unit <DCB> is equivalent to the following FF/Latch, which will be removed : <d1/out> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DCB, actual ratio is 0.
FlipFlop reg6b_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DCB.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 39
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT4                        : 1
#      LUT5                        : 7
#      LUT6                        : 22
# FlipFlops/Latches                : 60
#      FD                          : 15
#      FDR                         : 45
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 33
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  126800     0%  
 Number of Slice LUTs:                   39  out of  63400     0%  
    Number used as Logic:                39  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:       8  out of     45    17%  
   Number with an unused LUT:             6  out of     45    13%  
   Number of fully used LUT-FF pairs:    31  out of     45    68%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    210    32%  
    IOB Flip Flops/Latches:              23

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.354ns (Maximum Frequency: 738.552MHz)
   Minimum input arrival time before clock: 2.113ns
   Maximum output required time after clock: 3.849ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.354ns (frequency: 738.552MHz)
  Total number of paths / destination ports: 38 / 35
-------------------------------------------------------------------------
Delay:               1.354ns (Levels of Logic = 1)
  Source:            reg6b_0 (FF)
  Destination:       d7/out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg6b_0 to d7/out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.722  reg6b_0 (reg6b_0)
     LUT3:I0->O            1   0.124   0.000  p61 (p6)
     FDR:D                     0.030          d7/out
    ----------------------------------------
    Total                      1.354ns (0.632ns logic, 0.722ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 203 / 86
-------------------------------------------------------------------------
Offset:              2.113ns (Levels of Logic = 3)
  Source:            ins<29> (PAD)
  Destination:       reg5b1_0 (FF)
  Destination Clock: clk rising

  Data Path: ins<29> to reg5b1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.803  ins_29_IBUF (ins_29_IBUF)
     LUT4:I0->O           15   0.124   1.031  GND_1_o_GND_1_o_equal_1_o_0_SW1 (N16)
     LUT6:I0->O            1   0.124   0.000  reg5b1_0_rstpot (reg5b1_0_rstpot)
     FD:D                      0.030          reg5b1_0
    ----------------------------------------
    Total                      2.113ns (0.279ns logic, 1.834ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 151 / 35
-------------------------------------------------------------------------
Offset:              3.849ns (Levels of Logic = 4)
  Source:            reg5b4_0 (FF)
  Destination:       mux_sel_A<0> (PAD)
  Source Clock:      clk rising

  Data Path: reg5b4_0 to mux_sel_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.478   0.959  reg5b4_0 (reg5b4_0)
     LUT6:I0->O            1   0.124   0.919  reg5b4[4]_reg5b1[4]_equal_6_o5_SW0 (N8)
     LUT5:I0->O            2   0.124   0.722  reg5b4[4]_reg5b1[4]_equal_6_o5 (reg5b4[4]_reg5b1[4]_equal_6_o)
     LUT3:I0->O            1   0.124   0.399  Mmux_mux_sel_A11 (mux_sel_A_0_OBUF)
     OBUF:I->O                 0.000          mux_sel_A_0_OBUF (mux_sel_A<0>)
    ----------------------------------------
    Total                      3.849ns (0.850ns logic, 2.999ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.354|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.28 secs
 
--> 

Total memory usage is 4626028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

