// Generated PTX for function: gpu_vector_mul
// Target: SM 50
// Generated by DCC emit_ptx tool using fully integrated MLIR/LLVM C APIs (no external tools)

//
// Generated by LLVM NVPTX Back-End
//

.version 4.0
.target sm_50
.address_size 64

	// .globl	gpu_vector_mul

.visible .entry gpu_vector_mul(
	.param .u64 gpu_vector_mul_param_0,
	.param .u64 gpu_vector_mul_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	cvt.s64.s32 	%rd5, %r3;
	mul.wide.s32 	%rd6, %r1, %r2;
	add.s64 	%rd7, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd7, 1023;
	@%p1 bra 	$L__BB0_2;
	ld.param.u64 	%rd3, [gpu_vector_mul_param_0];
	ld.param.u64 	%rd4, [gpu_vector_mul_param_1];
	shl.b64 	%rd8, %rd7, 2;
	add.s64 	%rd1, %rd3, %rd8;
	add.s64 	%rd2, %rd4, %rd8;
	ld.u32 	%r4, [%rd1];
	ld.u32 	%r5, [%rd2];
	mul.lo.s32 	%r6, %r4, %r5;
	st.u32 	[%rd1], %r6;
$L__BB0_2:
	ret;

}
