<stg><name>compute</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="13" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="77" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt

]]></Node>
<StgValue><ssdm name="dt_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap

]]></Node>
<StgValue><ssdm name="Cap_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %amb_temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %amb_temp

]]></Node>
<StgValue><ssdm name="amb_temp_read"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %ct_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ct

]]></Node>
<StgValue><ssdm name="ct_read"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %mul = fmul i32 %ct_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %mul = fmul i32 %ct_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %mul = fmul i32 %ct_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %cb_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cb

]]></Node>
<StgValue><ssdm name="cb_read"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %cw_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cw

]]></Node>
<StgValue><ssdm name="cw_read"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %ce_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ce_r

]]></Node>
<StgValue><ssdm name="ce_read"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %cs_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cs

]]></Node>
<StgValue><ssdm name="cs_read"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %cn_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cn

]]></Node>
<StgValue><ssdm name="cn_read"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %cc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cc

]]></Node>
<StgValue><ssdm name="cc_read"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %div = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %mul = fmul i32 %ct_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln28 = br void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i13 0, void, i13 %add_ln28, void %.split2

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %y = phi i7 0, void, i7 %select_ln28_1, void %.split2

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %x = phi i7 0, void, i7 %x_1, void %.split2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln28 = add i13 %indvar_flatten, i13 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %icmp_ln28 = icmp_eq  i13 %indvar_flatten, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln28 = br i1 %icmp_ln28, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:2 %icmp_ln29 = icmp_eq  i7 %x, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:3 %select_ln28 = select i1 %icmp_ln29, i7 0, i7 %x

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:4 %add_ln28_1 = add i7 %y, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split2:5 %select_ln28_1 = select i1 %icmp_ln29, i7 %add_ln28_1, i7 %y

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="7">
<![CDATA[
.split2:6 %trunc_ln28 = trunc i7 %select_ln28_1

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:9 %cmp66 = icmp_eq  i7 %y, i7 0

]]></Node>
<StgValue><ssdm name="cmp66"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:12 %cmp95 = icmp_eq  i7 %y, i7 63

]]></Node>
<StgValue><ssdm name="cmp95"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="7">
<![CDATA[
.split2:17 %trunc_ln32 = trunc i7 %select_ln28

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:7 %p_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:8 %cmp6_mid1 = icmp_eq  i7 %add_ln28_1, i7 0

]]></Node>
<StgValue><ssdm name="cmp6_mid1"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:10 %select_ln28_2 = select i1 %icmp_ln29, i1 %cmp6_mid1, i1 %cmp66

]]></Node>
<StgValue><ssdm name="select_ln28_2"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:11 %cmp9_mid1 = icmp_eq  i7 %add_ln28_1, i7 63

]]></Node>
<StgValue><ssdm name="cmp9_mid1"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split2:13 %select_ln28_3 = select i1 %icmp_ln29, i1 %cmp9_mid1, i1 %cmp95

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="7">
<![CDATA[
.split2:15 %x_01_cast = zext i7 %select_ln28

]]></Node>
<StgValue><ssdm name="x_01_cast"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:18 %c = add i12 %x_01_cast, i12 %p_mid2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="12">
<![CDATA[
.split2:19 %zext_ln32 = zext i12 %c

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:20 %icmp_ln34 = icmp_eq  i7 %select_ln28, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:21 %add_ln34 = add i12 %c, i12 4095

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split2:22 %add_ln34_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 %trunc_ln32

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2:23 %w = select i1 %icmp_ln34, i12 %add_ln34_1, i12 %add_ln34

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:24 %icmp_ln35 = icmp_eq  i7 %select_ln28, i7 63

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:25 %add_ln35 = add i12 %c, i12 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2:26 %e = select i1 %icmp_ln35, i12 %add_ln34_1, i12 %add_ln35

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:27 %add_ln36 = add i12 %c, i12 4032

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2:28 %n = select i1 %select_ln28_2, i12 %add_ln34_1, i12 %add_ln36

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split2:29 %add_ln37 = add i12 %c, i12 64

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split2:30 %s = select i1 %select_ln28_3, i12 %add_ln34_1, i12 %add_ln37

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:31 %center_buf_addr = getelementptr i32 %center_buf, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="center_buf_addr"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="12">
<![CDATA[
.split2:32 %center_buf_load = load i12 %center_buf_addr

]]></Node>
<StgValue><ssdm name="center_buf_load"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:54 %top_buf_addr15 = getelementptr i32 %top_buf, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="top_buf_addr15"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.split2:55 %top_buf_load = load i12 %top_buf_addr15

]]></Node>
<StgValue><ssdm name="top_buf_load"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:58 %bottom_buf_addr = getelementptr i32 %bottom_buf, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="bottom_buf_addr"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
.split2:59 %bottom_buf_load = load i12 %bottom_buf_addr

]]></Node>
<StgValue><ssdm name="bottom_buf_load"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:62 %power_buf_addr21 = getelementptr i32 %power_buf, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="power_buf_addr21"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
.split2:63 %power_buf_load = load i12 %power_buf_addr21

]]></Node>
<StgValue><ssdm name="power_buf_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="148" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="12">
<![CDATA[
.split2:32 %center_buf_load = load i12 %center_buf_addr

]]></Node>
<StgValue><ssdm name="center_buf_load"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
.split2:34 %zext_ln41_2 = zext i12 %n

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:35 %center_buf_addr_6 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="center_buf_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
.split2:36 %center_buf_load_1 = load i12 %center_buf_addr_6

]]></Node>
<StgValue><ssdm name="center_buf_load_1"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
.split2:39 %zext_ln41 = zext i12 %s

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:40 %center_buf_addr_7 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="center_buf_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
.split2:41 %center_buf_load_2 = load i12 %center_buf_addr_7

]]></Node>
<StgValue><ssdm name="center_buf_load_2"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="12">
<![CDATA[
.split2:55 %top_buf_load = load i12 %top_buf_addr15

]]></Node>
<StgValue><ssdm name="top_buf_load"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
.split2:59 %bottom_buf_load = load i12 %bottom_buf_addr

]]></Node>
<StgValue><ssdm name="bottom_buf_load"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
.split2:63 %power_buf_load = load i12 %power_buf_addr21

]]></Node>
<StgValue><ssdm name="power_buf_load"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split2:69 %x_1 = add i7 %select_ln28, i7 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:33 %mul1 = fmul i32 %center_buf_load, i32 %cc_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
.split2:36 %center_buf_load_1 = load i12 %center_buf_addr_6

]]></Node>
<StgValue><ssdm name="center_buf_load_1"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
.split2:41 %center_buf_load_2 = load i12 %center_buf_addr_7

]]></Node>
<StgValue><ssdm name="center_buf_load_2"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
.split2:44 %zext_ln41_1 = zext i12 %e

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:45 %center_buf_addr_8 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="center_buf_addr_8"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12">
<![CDATA[
.split2:46 %center_buf_load_3 = load i12 %center_buf_addr_8

]]></Node>
<StgValue><ssdm name="center_buf_load_3"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
.split2:49 %zext_ln41_3 = zext i12 %w

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:50 %center_buf_addr_9 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="center_buf_addr_9"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
.split2:51 %center_buf_load_4 = load i12 %center_buf_addr_9

]]></Node>
<StgValue><ssdm name="center_buf_load_4"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:56 %mul6 = fmul i32 %top_buf_load, i32 %ct_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:60 %mul7 = fmul i32 %bottom_buf_load, i32 %cb_read

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="170" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:33 %mul1 = fmul i32 %center_buf_load, i32 %cc_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:37 %mul2 = fmul i32 %center_buf_load_1, i32 %cn_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:42 %mul3 = fmul i32 %center_buf_load_2, i32 %cs_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12">
<![CDATA[
.split2:46 %center_buf_load_3 = load i12 %center_buf_addr_8

]]></Node>
<StgValue><ssdm name="center_buf_load_3"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="12">
<![CDATA[
.split2:51 %center_buf_load_4 = load i12 %center_buf_addr_9

]]></Node>
<StgValue><ssdm name="center_buf_load_4"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:56 %mul6 = fmul i32 %top_buf_load, i32 %ct_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:60 %mul7 = fmul i32 %bottom_buf_load, i32 %cb_read

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:64 %mul8 = fmul i32 %div, i32 %power_buf_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="178" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:33 %mul1 = fmul i32 %center_buf_load, i32 %cc_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:37 %mul2 = fmul i32 %center_buf_load_1, i32 %cn_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:42 %mul3 = fmul i32 %center_buf_load_2, i32 %cs_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:47 %mul4 = fmul i32 %center_buf_load_3, i32 %ce_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:52 %mul5 = fmul i32 %center_buf_load_4, i32 %cw_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:56 %mul6 = fmul i32 %top_buf_load, i32 %ct_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:60 %mul7 = fmul i32 %bottom_buf_load, i32 %cb_read

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:64 %mul8 = fmul i32 %div, i32 %power_buf_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="186" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:33 %mul1 = fmul i32 %center_buf_load, i32 %cc_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:37 %mul2 = fmul i32 %center_buf_load_1, i32 %cn_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:42 %mul3 = fmul i32 %center_buf_load_2, i32 %cs_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:47 %mul4 = fmul i32 %center_buf_load_3, i32 %ce_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:52 %mul5 = fmul i32 %center_buf_load_4, i32 %cw_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:56 %mul6 = fmul i32 %top_buf_load, i32 %ct_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:60 %mul7 = fmul i32 %bottom_buf_load, i32 %cb_read

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:64 %mul8 = fmul i32 %div, i32 %power_buf_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:37 %mul2 = fmul i32 %center_buf_load_1, i32 %cn_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:42 %mul3 = fmul i32 %center_buf_load_2, i32 %cs_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:47 %mul4 = fmul i32 %center_buf_load_3, i32 %ce_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:52 %mul5 = fmul i32 %center_buf_load_4, i32 %cw_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:64 %mul8 = fmul i32 %div, i32 %power_buf_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="199" st_id="21" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:47 %mul4 = fmul i32 %center_buf_load_3, i32 %ce_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:52 %mul5 = fmul i32 %center_buf_load_4, i32 %cw_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="203" st_id="23" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="204" st_id="24" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="205" st_id="25" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="206" st_id="26" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:38 %add = fadd i32 %mul1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="213" st_id="33" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:43 %add1 = fadd i32 %add, i32 %mul3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="215" st_id="35" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="217" st_id="37" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="218" st_id="38" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="219" st_id="39" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="220" st_id="40" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="221" st_id="41" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:48 %add2 = fadd i32 %add1, i32 %mul4

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="222" st_id="42" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="223" st_id="43" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="224" st_id="44" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="225" st_id="45" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="226" st_id="46" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="227" st_id="47" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="228" st_id="48" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:53 %add3 = fadd i32 %add2, i32 %mul5

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="229" st_id="49" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="230" st_id="50" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="231" st_id="51" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="232" st_id="52" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="233" st_id="53" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="234" st_id="54" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="235" st_id="55" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:57 %add4 = fadd i32 %add3, i32 %mul6

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="236" st_id="56" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="237" st_id="57" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="238" st_id="58" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="239" st_id="59" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="240" st_id="60" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="241" st_id="61" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="242" st_id="62" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:61 %add5 = fadd i32 %add4, i32 %mul7

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="243" st_id="63" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="244" st_id="64" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="245" st_id="65" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="246" st_id="66" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="247" st_id="67" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="248" st_id="68" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="249" st_id="69" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:65 %add6 = fadd i32 %add5, i32 %mul8

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="250" st_id="70" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="251" st_id="71" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="252" st_id="72" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="253" st_id="73" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="254" st_id="74" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="255" st_id="75" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="256" st_id="76" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:66 %add7 = fadd i32 %add6, i32 %mul

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="257" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="258" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split2:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="259" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="260" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:16 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="261" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:67 %result_buf_addr = getelementptr i32 %result_buf, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="result_buf_addr"/></StgValue>
</operation>

<operation id="262" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split2:68 %store_ln41 = store i32 %add7, i12 %result_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="263" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.split2:70 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="264" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0">
<![CDATA[
:0 %ret_ln61 = ret

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
