# TCL File Generated by Component Editor 10.1sp1
# Wed Oct 26 15:56:20 EST 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | vl_avalon_spi_slave "vl_avalon_spi_slave" v1.0
# | VL 2011.10.26.15:56:20
# | Avalon SPI slave
# | 
# | D:/work/vl/s5l_trunk/sw/S5L-sw-FPL/src/vl_avalon_spi_slave/vl_avalon_spi_slave.vhd
# | 
# |    ./vl_avalon_spi_slave.vhd syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 10.1
# | 
package require -exact sopc 10.1
# | 
# +-----------------------------------

# +-----------------------------------
# | module vl_avalon_spi_slave
# | 
set_module_property DESCRIPTION "Avalon SPI slave"
set_module_property NAME vl_avalon_spi_slave
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP S5A
set_module_property AUTHOR VL
set_module_property DISPLAY_NAME vl_avalon_spi_slave
set_module_property TOP_LEVEL_HDL_FILE vl_avalon_spi_slave.vhd
set_module_property TOP_LEVEL_HDL_MODULE vl_avalon_spi_slave
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file vl_avalon_spi_slave.vhd {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
add_parameter FIFO_DEPTH NATURAL 16
set_parameter_property FIFO_DEPTH DEFAULT_VALUE 16
set_parameter_property FIFO_DEPTH DISPLAY_NAME FIFO_DEPTH
set_parameter_property FIFO_DEPTH TYPE NATURAL
set_parameter_property FIFO_DEPTH UNITS None
set_parameter_property FIFO_DEPTH AFFECTS_GENERATION false
set_parameter_property FIFO_DEPTH HDL_PARAMETER true
add_parameter BIT_WIDTH NATURAL 8
set_parameter_property BIT_WIDTH DEFAULT_VALUE 8
set_parameter_property BIT_WIDTH DISPLAY_NAME BIT_WIDTH
set_parameter_property BIT_WIDTH TYPE NATURAL
set_parameter_property BIT_WIDTH UNITS None
set_parameter_property BIT_WIDTH AFFECTS_GENERATION false
set_parameter_property BIT_WIDTH HDL_PARAMETER true
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point s1
# | 
add_interface s1 avalon end
set_interface_property s1 addressAlignment DYNAMIC
set_interface_property s1 addressUnits WORDS
set_interface_property s1 associatedClock clock_sink
set_interface_property s1 associatedReset reset_sink
set_interface_property s1 burstOnBurstBoundariesOnly false
set_interface_property s1 explicitAddressSpan 0
set_interface_property s1 holdTime 0
set_interface_property s1 isMemoryDevice false
set_interface_property s1 isNonVolatileStorage false
set_interface_property s1 linewrapBursts false
set_interface_property s1 maximumPendingReadTransactions 0
set_interface_property s1 printableDevice false
set_interface_property s1 readLatency 0
set_interface_property s1 readWaitTime 1
set_interface_property s1 setupTime 0
set_interface_property s1 timingUnits Cycles
set_interface_property s1 writeWaitTime 0

set_interface_property s1 ENABLED true

add_interface_port s1 avs_s1_address address Input 4
add_interface_port s1 avs_s1_readdata readdata Output 32
add_interface_port s1 avs_s1_writedata writedata Input 32
add_interface_port s1 avs_s1_read read Input 1
add_interface_port s1 avs_s1_write write Input 1
add_interface_port s1 avs_s1_waitrequest waitrequest Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point conduit_spi
# | 
add_interface conduit_spi conduit end

set_interface_property conduit_spi ENABLED true

add_interface_port conduit_spi spi_clk export Input 1
add_interface_port conduit_spi spi_miso export Output 1
add_interface_port conduit_spi spi_mosi export Input 1
add_interface_port conduit_spi spi_ss_n export Input 1
add_interface_port conduit_spi spi_srdy_n export Output 1
add_interface_port conduit_spi spi_mrdy_n export Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock_sink
# | 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0

set_interface_property clock_sink ENABLED true

add_interface_port clock_sink cpu_clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset_sink
# | 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT

set_interface_property reset_sink ENABLED true

add_interface_port reset_sink cpu_reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point interrupt_sender
# | 
add_interface interrupt_sender interrupt end
set_interface_property interrupt_sender associatedAddressablePoint s1
set_interface_property interrupt_sender associatedClock clock_sink
set_interface_property interrupt_sender associatedReset reset_sink

set_interface_property interrupt_sender ENABLED true

add_interface_port interrupt_sender s1_irq irq Output 1
# | 
# +-----------------------------------
