@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_slavestage.v":82:4:82:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_5.masterDataInProg[1] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_slavestage.v":82:4:82:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_5.masterDataInProg[3] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_slavestage.v":82:4:82:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_5.masterDataInProg[2] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[7] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[8] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: BN362 :"e:\julio\projetos\ips\crc\src\soc\crc_ahb_ip\component\actel\directcore\coreahblite\5.0.100\rtl\vlog\core\coreahblite_masterstage.v":167:0:167:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.crc_ahb_ip(verilog) because there are no references to its outputs 
@N: FP130 |Promoting Net crc_ahb_ip_MSS_0_M2F_RESET_N on CLKINT  I_130 
@N: FP130 |Promoting Net crc_ip_0.CRC_UNIT.DATAPATH.crc_poly_size_77 on CLKINT  I_131 
@N: FP130 |Promoting Net crc_ip_0.rev_in_type[1] on CLKINT  I_132 
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.
@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.
