
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.73

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     4    0.03    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v _13_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.04    0.11    0.31 v _13_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _00_ (net)
                  0.04    0.00    0.31 v binary_count[0]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.03    0.10    0.39    0.39 v binary_count[2]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         binary_out[2] (net)
                  0.10    0.00    0.39 v _24_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    0.61 v _24_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _11_ (net)
                  0.11    0.00    0.61 v _19_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.01    0.06    0.17    0.78 v _19_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08_ (net)
                  0.06    0.00    0.78 v _20_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.25    1.02 ^ _20_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _09_ (net)
                  0.06    0.00    1.02 ^ _21_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    1.15 ^ _21_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03_ (net)
                  0.05    0.00    1.15 ^ binary_count[3]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[3]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     4    0.03    0.10    0.39    0.39 v binary_count[2]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         binary_out[2] (net)
                  0.10    0.00    0.39 v _24_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    0.61 v _24_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _11_ (net)
                  0.11    0.00    0.61 v _19_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     1    0.01    0.06    0.17    0.78 v _19_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _08_ (net)
                  0.06    0.00    0.78 v _20_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.25    1.02 ^ _20_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _09_ (net)
                  0.06    0.00    1.02 ^ _21_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.00    0.05    0.13    1.15 ^ _21_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _03_ (net)
                  0.05    0.00    1.15 ^ binary_count[3]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.15   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[3]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.61e-04   1.60e-05   2.37e-09   3.77e-04  70.7%
Combinational          1.42e-04   1.44e-05   3.17e-09   1.56e-04  29.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.03e-04   3.04e-05   5.54e-09   5.34e-04 100.0%
                          94.3%       5.7%       0.0%
