Analysis & Synthesis report for rede
Thu Jun 18 12:49:32 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated
 15. Source assignments for proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0|altsyncram_jt61:auto_generated
 16. Parameter Settings for User Entity Instance: proc_fx:p_rede
 17. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core
 18. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|pc:pc
 19. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|prefetch:pf
 20. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|instr_dec_fx:id
 21. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|stack_pointer:sp
 22. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|ula_fx:ula
 23. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx
 24. Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|reg_file:regf
 25. Parameter Settings for User Entity Instance: proc_fx:p_rede|mem_instr:minstr
 26. Parameter Settings for User Entity Instance: proc_fx:p_rede|mem_data:mdata
 27. Parameter Settings for User Entity Instance: addr_dec:dec_in
 28. Parameter Settings for User Entity Instance: addr_dec:dec_out
 29. Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0
 31. Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "proc_fx:p_rede|core_fx:core|prefetch:pf"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 18 12:49:32 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; rede                                        ;
; Top-level Entity Name              ; rede                                        ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 539                                         ;
;     Total combinational functions  ; 539                                         ;
;     Dedicated logic registers      ; 67                                          ;
; Total registers                    ; 67                                          ;
; Total pins                         ; 72                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,029,813                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; rede               ; rede               ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                            ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ../rede_H/rede.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v                                         ;         ;
; ../Proc_IP/ula_fx.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v                                      ;         ;
; ../Proc_IP/stack_pointer.v              ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v                               ;         ;
; ../Proc_IP/reg_file.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v                                    ;         ;
; ../Proc_IP/proc_fx.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v                                     ;         ;
; ../Proc_IP/prefetch.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v                                    ;         ;
; ../Proc_IP/pc.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v                                          ;         ;
; ../Proc_IP/positivo_fx.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v                                 ;         ;
; ../Proc_IP/mem_instr.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v                                   ;         ;
; ../Proc_IP/mem_data.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v                                    ;         ;
; ../Proc_IP/instr_dec_fx.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v                                ;         ;
; ../Proc_IP/core_fx.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v                                     ;         ;
; ../Proc_IP/addr_dec.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v                                    ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal191.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                   ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_jkl1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jkl1.tdf                  ;         ;
; db/rede.ram0_mem_data_b31d0f14.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/rede.ram0_mem_data_b31d0f14.hdl.mif  ;         ;
; db/decode_hsa.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/decode_hsa.tdf                       ;         ;
; db/mux_dob.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mux_dob.tdf                          ;         ;
; db/altsyncram_jt61.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jt61.tdf                  ;         ;
; db/rede.ram0_mem_instr_5d53fbb4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/rede.ram0_mem_instr_5d53fbb4.hdl.mif ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;         ;
; multcore.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                     ;         ;
; bypassff.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                     ;         ;
; altshift.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                     ;         ;
; db/mult_p5t.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf                         ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 539       ;
;                                             ;           ;
; Total combinational functions               ; 539       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 267       ;
;     -- 3 input functions                    ; 244       ;
;     -- <=2 input functions                  ; 28        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 388       ;
;     -- arithmetic mode                      ; 151       ;
;                                             ;           ;
; Total registers                             ; 67        ;
;     -- Dedicated logic registers            ; 67        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 72        ;
; Total memory bits                           ; 1029813   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 244       ;
; Total fan-out                               ; 6681      ;
; Average fan-out                             ; 7.16      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |rede                                        ; 539 (0)             ; 67 (0)                    ; 1029813     ; 6            ; 0       ; 3         ; 72   ; 0            ; |rede                                                                                                      ; rede            ; work         ;
;    |addr_dec:dec_in|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|addr_dec:dec_in                                                                                      ; addr_dec        ; work         ;
;    |addr_dec:dec_out|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|addr_dec:dec_out                                                                                     ; addr_dec        ; work         ;
;    |proc_fx:p_rede|                          ; 531 (0)             ; 67 (0)                    ; 1029813     ; 6            ; 0       ; 3         ; 0    ; 0            ; |rede|proc_fx:p_rede                                                                                       ; proc_fx         ; work         ;
;       |core_fx:core|                         ; 459 (47)            ; 64 (31)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core                                                                          ; core_fx         ; work         ;
;          |instr_dec_fx:id|                   ; 99 (99)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|instr_dec_fx:id                                                          ; instr_dec_fx    ; work         ;
;          |pc:pc|                             ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|pc:pc                                                                    ; pc              ; work         ;
;          |positivo_fx:positivo_fx|           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx                                                  ; positivo_fx     ; work         ;
;          |prefetch:pf|                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|prefetch:pf                                                              ; prefetch        ; work         ;
;          |reg_file:regf|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|reg_file:regf                                                            ; reg_file        ; work         ;
;          |stack_pointer:sp|                  ; 21 (21)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|stack_pointer:sp                                                         ; stack_pointer   ; work         ;
;          |ula_fx:ula|                        ; 195 (169)           ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|ula_fx:ula                                                               ; ula_fx          ; work         ;
;             |lpm_mult:Mult0|                 ; 26 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0                                                ; lpm_mult        ; work         ;
;                |mult_p5t:auto_generated|     ; 26 (26)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated                        ; mult_p5t        ; work         ;
;       |mem_data:mdata|                       ; 72 (0)              ; 3 (0)                     ; 1020551     ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_data:mdata                                                                        ; mem_data        ; work         ;
;          |altsyncram:mem_rtl_0|              ; 72 (0)              ; 3 (0)                     ; 1020551     ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0                                                   ; altsyncram      ; work         ;
;             |altsyncram_jkl1:auto_generated| ; 72 (0)              ; 3 (3)                     ; 1020551     ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated                    ; altsyncram_jkl1 ; work         ;
;                |decode_hsa:decode2|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated|decode_hsa:decode2 ; decode_hsa      ; work         ;
;                |mux_dob:mux3|                ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated|mux_dob:mux3       ; mux_dob         ; work         ;
;       |mem_instr:minstr|                     ; 0 (0)               ; 0 (0)                     ; 9262        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_instr:minstr                                                                      ; mem_instr       ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 9262        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0                                                 ; altsyncram      ; work         ;
;             |altsyncram_jt61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9262        ; 0            ; 0       ; 0         ; 0    ; 0            ; |rede|proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0|altsyncram_jt61:auto_generated                  ; altsyncram_jt61 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                     ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+
; proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32921        ; 31           ; 32921        ; 31           ; 1020551 ; db/rede.ram0_mem_data_b31d0f14.hdl.mif  ;
; proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0|altsyncram_jt61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 421          ; 22           ; --           ; --           ; 9262    ; db/rede.ram0_mem_instr_5d53fbb4.hdl.mif ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; proc_fx:p_rede|core_fx:core|stack_pointer:sp|cnt[15] ; 3       ;
; proc_fx:p_rede|core_fx:core|stack_pointer:sp|cnt[7]  ; 2       ;
; proc_fx:p_rede|core_fx:core|stack_pointer:sp|cnt[4]  ; 2       ;
; proc_fx:p_rede|core_fx:core|stack_pointer:sp|cnt[3]  ; 2       ;
; Total number of inverted registers = 4               ;         ;
+------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                     ;
+-----------------------------------------------+-------------------------------------------+------+
; Register Name                                 ; Megafunction                              ; Type ;
+-----------------------------------------------+-------------------------------------------+------+
; proc_fx:p_rede|mem_data:mdata|data_out[0..30] ; proc_fx:p_rede|mem_data:mdata|mem_rtl_0   ; RAM  ;
; proc_fx:p_rede|mem_instr:minstr|data[0..21]   ; proc_fx:p_rede|mem_instr:minstr|mem_rtl_0 ; RAM  ;
+-----------------------------------------------+-------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |rede|proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx|out[30] ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |rede|proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx|out[22] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |rede|proc_fx:p_rede|core_fx:core|ula_fx:ula|Mux2                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |rede|proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx|out[2]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0|altsyncram_jkl1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0|altsyncram_jt61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede                                              ;
+----------------+------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                  ; Type           ;
+----------------+------------------------------------------------------------------------+----------------+
; NUBITS         ; 31                                                                     ; Signed Integer ;
; MDATAS         ; 32921                                                                  ; Signed Integer ;
; MINSTS         ; 421                                                                    ; Signed Integer ;
; SDEPTH         ; 4                                                                      ; Signed Integer ;
; NUIOIN         ; 4                                                                      ; Signed Integer ;
; NUIOOU         ; 4                                                                      ; Signed Integer ;
; NUGAIN         ; 64                                                                     ; Signed Integer ;
; DFILE          ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_data.mif ; String         ;
; IFILE          ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_inst.mif ; String         ;
; DIV            ; 0                                                                      ; Signed Integer ;
; OR             ; 0                                                                      ; Signed Integer ;
; LOR            ; 0                                                                      ; Signed Integer ;
; GRE            ; 1                                                                      ; Signed Integer ;
; MOD            ; 0                                                                      ; Signed Integer ;
; ADD            ; 1                                                                      ; Signed Integer ;
; MLT            ; 1                                                                      ; Signed Integer ;
; CAL            ; 0                                                                      ; Signed Integer ;
; SRF            ; 1                                                                      ; Signed Integer ;
; LES            ; 1                                                                      ; Signed Integer ;
; EQU            ; 1                                                                      ; Signed Integer ;
; AND            ; 0                                                                      ; Signed Integer ;
; LAN            ; 1                                                                      ; Signed Integer ;
; INV            ; 0                                                                      ; Signed Integer ;
; LIN            ; 0                                                                      ; Signed Integer ;
; SHR            ; 0                                                                      ; Signed Integer ;
; XOR            ; 0                                                                      ; Signed Integer ;
; SHL            ; 0                                                                      ; Signed Integer ;
; SRS            ; 0                                                                      ; Signed Integer ;
; NRM            ; 0                                                                      ; Signed Integer ;
; NBOPCO         ; 6                                                                      ; Signed Integer ;
; MDATAW         ; 16                                                                     ; Signed Integer ;
; MINSTW         ; 9                                                                      ; Signed Integer ;
+----------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; NUBITS         ; 31    ; Signed Integer                                  ;
; NBOPCO         ; 6     ; Signed Integer                                  ;
; MDATAW         ; 16    ; Signed Integer                                  ;
; MINSTW         ; 9     ; Signed Integer                                  ;
; SDEPTH         ; 4     ; Signed Integer                                  ;
; NBOPER         ; 16    ; Signed Integer                                  ;
; NBINST         ; 22    ; Signed Integer                                  ;
; MDATAS         ; 32921 ; Signed Integer                                  ;
; NUIOIN         ; 4     ; Signed Integer                                  ;
; NUIOOU         ; 4     ; Signed Integer                                  ;
; NUGAIN         ; 64    ; Signed Integer                                  ;
; DIV            ; 0     ; Signed Integer                                  ;
; OR             ; 0     ; Signed Integer                                  ;
; LOR            ; 0     ; Signed Integer                                  ;
; GRE            ; 1     ; Signed Integer                                  ;
; MOD            ; 0     ; Signed Integer                                  ;
; ADD            ; 1     ; Signed Integer                                  ;
; MLT            ; 1     ; Signed Integer                                  ;
; CAL            ; 0     ; Signed Integer                                  ;
; SRF            ; 1     ; Signed Integer                                  ;
; LES            ; 1     ; Signed Integer                                  ;
; EQU            ; 1     ; Signed Integer                                  ;
; AND            ; 0     ; Signed Integer                                  ;
; LAN            ; 1     ; Signed Integer                                  ;
; INV            ; 0     ; Signed Integer                                  ;
; LIN            ; 0     ; Signed Integer                                  ;
; SHR            ; 0     ; Signed Integer                                  ;
; XOR            ; 0     ; Signed Integer                                  ;
; SHL            ; 0     ; Signed Integer                                  ;
; SRS            ; 0     ; Signed Integer                                  ;
; NRM            ; 0     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|pc:pc ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NBITS          ; 9     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|prefetch:pf ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; MINSTW         ; 9     ; Signed Integer                                              ;
; NBOPCO         ; 6     ; Signed Integer                                              ;
; NBOPER         ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|instr_dec_fx:id ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NBDATA         ; 31    ; Signed Integer                                                  ;
; NBOPCO         ; 6     ; Signed Integer                                                  ;
; NBOPER         ; 16    ; Signed Integer                                                  ;
; MDATAW         ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|stack_pointer:sp ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; NDATAW         ; 16    ; Signed Integer                                                   ;
; NDATAS         ; 32921 ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|ula_fx:ula ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; NUBITS         ; 31    ; Signed Integer                                             ;
; NUGAIN         ; 64    ; Signed Integer                                             ;
; DIV            ; 0     ; Signed Integer                                             ;
; OR             ; 0     ; Signed Integer                                             ;
; LOR            ; 0     ; Signed Integer                                             ;
; GRE            ; 1     ; Signed Integer                                             ;
; MOD            ; 0     ; Signed Integer                                             ;
; ADD            ; 1     ; Signed Integer                                             ;
; MLT            ; 1     ; Signed Integer                                             ;
; LES            ; 1     ; Signed Integer                                             ;
; EQU            ; 1     ; Signed Integer                                             ;
; AND            ; 0     ; Signed Integer                                             ;
; LAN            ; 1     ; Signed Integer                                             ;
; INV            ; 0     ; Signed Integer                                             ;
; LIN            ; 0     ; Signed Integer                                             ;
; SHR            ; 0     ; Signed Integer                                             ;
; XOR            ; 0     ; Signed Integer                                             ;
; SHL            ; 0     ; Signed Integer                                             ;
; SRS            ; 0     ; Signed Integer                                             ;
; NRM            ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; NUBITS         ; 31    ; Signed Integer                                                          ;
; NUGAIN         ; 64    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|core_fx:core|reg_file:regf ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; MDATAW         ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|mem_instr:minstr                             ;
+----------------+------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                  ; Type           ;
+----------------+------------------------------------------------------------------------+----------------+
; NADDRE         ; 421                                                                    ; Signed Integer ;
; NBDATA         ; 22                                                                     ; Signed Integer ;
; FNAME          ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_inst.mif ; String         ;
+----------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: proc_fx:p_rede|mem_data:mdata                               ;
+----------------+------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                  ; Type           ;
+----------------+------------------------------------------------------------------------+----------------+
; NADDRE         ; 32921                                                                  ; Signed Integer ;
; NBDATA         ; 31                                                                     ; Signed Integer ;
; FNAME          ; C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_data.mif ; String         ;
+----------------+------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addr_dec:dec_in ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NPORT          ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: addr_dec:dec_out ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NPORT          ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------+
; Parameter Name                     ; Value                                  ; Type                  ;
+------------------------------------+----------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped               ;
; WIDTH_A                            ; 31                                     ; Untyped               ;
; WIDTHAD_A                          ; 16                                     ; Untyped               ;
; NUMWORDS_A                         ; 32921                                  ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped               ;
; WIDTH_B                            ; 31                                     ; Untyped               ;
; WIDTHAD_B                          ; 16                                     ; Untyped               ;
; NUMWORDS_B                         ; 32921                                  ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped               ;
; BYTE_SIZE                          ; 8                                      ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped               ;
; INIT_FILE                          ; db/rede.ram0_mem_data_b31d0f14.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                          ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_jkl1                        ; Untyped               ;
+------------------------------------+----------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------+------------------------+
; Parameter Name                     ; Value                                   ; Type                   ;
+------------------------------------+-----------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                ;
; OPERATION_MODE                     ; ROM                                     ; Untyped                ;
; WIDTH_A                            ; 22                                      ; Untyped                ;
; WIDTHAD_A                          ; 9                                       ; Untyped                ;
; NUMWORDS_A                         ; 421                                     ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                ;
; WIDTH_B                            ; 1                                       ; Untyped                ;
; WIDTHAD_B                          ; 1                                       ; Untyped                ;
; NUMWORDS_B                         ; 1                                       ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                ;
; BYTE_SIZE                          ; 8                                       ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                ;
; INIT_FILE                          ; db/rede.ram0_mem_instr_5d53fbb4.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                           ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_jt61                         ; Untyped                ;
+------------------------------------+-----------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------+
; Parameter Name                                 ; Value         ; Type                                  ;
+------------------------------------------------+---------------+---------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                        ;
; LPM_WIDTHA                                     ; 31            ; Untyped                               ;
; LPM_WIDTHB                                     ; 31            ; Untyped                               ;
; LPM_WIDTHP                                     ; 62            ; Untyped                               ;
; LPM_WIDTHR                                     ; 62            ; Untyped                               ;
; LPM_WIDTHS                                     ; 1             ; Untyped                               ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                               ;
; LPM_PIPELINE                                   ; 0             ; Untyped                               ;
; LATENCY                                        ; 0             ; Untyped                               ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                               ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                               ;
; USE_EAB                                        ; OFF           ; Untyped                               ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                               ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                               ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                               ;
; CBXI_PARAMETER                                 ; mult_p5t      ; Untyped                               ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                               ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                               ;
+------------------------------------------------+---------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 31                                                   ;
;     -- NUMWORDS_A                         ; 32921                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 31                                                   ;
;     -- NUMWORDS_B                         ; 32921                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                             ;
; Entity Instance                           ; proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 22                                                   ;
;     -- NUMWORDS_A                         ; 421                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 1                                                     ;
; Entity Instance                       ; proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31                                                    ;
;     -- LPM_WIDTHB                     ; 31                                                    ;
;     -- LPM_WIDTHP                     ; 62                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc_fx:p_rede|core_fx:core|prefetch:pf"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; isp_push ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isp_pop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 72                          ;
; cycloneiii_ff         ; 67                          ;
;     CLR               ; 48                          ;
;     ENA CLR           ; 16                          ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 539                         ;
;     arith             ; 151                         ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 144                         ;
;     normal            ; 388                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 267                         ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 177                         ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 8.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 18 12:48:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rede -c rede
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede.v
    Info (12023): Found entity 1: rede File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/ula_fx.v
    Info (12023): Found entity 1: ula_fx File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack_pointer.v
    Info (12023): Found entity 1: stack_pointer File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/stack.v
    Info (12023): Found entity 1: stack File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/proc_fx.v
    Info (12023): Found entity 1: proc_fx File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/prefetch.v
    Info (12023): Found entity 1: prefetch File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/pc.v
    Info (12023): Found entity 1: pc File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/positivo_fx.v
    Info (12023): Found entity 1: positivo_fx File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_instr.v
    Info (12023): Found entity 1: mem_instr File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/mem_data.v
    Info (12023): Found entity 1: mem_data File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/instr_dec_fx.v
    Info (12023): Found entity 1: instr_dec_fx File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/core_fx.v
    Info (12023): Found entity 1: core_fx File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/proc_ip/addr_dec.v
    Info (12023): Found entity 1: addr_dec File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede/rede/hardware/rede_h/rede_tb.v
    Info (12023): Found entity 1: rede_tb File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede_tb.v Line: 1
Info (12127): Elaborating entity "rede" for the top level hierarchy
Info (12128): Elaborating entity "proc_fx" for hierarchy "proc_fx:p_rede" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v Line: 33
Info (12128): Elaborating entity "core_fx" for hierarchy "proc_fx:p_rede|core_fx:core" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v Line: 99
Info (12128): Elaborating entity "pc" for hierarchy "proc_fx:p_rede|core_fx:core|pc:pc" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 59
Info (12128): Elaborating entity "prefetch" for hierarchy "proc_fx:p_rede|core_fx:core|prefetch:pf" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 76
Info (12128): Elaborating entity "instr_dec_fx" for hierarchy "proc_fx:p_rede|core_fx:core|instr_dec_fx:id" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 100
Info (12128): Elaborating entity "stack_pointer" for hierarchy "proc_fx:p_rede|core_fx:core|stack_pointer:sp" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 109
Info (12128): Elaborating entity "ula_fx" for hierarchy "proc_fx:p_rede|core_fx:core|ula_fx:ula" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 135
Info (12128): Elaborating entity "positivo_fx" for hierarchy "proc_fx:p_rede|core_fx:core|positivo_fx:positivo_fx" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 142
Info (12128): Elaborating entity "reg_file" for hierarchy "proc_fx:p_rede|core_fx:core|reg_file:regf" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v Line: 163
Info (12128): Elaborating entity "mem_instr" for hierarchy "proc_fx:p_rede|mem_instr:minstr" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v Line: 103
Info (12128): Elaborating entity "mem_data" for hierarchy "proc_fx:p_rede|mem_data:mdata" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v Line: 155
Info (12128): Elaborating entity "addr_dec" for hierarchy "addr_dec:dec_in" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v Line: 37
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "proc_fx:p_rede|core_fx:core|instr_dec_fx:id|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v Line: 34
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/rede.rom0_instr_dec_fx_99677f12.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "proc_fx:p_rede|mem_data:mdata|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32921
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32921
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rede.ram0_mem_data_b31d0f14.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "proc_fx:p_rede|mem_instr:minstr|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 421
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/rede.ram0_mem_instr_5d53fbb4.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc_fx:p_rede|core_fx:core|ula_fx:ula|Mult0" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v Line: 54
Info (12130): Elaborated megafunction instantiation "proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "proc_fx:p_rede|mem_data:mdata|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "31"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "32921"
    Info (12134): Parameter "WIDTH_B" = "31"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "32921"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rede.ram0_mem_data_b31d0f14.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkl1.tdf
    Info (12023): Found entity 1: altsyncram_jkl1 File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jkl1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf
    Info (12023): Found entity 1: decode_hsa File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/decode_hsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dob.tdf
    Info (12023): Found entity 1: mux_dob File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mux_dob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "proc_fx:p_rede|mem_instr:minstr|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "421"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/rede.ram0_mem_instr_5d53fbb4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jt61.tdf
    Info (12023): Found entity 1: altsyncram_jt61 File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/altsyncram_jt61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v Line: 54
Info (12133): Instantiated megafunction "proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0" with the following parameter: File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v Line: 54
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "62"
    Info (12134): Parameter "LPM_WIDTHR" = "62"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_mult7" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf Line: 67
        Warning (14320): Synthesized away node "proc_fx:p_rede|core_fx:core|ula_fx:ula|lpm_mult:Mult0|mult_p5t:auto_generated|mac_out8" File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/db/mult_p5t.tdf Line: 91
Info (13014): Ignored 78 buffer(s)
    Info (13019): Ignored 78 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v Line: 18
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 838 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 583 logic cells
    Info (21064): Implemented 177 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Thu Jun 18 12:49:32 2020
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/output_files/rede.map.smsg.


