<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>Verilog HDL语言学习 | 米大大的Blog</title><meta name="author" content="Tom"><meta name="copyright" content="Tom"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="简介&emsp;&emsp;随着晶体管的出现，电路的传统设计方法(例如画图、连线)已经不再适用，而Verilog HDL语言就应运而生。Verilog HDL语言是一种硬件描述语言，用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模，为数字集成电路的设计带来了极大的便捷。现实生活中多用于专用集成电路（Application Specific Integrated Circuit，ASIC）">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog HDL语言学习">
<meta property="og:url" content="http://mi-da-da.github.io/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/index.html">
<meta property="og:site_name" content="米大大的Blog">
<meta property="og:description" content="简介&emsp;&emsp;随着晶体管的出现，电路的传统设计方法(例如画图、连线)已经不再适用，而Verilog HDL语言就应运而生。Verilog HDL语言是一种硬件描述语言，用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模，为数字集成电路的设计带来了极大的便捷。现实生活中多用于专用集成电路（Application Specific Integrated Circuit，ASIC）">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cms-pic.yhzz.com.cn/1703207861922.jpg">
<meta property="article:published_time" content="2025-03-06T10:33:54.000Z">
<meta property="article:modified_time" content="2025-10-17T08:55:21.391Z">
<meta property="article:author" content="Tom">
<meta property="article:tag" content="Verilog语言">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cms-pic.yhzz.com.cn/1703207861922.jpg"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "Verilog HDL语言学习",
  "url": "http://mi-da-da.github.io/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/",
  "image": "https://cms-pic.yhzz.com.cn/1703207861922.jpg",
  "datePublished": "2025-03-06T10:33:54.000Z",
  "dateModified": "2025-10-17T08:55:21.391Z",
  "author": [
    {
      "@type": "Person",
      "name": "Tom",
      "url": "http://mi-da-da.github.io/"
    }
  ]
}</script><link rel="shortcut icon" href="/img/20191009090430_tcbij.jpg"><link rel="canonical" href="http://mi-da-da.github.io/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200,"highlightFullpage":false,"highlightMacStyle":true},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog HDL语言学习',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/small094121jUdYg1738892481.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="https://Mi-Da-Da.github.io"><span> 主页</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://cms-pic.yhzz.com.cn/1703207861922.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><img class="site-icon" src="/img/20191009090430_tcbij.jpg" alt="Logo"><span class="site-name">米大大的Blog</span></a><a class="nav-page-title" href="/"><span class="site-name">Verilog HDL语言学习</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="https://Mi-Da-Da.github.io"><span> 主页</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">Verilog HDL语言学习</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-03-06T10:33:54.000Z" title="发表于 2025-03-06 18:33:54">2025-03-06</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-10-17T08:55:21.391Z" title="更新于 2025-10-17 16:55:21">2025-10-17</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Verilog%E7%A1%AC%E4%BB%B6%E8%AF%AD%E8%A8%80/">Verilog硬件语言</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">总字数:</span><span class="word-count">4k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>13分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="简介"><a href="#简介" class="headerlink" title="简介"></a>简介</h1><p>&emsp;&emsp;随着晶体管的出现，电路的传统设计方法(例如画图、连线)已经不再适用，而Verilog HDL语言就应运而生。Verilog HDL语言是一种硬件描述语言，用于从算法级、门级到开关级的多种抽象设计层次的数字系统建模，为数字集成电路的设计带来了极大的便捷。现实生活中多用于专用集成电路（Application Specific Integrated Circuit，ASIC）和现场可编程门阵列（Field Programmabl Gate Array，FPGA）的实现。</p>
<h1 id="Verilog-HDL语言语法"><a href="#Verilog-HDL语言语法" class="headerlink" title="Verilog HDL语言语法"></a>Verilog HDL语言语法</h1><p>&emsp;&emsp;Verilog语言基于C语言发展而来，语法宽松灵活，对初学者较为友好</p>
<h2 id="逻辑值"><a href="#逻辑值" class="headerlink" title="逻辑值"></a>逻辑值</h2><p>&emsp;&emsp;Verilog语言中有以下几种逻辑值，与硬件中的电路信号相对应</p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">逻辑值</th>
<th style="text-align:center">含义</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">0</td>
<td style="text-align:center">表示低电平，对应电路的GND</td>
</tr>
<tr>
<td style="text-align:center">1</td>
<td style="text-align:center">表示高电平，对应电路的VCC</td>
</tr>
<tr>
<td style="text-align:center">X</td>
<td style="text-align:center">表示未知，有可能是高电平，也有可能是低电平</td>
</tr>
<tr>
<td style="text-align:center">Z</td>
<td style="text-align:center">表示高阻态，外部没有激励信号，是一个悬空状态</td>
</tr>
</tbody>
</table>
</div>
<h2 id="数字格式"><a href="#数字格式" class="headerlink" title="数字格式"></a>数字格式</h2><p>&emsp;&emsp;Verilog语言中支持二进制(b)，八进制(o)，十进制(d)和十六进制(h)，八进制不常用</p>
<ul>
<li><p>二进制：4’b1010，表示4位二进制数字1010</p>
</li>
<li><p>十进制：4’d2，表示4位十进制数字2(二进制0010)</p>
</li>
<li><p>十六进制：4’hA，表示4位十六进制数字A(二进制1010)</p>
</li>
</ul>
<p>例：16’b1001_1010_1010_1001=16’h9AA9(下划线增加可读性)</p>
<p>负数在位宽前面加一个负号即可，例如：-8’d5=8b’11111011，表示-5</p>
<p><strong>注意：数字的位宽指的是二进制状态下的位宽，4就代表二进制状态下是4位，Verilog中默认位宽为32位，进制为二进制</strong></p>
<h2 id="标识符"><a href="#标识符" class="headerlink" title="标识符"></a>标识符</h2><p>&emsp;&emsp;Verilog语言中标识符可以由<strong>字母、数字、下划线和$</strong>组成，但是第一个字符必须是<strong>字母</strong>或者<strong>下划线</strong>，并且标识符区分大小写。推荐标识符的名称体现其含义，用下划线区别名词，例如：地址用addr表示，时钟信号用CLK表示</p>
<h2 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h2><h3 id="寄存器数据类型-register"><a href="#寄存器数据类型-register" class="headerlink" title="寄存器数据类型(register)"></a>寄存器数据类型(register)</h3><p>特点：具有状态保持作用的电路元件，reg类型数据初值为不确定值，可通过赋值语句改变寄存器的值</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [n-<span class="number">1</span>:<span class="number">0</span>] 数据名<span class="number">1</span>,数据名<span class="number">2</span>, ……,数据名m;  <span class="comment">//表示有m条总线，每条总线位宽为n位</span></span><br></pre></td></tr></table></figure>
<p><strong>注意：reg只能在always和initial语句中被赋值</strong></p>
<p>当该过程语句描述的是时序逻辑时，always带有时钟信号，则该寄存器变量对应为触发器；当该过程语句描述的是组合逻辑时，always不带有时钟信号，则该寄存器变量对应为硬件连线</p>
<h3 id="线网数据类型-nets"><a href="#线网数据类型-nets" class="headerlink" title="线网数据类型(nets)"></a>线网数据类型(nets)</h3><p>特点：表示结构实体之间的连线，线网类型变量不能储存值，它的值由驱动的元件决定，驱动元件有门、连续赋值语句、assign等</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [n-<span class="number">1</span>:<span class="number">0</span>] 数据名<span class="number">1</span>，数据名<span class="number">2</span>...数据名m  <span class="comment">//表示有m条总线，每条总线位宽为n位</span></span><br></pre></td></tr></table></figure>
<p><strong>注意：如果没有驱动元件连接到wire类型的变量上，则为高阻，值为Z</strong></p>
<p>线网数据类型包含wire和tri类型等</p>
<h3 id="参数类型-parameter"><a href="#参数类型-parameter" class="headerlink" title="参数类型(parameter)"></a>参数类型(parameter)</h3><p>&emsp;&emsp;特点：参数就是一个常量，可以一次定义多个变量，需要用逗号隔开；常用于表示状态机的状态、数据的位宽和延时大小等；模块调用时，可以通过参数传递来改变被调用模块中已定义参数</p>
<p><strong>注意：每个参数定义的右边必须是一个常数表达式</strong></p>
<h2 id="运算符"><a href="#运算符" class="headerlink" title="运算符"></a>运算符</h2><p><strong>位运算符(~、&amp;、|、^)</strong></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">运算符名称</th>
<th style="text-align:center">运算符</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">按位与(a&amp;b，a和b都是1，结果才为1，其余为0)</td>
<td style="text-align:center">&amp;</td>
</tr>
<tr>
<td style="text-align:center">按位或(a\</td>
<td style="text-align:center">b，a和b都是0，结果才为0，其余为1)</td>
<td>\</td>
<td></td>
</tr>
<tr>
<td style="text-align:center">按位取反(~a，1变成0，0变成1)</td>
<td style="text-align:center">~</td>
</tr>
<tr>
<td style="text-align:center">按位异或(a^b，a和b相同，结果为0，否则为1)</td>
<td style="text-align:center">^</td>
</tr>
<tr>
<td style="text-align:center">按位同或(a^~b，a和b相同，结果为1，否则为0)</td>
<td style="text-align:center">^~</td>
</tr>
</tbody>
</table>
</div>
<p><strong>注意：两个长度不同的操作数进行位运算时，自动在右端对齐，位数少的高位补0</strong></p>
<p><strong>算术运算符(+、－、×、/、%(求模))</strong></p>
<p><strong>移位运算符(&lt;&lt;、&gt;&gt;)</strong></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">运算符名称</th>
<th style="text-align:center">运算符</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">左移(将二进制数整体左移，并在最右边补0，位数增加)</td>
<td style="text-align:center">&lt;&lt;</td>
</tr>
<tr>
<td style="text-align:center">右移(将二进制数整体右移，位数不变)</td>
<td style="text-align:center">&gt;&gt;</td>
</tr>
</tbody>
</table>
</div>
<p><strong>关系运算符(&gt;、&lt;、&gt;=、&lt;=)</strong></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">运算符名称</th>
<th style="text-align:center">运算符</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">大于</td>
<td style="text-align:center">&gt;</td>
</tr>
<tr>
<td style="text-align:center">小于</td>
<td style="text-align:center">&lt;</td>
</tr>
<tr>
<td style="text-align:center">大于等于</td>
<td style="text-align:center">&gt;=</td>
</tr>
<tr>
<td style="text-align:center">小于等于</td>
<td style="text-align:center">&lt;=</td>
</tr>
</tbody>
</table>
</div>
<p><strong>等式运算符(==,===,!=,!==)</strong></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">运算符名称</th>
<th style="text-align:center">运算符</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">等于(两个操作数必须逐位相等，结果才为1；若某些位为x或z，则结果为x)</td>
<td style="text-align:center">==</td>
</tr>
<tr>
<td style="text-align:center">不等于</td>
<td style="text-align:center">!=</td>
</tr>
<tr>
<td style="text-align:center">全等(两个操作数的相应位完全一致，则为1，否则为0)</td>
<td style="text-align:center">===</td>
</tr>
<tr>
<td style="text-align:center">不全等</td>
<td style="text-align:center">!==</td>
</tr>
</tbody>
</table>
</div>
<p><strong>逻辑运算符(!、&amp;&amp;、||)</strong></p>
<div class="table-container">
<table>
<thead>
<tr>
<th style="text-align:center">运算符名称</th>
<th style="text-align:center">运算符</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align:center">逻辑与</td>
<td style="text-align:center">&amp;&amp;</td>
</tr>
<tr>
<td style="text-align:center">逻辑或</td>
<td style="text-align:center">\</td>
<td>\</td>
<td></td>
</tr>
<tr>
<td style="text-align:center">逻辑非</td>
<td style="text-align:center">！</td>
</tr>
</tbody>
</table>
</div>
<p><strong>条件运算符(?:)</strong>     a？b：c，如果a为真，则执行b，否则执行c</p>
<p><strong>拼接运算符({})</strong>    {a,b} 将a和b拼接起来作为新信号</p>
<p>运算符优先级顺序如下</p>
<p><img src="屏幕截图 2025-03-07 213930.png" alt></p>
<h2 id="语句"><a href="#语句" class="headerlink" title="语句"></a>语句</h2><h3 id="赋值语句"><a href="#赋值语句" class="headerlink" title="赋值语句"></a>赋值语句</h3><p><strong>连续赋值语句——assign语句</strong></p>
<p>&emsp;&emsp;用于对wire型变量赋值，是描述组合逻辑最常用的方法之一</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] a,b,c;</span><br><span class="line">...</span><br><span class="line"><span class="keyword">assign</span> c=a&amp;b;</span><br></pre></td></tr></table></figure>
<p><strong>过程赋值语句——用于对reg型变量赋值</strong></p>
<p>&emsp;&emsp;阻塞赋值方式(=)，阻塞赋值在该语句结束时就完成赋值操作</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)  </span><br><span class="line">       	<span class="keyword">begin</span>  </span><br><span class="line">               b = a ; </span><br><span class="line">               c = b;</span><br><span class="line">           <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><img src="图片2.png" alt></p>
<p>&emsp;&emsp;非阻塞赋值方式(&lt;=)，非阻塞赋值在块结束时才完成赋值操作，因此c的值会比b的值晚一个周期</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)  </span><br><span class="line">       	<span class="keyword">begin</span>  </span><br><span class="line">               b &lt;=  a ; </span><br><span class="line">               c &lt;= b;</span><br><span class="line">           <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><img src="图片1.png" alt></p>
<h3 id="块语句"><a href="#块语句" class="headerlink" title="块语句"></a>块语句</h3><p><strong>顺序块——begin_end语句</strong></p>
<p>特点：</p>
<ol>
<li>语句顺序执行</li>
<li>每条语句的延迟时间是相对于前一条语句的仿真时间而言的</li>
<li>最后一条语句执行完才跳出该顺序块</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">begin</span></span><br><span class="line">	b = a;</span><br><span class="line">	#<span class="number">10</span> c = b;	<span class="comment">//此处#表示延迟</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><strong>并行块——fork_join语句</strong></p>
<p>特点：</p>
<ol>
<li>块内语句同时执行</li>
<li>块内每条语句的延迟时间是相对于程序流程控制进入到块内时的仿真时间而言的</li>
<li>延迟时间用于给赋值语句提供时序</li>
<li>当按时间排序在最后的语句执行完或一个disable语句执行时，程序流程控制跳出该并行块</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] r;   </span><br><span class="line">	<span class="keyword">fork</span>	<span class="comment">//由一系列延迟产生的波形</span></span><br><span class="line">        #<span class="number">50</span> r = <span class="number">&#x27;h35</span>;</span><br><span class="line">        #<span class="number">100</span> r = <span class="number">&#x27;hE2</span>;</span><br><span class="line">        #<span class="number">150</span> r = <span class="number">&#x27;h00</span>;</span><br><span class="line">        #<span class="number">200</span> r = <span class="number">&#x27;hF7</span>;</span><br><span class="line">        #<span class="number">250</span> -&gt; end_wave;	<span class="comment">//触发事件end_wave</span></span><br><span class="line">    <span class="keyword">join</span>	</span><br></pre></td></tr></table></figure>
<h3 id="条件语句"><a href="#条件语句" class="headerlink" title="条件语句"></a>条件语句</h3><p>&emsp;&emsp;条件语句都是顺序语句，应该放到always块内</p>
<p><strong>if-else语句</strong></p>
<p>&emsp;&emsp;同C++中的if-else语句，当if和else数量不一致时，应当用begin_end语句单独括起来</p>
<p><strong>case语句</strong></p>
<p>&emsp;&emsp;多分支语句，敏感表达式取不同的值时执行不同语句</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span>(敏感表达式)</span><br><span class="line">	值<span class="number">1</span>:语句<span class="number">1</span>;</span><br><span class="line">	值<span class="number">2</span>:语句<span class="number">2</span>;</span><br><span class="line">	...</span><br><span class="line">	值n:语句n;</span><br><span class="line">	<span class="keyword">default</span>:语句n+<span class="number">1</span>;</span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<p>case、casex和casez语句：</p>
<ol>
<li>在case语句中，分支表达式每一位的值都是确定的</li>
<li>在casez语句中，若分支表达式某些位的值为高阻值z，则不考虑对这些位的比较</li>
<li>在casex语句中，若分支表达式某些位的值为z或不定值x，则不考虑对这些位的比较</li>
</ol>
<p><strong>在分支表达式中，可用?来表示x或z</strong></p>
<p><strong>注意：当所有条件都不满足时，编译器会生成一个锁存器保持原值，因此if语句最后要加上else，case语句最后要加上default</strong></p>
<h3 id="循环语句"><a href="#循环语句" class="headerlink" title="循环语句"></a>循环语句</h3><p><strong>for语句</strong></p>
<p>&emsp;&emsp;同C++中的for循环</p>
<p><strong>repeat语句</strong></p>
<p>&emsp;&emsp;连续执行一条语句n次</p>
<p><strong>while语句</strong></p>
<p>&emsp;&emsp;同C++中的while循环</p>
<p><strong>forever语句</strong></p>
<p>&emsp;&emsp;无限连续地执行语句，可用disable语句中断</p>
<h3 id="结构说明语句"><a href="#结构说明语句" class="headerlink" title="结构说明语句"></a>结构说明语句</h3><p><strong>always块语句——不断重复执行，直到仿真结束</strong></p>
<p>&emsp;&emsp;结构：always&lt;时序控制&gt;&lt;语句&gt;</p>
<p>&emsp;&emsp;always语句可以由沿触发，也可以由电平触发</p>
<p><strong>沿触发</strong></p>
<p>&emsp;&emsp;posedge表示上升沿，negedge表示下降沿</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> clear)</span><br><span class="line">   <span class="keyword">begin</span>	</span><br><span class="line">       <span class="keyword">if</span>(!clear)  qout = <span class="number">0</span>;   <span class="comment">//异步清零</span></span><br><span class="line">       <span class="keyword">else</span>        qout = <span class="number">1</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><strong>电平触发</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@ (a <span class="keyword">or</span> b <span class="keyword">or</span> c)</span><br><span class="line">   <span class="keyword">begin</span></span><br><span class="line">        ...</span><br><span class="line">   <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>&emsp;&emsp;对于可综合性问题，always语句是最有效的，如下为几种综合效果最好的模板</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(Inputs) <span class="comment">//所有输入信号必须列出，用or隔开</span></span><br><span class="line">   <span class="keyword">begin</span>	</span><br><span class="line">       ...                <span class="comment">//组合逻辑关系</span></span><br><span class="line">   <span class="keyword">end</span>  </span><br><span class="line"></span><br><span class="line">————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (Inputs) <span class="comment">//所有输入信号必须列出，用or隔开</span></span><br><span class="line">   <span class="keyword">if</span> (Enable) </span><br><span class="line">      <span class="keyword">begin</span>	</span><br><span class="line">        ...                <span class="comment">//锁存动作</span></span><br><span class="line">      <span class="keyword">end</span>  </span><br><span class="line"></span><br><span class="line">————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> Clock)  <span class="comment">// Clock only</span></span><br><span class="line">   <span class="keyword">begin</span>	</span><br><span class="line">       ...                               <span class="comment">// 同步动作</span></span><br><span class="line">   <span class="keyword">end</span>  </span><br><span class="line"></span><br><span class="line">————————————————————————————————————————————————————————————————————————————————————————————————————————</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> Clock <span class="keyword">or</span> <span class="keyword">negedge</span> Reset)</span><br><span class="line"><span class="comment">// Clock and Reset only</span></span><br><span class="line">   <span class="keyword">begin</span>	</span><br><span class="line">       <span class="keyword">if</span> (! Reset)            <span class="comment">// 测试异步复位电平是否有效</span></span><br><span class="line">           ...                  <span class="comment">// 异步动作</span></span><br><span class="line">       <span class="keyword">else</span></span><br><span class="line">           ...                 <span class="comment">// 同步动作</span></span><br><span class="line">   <span class="keyword">end</span>                           <span class="comment">// 可产生触发器和组合逻辑</span></span><br></pre></td></tr></table></figure>
<p><strong>注意：当always块中有多个敏感信号时，一定要采用if-else if语句，而不能采用多个if语句，否则可能造成一个寄存器被多个时钟驱动，引起编译错误</strong></p>
<p><strong>initial语句——只执行一次</strong></p>
<p>用途：</p>
<ol>
<li>用于在仿真的初始状态对各变量进行初始化</li>
<li>在测试文件中生成激励波形作为电路的仿真信号</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">parameter</span> size=<span class="number">16</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] addr;</span><br><span class="line"><span class="keyword">reg</span> reg1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] memory[<span class="number">0</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		reg1=<span class="number">0</span>;</span><br><span class="line">		<span class="keyword">for</span>(addr=<span class="number">0</span>;addr&lt;size;addr=addr+<span class="number">1</span>)</span><br><span class="line">			memory[addr]=<span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><strong>task和function语句——可在程序模块中的一处或多处调用</strong></p>
<p><strong>task语句</strong></p>
<p>&emsp;&emsp;当希望能够对一些信号进行一些运算并输出多个结果（即有多个输出变量）时，宜采用任务结构</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//任务定义</span></span><br><span class="line"><span class="keyword">task</span>&lt;任务名&gt;;</span><br><span class="line">	端口及数据类型声明语句;</span><br><span class="line">	其他语句;</span><br><span class="line"><span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//任务调用</span></span><br><span class="line">任务名(端口<span class="number">1</span>，端口<span class="number">2</span>...);</span><br></pre></td></tr></table></figure>
<p><strong>注1：任务的定义与调用必须在一个module模块内</strong></p>
<p><strong>注2：任务被调用时，需列出端口名列表，且必须与任务定义中的I/O变量一一对应</strong></p>
<p><strong>注3：一个任务可以调用其他任务和函数</strong></p>
<p><strong>function语句</strong></p>
<p>&emsp;&emsp;函数适于对不同变量采取同一运算的操作，通常在本模块中调用·，也可以从其他模块调用</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">function</span> &lt;返回值位宽或类型说明&gt; 函数名；</span><br><span class="line">  端口声明；</span><br><span class="line">  局部变量定义；</span><br><span class="line">  其他语句；</span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//实例</span></span><br><span class="line"><span class="keyword">function</span>[<span class="number">7</span>:<span class="number">0</span>] gefun;                 <span class="comment">//函数的定义</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] x;    </span><br><span class="line">          ...</span><br><span class="line">    &lt;语句&gt;                                 <span class="comment">//进行运算</span></span><br><span class="line">    gefun = count;                   <span class="comment">//赋值语句</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> number = gefun(rega); <span class="comment">//对函数的调用</span></span><br></pre></td></tr></table></figure>
<p><strong>注1：函数的定义不能包含时间控制语句，不能调用任务</strong></p>
<p><strong>注2：定义函数时至少要有一个输入参量！且不能有任何输出或输入/输出双向变量</strong></p>
<p><strong>注3：函数的定义中必须有一条赋值语句，给函数中的一个内部寄存器赋以函数的结果值，该内部寄存器与函数同名</strong></p>
<p><em>task与function的区别如下表所示</em></p>
<p><img src="屏幕截图 2025-03-09 205357.png" alt></p>
<h3 id="编译预处理语句"><a href="#编译预处理语句" class="headerlink" title="编译预处理语句"></a>编译预处理语句</h3><p>&emsp;&emsp;编译预处理属于Verilog HDL编译系统的一个部分,编译系统先对编译预处理语句进行预处理，然后将处理结果和源程序一起进行编译</p>
<p><strong>注意：结尾不用带分号</strong></p>
<p><strong>`define语句(宏定义)</strong></p>
<p>定义的格式为：‵define 标志符(即宏名) 字符串(即宏内容)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test;</span><br><span class="line">	<span class="keyword">reg</span> a,b,c,d,e,out;</span><br><span class="line">	<span class="meta">`<span class="keyword">define</span> expression a+b+c+d</span></span><br><span class="line">	<span class="keyword">assign</span> out=`expression+e;</span><br><span class="line">	...</span><br></pre></td></tr></table></figure>
<p><strong>注意：</strong></p>
<p><strong>1.宏定义可以写在模块定义的内部或者外部，其有效范围为定义命令之后到源文件结束</strong></p>
<p><strong>2.引用宏定义符号必须加上`</strong></p>
<p><strong>3.宏名和宏定义必须在同一行中声明</strong></p>
<p><strong>4.可以引用已定义的宏名来实现层层置换</strong></p>
<p><strong>`include语句</strong></p>
<p>&emsp;&emsp;定义的格式为`include “文件”，将另一个源文件的内容全部包含进来，与C++的include语句类似</p>
<p><strong>`timescale语句</strong></p>
<p>&emsp;&emsp;用于定义跟在该命令后模块的时间单位和时间精度，格式为：`timescale &lt;时间单位&gt; / &lt;时间精度&gt;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">‵timescale <span class="number">10</span>ns / <span class="number">1</span>ns <span class="comment">//时间单位为10ns，时间精度为1ns</span></span><br><span class="line">...</span><br><span class="line"><span class="keyword">reg</span>  sel;</span><br><span class="line">   <span class="keyword">initial</span></span><br><span class="line">      <span class="keyword">begin</span></span><br><span class="line">          #<span class="number">10</span> sel = <span class="number">0</span>;  <span class="comment">// 在10ns×10时刻，sel变量被赋值为0</span></span><br><span class="line">          #<span class="number">10</span> sel = <span class="number">1</span>;  <span class="comment">// 在10ns×20时刻，sel变量被赋值为1</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   ...</span><br></pre></td></tr></table></figure>
<p><strong>注意：</strong></p>
<p><strong>1.时间精度至少要和时间单位一样精确，时间精度值不能大于时间单位值</strong></p>
<p><strong>2.有效数字为1、10、100</strong></p>
<p><strong>3.单位为秒（s）、毫秒（ms）、微秒（us）、纳秒（ns）、皮秒（ps）、毫皮秒（fs）</strong></p>
<h1 id="Verilog程序框架"><a href="#Verilog程序框架" class="headerlink" title="Verilog程序框架"></a>Verilog程序框架</h1><h2 id="基本框架"><a href="#基本框架" class="headerlink" title="基本框架"></a>基本框架</h2><p>基本单元：模块(block)，一部分描述接口，一部分描述逻辑功能</p>
<p><strong>注意：以”module”开始，”endmodule”结束，每一条语句后面都有分号</strong></p>
<p>程序包括四部分：端口定义、I/O说明、内部信号声明、功能定义</p>
<p>功能定义：</p>
<ol>
<li>assign语句，用来描述组合逻辑</li>
<li>always语句，用来描述组合/时序逻辑</li>
<li>例化实例元件，如：<em>and #2 u1(q,a,b)；</em></li>
</ol>
<p>上述三种逻辑功能是并行的</p>
<p><strong>注意：多个always块之间是并行的，单个always块中是顺序执行的</strong></p>
<h2 id="模块调用-模块的例化"><a href="#模块调用-模块的例化" class="headerlink" title="模块调用(模块的例化)"></a>模块调用(模块的例化)</h2><p>&emsp;&emsp;模块调用时，信号通过模块端口在模块之间传递，传递时位宽需要相同</p>
<h3 id="参数传递"><a href="#参数传递" class="headerlink" title="参数传递"></a>参数传递</h3><p>&emsp;&emsp;在模块或实例引用时，可通过参数传递改变在被引用模块或实例中已定义的参数</p>
<ol>
<li>利用defparam来定义参数声明语句</li>
</ol>
<p>&emsp;&emsp;格式为：defparam 例化模块名.参数名1 = 常数表达式,例化模块名.参数名2=常数表达式……;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//被引用模块</span></span><br><span class="line"><span class="keyword">module</span> mod(out,ina,inb);</span><br><span class="line">	...</span><br><span class="line">	<span class="keyword">parameter</span> cycle=<span class="number">8</span>,real_constant=<span class="number">2</span><span class="variable">.039</span>,file=<span class="string">&quot;/user1/jmdong/design/mem_file.dat&quot;</span>;</span><br><span class="line">	...</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test;</span><br><span class="line">	...</span><br><span class="line">	mod mk(out,ina,inb);  <span class="comment">//对模块mod的实例引用,mk为例化模块名</span></span><br><span class="line">	<span class="keyword">defparam</span> mk<span class="variable">.cycle</span>=<span class="number">6</span>,mk<span class="variable">.file</span>=<span class="string">&quot;../my_mem.dat&quot;</span>;  <span class="comment">//参数的传递</span></span><br><span class="line">	...</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>注意：在模块的实例引用时可用“#”号后跟参数的语法来重新定义参数。</strong></p>
<ol>
<li>利用特殊符号’#’</li>
</ol>
<p>&emsp;&emsp;格式为：被引用模块名 # (参数1,参数2,…)例化模块名(端口列表);</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//被引用模块</span></span><br><span class="line"><span class="keyword">module</span> mod(out,ina,inb);</span><br><span class="line">	...</span><br><span class="line">	<span class="keyword">parameter</span> cycle=<span class="number">8</span>,real_constant=<span class="number">2</span><span class="variable">.039</span>,file=<span class="string">&quot;/user1/jmdong/design/mem_file.dat&quot;</span>;</span><br><span class="line">	...</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test;</span><br><span class="line">	...</span><br><span class="line">	mod # (<span class="number">5</span>,<span class="number">20</span>,<span class="string">&quot;../my_mem.dat&quot;</span>) mk(out,ina,inb); <span class="comment">//对模块的实例引用</span></span><br><span class="line">	...</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><strong>注意：利用’#’传递参数时，重新定义的参数必须和端口一一对应</strong></p>
<h2 id="不同抽象级别的Verilog-HDL模型"><a href="#不同抽象级别的Verilog-HDL模型" class="headerlink" title="不同抽象级别的Verilog HDL模型"></a>不同抽象级别的Verilog HDL模型</h2><p>&emsp;&emsp;一个复杂电路的完整Verilog HDL模型包含一系列模块，这些模块可以分别由不同抽象级别的Verilog HDL描述，主要分为以下几类：</p>
<ul>
<li><p><strong>系统级(system level)</strong>: 用高级语言结构（如case语句）实现的设计模块外部性能的模型</p>
</li>
<li><p><strong>算法级(algorithmic level)</strong>: 用高级语言结构实现的设计算法模型（写出逻辑表达式）</p>
</li>
<li><p><strong>RTL级(register transfer level)</strong>: 描述数据在寄存器之间流动和如何处理这些数据的模型</p>
</li>
<li><p><strong>门级(gate level)</strong>: 描述逻辑门（如与门、非门、或门、与非门、三态门等）以及逻辑门之间连接的模型</p>
</li>
<li><p><strong>开关级(switch level)</strong>: 描述器件中三极管和储存节点及其之间连接的模型</p>
</li>
</ul>
<p>&emsp;&emsp;其余的描述大多数都在上面介绍过，下面就介绍一下门级描述</p>
<h3 id="门级描述"><a href="#门级描述" class="headerlink" title="门级描述"></a>门级描述</h3><p>也就是直接调用门原语进行逻辑的结构描述，这是描述逻辑网络最直观的一种方式</p>
<p>常用门类关键词：not，and，nand，or，nor，xor，xnor，buf，bufif1，bufif0，notif1，notif0（各种三态门）</p>
<p>调用方法：门类型关键字 &lt;例化的门名称&gt; (&lt;端口列表&gt;)</p>
<p><strong>1.端口列表中输出信号在最前面</strong></p>
<p><strong>2.门级描述不适合描述复杂的系统，一般尽量用算法级或RTL级来描述，除非是对系统速度要求比较高的场合才使用门级描述</strong></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://Mi-Da-Da.github.io">Tom</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://mi-da-da.github.io/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/">http://mi-da-da.github.io/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://Mi-Da-Da.github.io" target="_blank">米大大的Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog%E8%AF%AD%E8%A8%80/">Verilog语言</a></div><div class="post-share"><div class="social-share" data-image="https://cms-pic.yhzz.com.cn/1703207861922.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2025/03/04/%E6%95%B0%E6%8D%AE%E5%BA%93%E5%8E%9F%E7%90%86%E4%B9%8B%E6%95%B0%E6%8D%AE%E6%A8%A1%E5%9E%8B/" title="数据库原理之数据模型"><img class="cover" src="https://www.shuhaiyun.com/asy/wp-content/uploads/2025/10/2025100915503766.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">数据库原理之数据模型</div></div><div class="info-2"><div class="info-item-1">数据模型关系模型关系：现实中的实体或者实体之间的联系在数据库中用表来表示，而这种表在关系模型里就被称作关系。每个关系就是在属性的值域上面定义的n元联系 例如：R=(A1/D1,A2/D2,A3/D3……An/Dn) or R=(A1,A2,A3……An)，R就被称作关系，A为各种属性，D为属性的值域，A1/D1就代表属性1的值域(也可简化为A1) r为关系R的一个实例，r={t1,t2,t3……tn}，t为元组 元组t由每个属性在值域上的具体取值构成，t=</div></div></div></a><a class="pagination-related" href="/2025/03/10/SQL%E8%AF%AD%E8%A8%80/" title="SQL语言"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">SQL语言</div></div><div class="info-2"><div class="info-item-1">一、简介二、标准查询语言(SQL，Standard Query Language)子语言 数据定义语言(DDL，Data Definition Language)：用来定义、删除和维护数据库里面的数据模型  查询语言(QL，Query Language)：在数据库中查询、检索数据  数据操纵语言(DML，Data Manipulation Language)：对数据库中存储的数据进行插入、删除、更改 数据控制语言(DCL，Data Control Language)：控制用户对数据的访问权限  查询语言重要概念 基表(Base table)：在磁盘上真实存储的关系  视图(View)：由基表根据不同用户需求映射而成的虚表，外模式主要由视图构成  空值(NULL)：QL语言中的保留字，表示某一关系中某一属性为空  UNIQUE：保留字之一，表示定义一张表的时候是否允许属性有重复值  DEFAULT：保留字之一，表示为某一属性指定缺省值  PRIMARY KEY：主键  FOREIGN...</div></div></div></a></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/small094121jUdYg1738892481.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">Tom</div><div class="author-info-description">记录生活的点点滴滴</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">9</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">8</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">7</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/Mi-Da-Da"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AE%80%E4%BB%8B"><span class="toc-number">1.</span> <span class="toc-text">简介</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog-HDL%E8%AF%AD%E8%A8%80%E8%AF%AD%E6%B3%95"><span class="toc-number">2.</span> <span class="toc-text">Verilog HDL语言语法</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E5%80%BC"><span class="toc-number">2.1.</span> <span class="toc-text">逻辑值</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E6%A0%BC%E5%BC%8F"><span class="toc-number">2.2.</span> <span class="toc-text">数字格式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A0%87%E8%AF%86%E7%AC%A6"><span class="toc-number">2.3.</span> <span class="toc-text">标识符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.4.</span> <span class="toc-text">数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B-register"><span class="toc-number">2.4.1.</span> <span class="toc-text">寄存器数据类型(register)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BA%BF%E7%BD%91%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B-nets"><span class="toc-number">2.4.2.</span> <span class="toc-text">线网数据类型(nets)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E7%B1%BB%E5%9E%8B-parameter"><span class="toc-number">2.4.3.</span> <span class="toc-text">参数类型(parameter)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.5.</span> <span class="toc-text">运算符</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.</span> <span class="toc-text">语句</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.1.</span> <span class="toc-text">赋值语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9D%97%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.2.</span> <span class="toc-text">块语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.3.</span> <span class="toc-text">条件语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.4.</span> <span class="toc-text">循环语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%93%E6%9E%84%E8%AF%B4%E6%98%8E%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.5.</span> <span class="toc-text">结构说明语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BC%96%E8%AF%91%E9%A2%84%E5%A4%84%E7%90%86%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.6.6.</span> <span class="toc-text">编译预处理语句</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog%E7%A8%8B%E5%BA%8F%E6%A1%86%E6%9E%B6"><span class="toc-number">3.</span> <span class="toc-text">Verilog程序框架</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E6%A1%86%E6%9E%B6"><span class="toc-number">3.1.</span> <span class="toc-text">基本框架</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E8%B0%83%E7%94%A8-%E6%A8%A1%E5%9D%97%E7%9A%84%E4%BE%8B%E5%8C%96"><span class="toc-number">3.2.</span> <span class="toc-text">模块调用(模块的例化)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E4%BC%A0%E9%80%92"><span class="toc-number">3.2.1.</span> <span class="toc-text">参数传递</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB%E7%9A%84Verilog-HDL%E6%A8%A1%E5%9E%8B"><span class="toc-number">3.3.</span> <span class="toc-text">不同抽象级别的Verilog HDL模型</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%97%A8%E7%BA%A7%E6%8F%8F%E8%BF%B0"><span class="toc-number">3.3.1.</span> <span class="toc-text">门级描述</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/19/%E8%80%83%E7%A0%94%E4%B9%8B%E6%93%8D%E4%BD%9C%E7%B3%BB%E7%BB%9F/" title="考研之操作系统">考研之操作系统</a><time datetime="2025-10-19T06:33:50.000Z" title="发表于 2025-10-19 14:33:50">2025-10-19</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/09/17/%E5%85%89%E6%A0%85%E5%9B%BE%E5%BD%A2%E5%AD%A6/" title="光栅图形学"><img src="https://pic.pngsucai.com/00/04/88/be45dcb51a415808.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="光栅图形学"/></a><div class="content"><a class="title" href="/2025/09/17/%E5%85%89%E6%A0%85%E5%9B%BE%E5%BD%A2%E5%AD%A6/" title="光栅图形学">光栅图形学</a><time datetime="2025-09-17T10:48:42.000Z" title="发表于 2025-09-17 18:48:42">2025-09-17</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/09/16/%E7%BC%96%E8%AF%91%E7%B3%BB%E7%BB%9F%E5%8E%9F%E7%90%86/" title="编译系统原理">编译系统原理</a><time datetime="2025-09-16T11:01:55.000Z" title="发表于 2025-09-16 19:01:55">2025-09-16</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/03/10/SQL%E8%AF%AD%E8%A8%80/" title="SQL语言">SQL语言</a><time datetime="2025-03-10T05:09:46.000Z" title="发表于 2025-03-10 13:09:46">2025-03-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/" title="Verilog HDL语言学习"><img src="https://cms-pic.yhzz.com.cn/1703207861922.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Verilog HDL语言学习"/></a><div class="content"><a class="title" href="/2025/03/06/Verilog-HDL%E8%AF%AD%E8%A8%80%E5%AD%A6%E4%B9%A0/" title="Verilog HDL语言学习">Verilog HDL语言学习</a><time datetime="2025-03-06T10:33:54.000Z" title="发表于 2025-03-06 18:33:54">2025-03-06</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2024 - 2025 By Tom</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 7.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.3.5</a></div><div class="footer_custom_text">Hi, welcome to my <a href="https://mi-da-da.github.io/">blog</a>!</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const loadMathjax = () => {
    if (!window.MathJax) {
      window.MathJax = {
        tex: {
          inlineMath: [['$', '$'], ['\\(', '\\)']],
          tags: 'none',
        },
        chtml: {
          scale: 1.1
        },
        options: {
          enableMenu: true,
          renderActions: {
            findScript: [10, doc => {
              for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
                const display = !!node.type.match(/; *mode=display/)
                const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
                const text = document.createTextNode('')
                node.parentNode.replaceChild(text, node)
                math.start = {node: text, delim: '', n: 0}
                math.end = {node: text, delim: '', n: 0}
                doc.math.push(math)
              }
            }, '']
          }
        }
      }

      const script = document.createElement('script')
      script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
      script.id = 'MathJax-script'
      script.async = true
      document.head.appendChild(script)
    } else {
      MathJax.startup.document.state(0)
      MathJax.texReset()
      MathJax.typesetPromise()
    }
  }

  btf.addGlobalFn('encrypt', loadMathjax, 'mathjax')
  window.pjax ? loadMathjax() : window.addEventListener('load', loadMathjax)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>