// Seed: 613561313
module module_0 #(
    parameter id_1 = 32'd36
) (
    input tri id_0,
    input supply0 _id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    output wire id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16
    , id_20, id_21,
    input uwire id_17,
    output uwire id_18
);
  assign id_6 = 1;
  logic [(  id_1  ) : 1] id_22;
  assign id_20 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd24,
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd71
) (
    input  tri1  id_0,
    output uwire id_1,
    input  tri0  _id_2,
    input  wire  id_3,
    output tri0  _id_4
);
  parameter id_6 = 1 / 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_0,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1._id_1 = 0;
  logic [-1 'd0 : id_4] _id_7;
  ;
  assign id_7 = id_6;
  wire [id_7 : id_6  &  id_2] id_8;
endmodule
