<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32-BALL-BALANCE-GAME: Core/Inc/STM32F429i.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32-BALL-BALANCE-GAME
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c6310732a22f63c0c2fc5595561e68f1.html">Core</a></li><li class="navelem"><a class="el" href="dir_e2489e887f17afa3cbc07a4ec152cdd2.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM32F429i.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="STM32F429i_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef STM32F429I_H_</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define STM32F429I_H_</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &quot;stdint.h&quot;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//Register Map For GPIO</span></div>
<div class="line"><a name="l00008"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html">    8</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a95e6d5a5748fbfc49028bd4e635b0730">    9</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a95e6d5a5748fbfc49028bd4e635b0730">GPIO_Moder</a>;</div>
<div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a4fdffcd5da6b99bf4bd26a3ad27c87b0">   10</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a4fdffcd5da6b99bf4bd26a3ad27c87b0">GPIO_OTyper</a>;</div>
<div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a5fc4bd47d6e26193c545606b0d241b5e">   11</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a5fc4bd47d6e26193c545606b0d241b5e">GPIO_Speed</a>;</div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#acfaa940f3c0aeea2007db4a3575b3995">   12</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#acfaa940f3c0aeea2007db4a3575b3995">GPIO_PuPd</a>;</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a054254954ac25823648fe32739cb112d">   13</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a054254954ac25823648fe32739cb112d">GPIO_IDR</a>;</div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a9fb0e27e732528f50612787661a1ba59">   14</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a9fb0e27e732528f50612787661a1ba59">GPIO_ODR</a>;</div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#ad1c1c514fd4f72a0d091fb93b88fa0eb">   15</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#ad1c1c514fd4f72a0d091fb93b88fa0eb">GPIO_LCKR</a>;</div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a5b56247b919df8c211488ed3463594ec">   16</a></span>&#160;    uint32_t <a class="code" href="structGPIO__RegDef__t.html#a5b56247b919df8c211488ed3463594ec">GPIO_BSRR</a>;</div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a94b6ab81ae442de62187c2cebd916672">   17</a></span>&#160;    uint32_t GPIO_AFR [2];</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;}<a class="code" href="structGPIO__RegDef__t.html">GPIO_RegDef_t</a>;</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//Register Map For RCC</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html">   21</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#af133bfc7f80d9d7a43fcedc8ad202d07">   22</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#af133bfc7f80d9d7a43fcedc8ad202d07">RCC_CR</a>; <span class="comment">//1</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#abd7f2fb36ad3595ff489f82d4478544c">   23</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#abd7f2fb36ad3595ff489f82d4478544c">RCC_PLLCFGR</a>; <span class="comment">//2</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a0900d86bd2d99f8354128b747131a018">   24</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a0900d86bd2d99f8354128b747131a018">RCC_CFGR</a>; <span class="comment">//3</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#acfcf530ab306ec4cd2fc3b65cd111bf1">   25</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#acfcf530ab306ec4cd2fc3b65cd111bf1">RCC_CIR</a>; <span class="comment">//4</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a3acbcf0a690060205c04cd937d72a6d7">   26</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a3acbcf0a690060205c04cd937d72a6d7">RCC_AHB1RSTR</a>; <span class="comment">//5</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a1b8de6aafcf67651171215ce742c0e91">   27</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a1b8de6aafcf67651171215ce742c0e91">RCC_AHB2RSTR</a>; <span class="comment">//6</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ad5d3c6c80834a1c55d18d4474c95751a">   28</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ad5d3c6c80834a1c55d18d4474c95751a">RCC_AHB3RSTR</a>; <span class="comment">//7</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ad7470171ad947ed5090e0fa6713fb425">   30</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ad7470171ad947ed5090e0fa6713fb425">RCC_Res1c</a>; <span class="comment">//8</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ac406c0ae89cec0012e7dc501fb8b7d79">   32</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ac406c0ae89cec0012e7dc501fb8b7d79">RCC_APB1RSTR</a>; <span class="comment">//9</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a6e22e411f7edf92cdfcfa3e409536de7">   33</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a6e22e411f7edf92cdfcfa3e409536de7">RCC_APB2RSTR</a>; <span class="comment">//10</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="comment">//Reseved Space</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#af99b78f9bd4a957942e0f3012d4a0064">   35</a></span>&#160;    uint32_t RCC_Res28[2]; <span class="comment">//11</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a65824837507ecfdb07d7cb103acc4b06">   37</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a65824837507ecfdb07d7cb103acc4b06">RCC_AHB1ENR</a>; <span class="comment">//12</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a033013ef6a95eca1cefa3d4ee415bc6f">   38</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a033013ef6a95eca1cefa3d4ee415bc6f">RCC_AHB2ENR</a>; <span class="comment">//13</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a9bd16bd5b960ce5d8d753236d1028870">   39</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a9bd16bd5b960ce5d8d753236d1028870">RCC_AHB3ENR</a>; <span class="comment">//14</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a4551c931200f577b7693b5bf58d0db6e">   41</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a4551c931200f577b7693b5bf58d0db6e">RCC_Res3c</a>; <span class="comment">//15</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a1e07e9dfba0b88a961e13b3ba28c3a73">   43</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a1e07e9dfba0b88a961e13b3ba28c3a73">RCC_APB1ENR</a>; <span class="comment">//16</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ae0c33746d93f7212a9ff6e7e7709b24b">   44</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ae0c33746d93f7212a9ff6e7e7709b24b">RCC_APB2ENR</a>; <span class="comment">//17</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a2ccc6443bc082a34d4ecc7de4c77ffb6">   46</a></span>&#160;    uint32_t RCC_Res48[2]; <span class="comment">//18</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#afbbc31abcdd2013d797a73b263d5efd0">   48</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#afbbc31abcdd2013d797a73b263d5efd0">RCC_AHB1LPENR</a>; <span class="comment">//19</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a0d2d5a0b65df140a6c8341a734d4cfef">   49</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a0d2d5a0b65df140a6c8341a734d4cfef">RCC_AHB2LPENR</a>; <span class="comment">//20</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a74726e884854ae497dddb4e5325004ae">   50</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a74726e884854ae497dddb4e5325004ae">RCC_AHB3LPENR</a>; <span class="comment">//21</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a58f8405e05d6392b98034b39eced5312">   52</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a58f8405e05d6392b98034b39eced5312">RCC_Res5c</a>; <span class="comment">//22</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ac71193537e5395cb16f8e9a7baa16ca1">   54</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ac71193537e5395cb16f8e9a7baa16ca1">RCC_APB1LPENR</a>; <span class="comment">//23</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#af64311a4b5aa5c2a9b4b3c22b6c72af4">   55</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#af64311a4b5aa5c2a9b4b3c22b6c72af4">RCC_APB2LPENR</a>; <span class="comment">//24</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a21cbc3ba613d7a2c1b42f15dfff606c9">   57</a></span>&#160;    uint32_t RCC_Res68[2];<span class="comment">//25</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#aff77f03ad0b8982b6c85085cef98e735">   59</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#aff77f03ad0b8982b6c85085cef98e735">RCC_BDCR</a>; <span class="comment">//26</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a314abaefd34d4a701f4cc2ef06d9c1ba">   60</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a314abaefd34d4a701f4cc2ef06d9c1ba">RCC_CSR</a>; <span class="comment">//27</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a64f45f0cf3762b0b44f62f4671fad8a1">   62</a></span>&#160;    uint32_t RCC_Res78[2]; <span class="comment">//28</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">//End</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a2d1c08d7492bf38736bd58c55ad30cbc">   64</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a2d1c08d7492bf38736bd58c55ad30cbc">RCC_SSCGR</a>; <span class="comment">//29</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ae635e30a638cee3c057c3b15469a0bb1">   65</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ae635e30a638cee3c057c3b15469a0bb1">RCC_PLLI2SCFGR</a>; <span class="comment">//30</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#ab58baa24863ab61f3bd99c79e1b789e3">   66</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#ab58baa24863ab61f3bd99c79e1b789e3">RCC_PLLSAICFGR</a>; <span class="comment">//31</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structMY__RCC__RegDef__t.html#a7c1fcc395d4ed0722ec05f5ae6b876e0">   67</a></span>&#160;    uint32_t <a class="code" href="structMY__RCC__RegDef__t.html#a7c1fcc395d4ed0722ec05f5ae6b876e0">RCC_DCKCFGR</a>; <span class="comment">//32</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}<a class="code" href="structMY__RCC__RegDef__t.html">MY_RCC_RegDef_t</a> ;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//Register Map for SYSCFG</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html">   71</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a85968b8178667ab6670d187481866b71">   72</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a85968b8178667ab6670d187481866b71">SYSCFG_MEMRMP</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a649f2aa6fb14b052c2b2d2e34156d89e">   73</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a649f2aa6fb14b052c2b2d2e34156d89e">SYSCFG_PMC</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#add0949713c57f6445b4c9aa0d7ca65e9">   74</a></span>&#160;    <span class="keyword">volatile</span> uint32_t SYSCFG_EXTI[4];</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a7f72dcdc3c72ff373ed11c633aeed392">   75</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a7f72dcdc3c72ff373ed11c633aeed392">SYSCFG_CMPCR</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}<a class="code" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//Register Map for EXTI</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html">   79</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#ae06be5a28c47ae5c3cb4343b3e1a4d0c">   80</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#ae06be5a28c47ae5c3cb4343b3e1a4d0c">EXTI_IMR</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#ad8d6def7b60e709a939e39cb503c6f17">   81</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#ad8d6def7b60e709a939e39cb503c6f17">EXTI_EMR</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#ae1811c5cda7562ab8e2e02dce13df4c1">   82</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#ae1811c5cda7562ab8e2e02dce13df4c1">EXTI_RTSR</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a80c66f6748b706ae9882422888cf8271">   83</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a80c66f6748b706ae9882422888cf8271">EXTI_FTSR</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a2ecd8923d9f3c1058e7e7a63bebb2768">   84</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a2ecd8923d9f3c1058e7e7a63bebb2768">EXTI_SWIER</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a66b0cf1d9f07d029d4538973b32c8399">   85</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a66b0cf1d9f07d029d4538973b32c8399">EXTI_PR</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;}<a class="code" href="structEXTI__RegDef__t.html">EXTI_RegDef_t</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//Register Map for GPTIMR</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a15fcb1186347543df4b13072a99d106a">   90</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a15fcb1186347543df4b13072a99d106a">TIMx_CR1</a>; <span class="comment">//1</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a55b345e6242db62babdde5ad97333f6f">   91</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a55b345e6242db62babdde5ad97333f6f">TIMx_CR2</a>; <span class="comment">//2</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aab844f66ce5016a03cc4182442acac7f">   92</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aab844f66ce5016a03cc4182442acac7f">TIMx_SMCR</a>; <span class="comment">//3</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aa372b561c94fb9973609794f9ce7210e">   93</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aa372b561c94fb9973609794f9ce7210e">TIMx_DIER</a>; <span class="comment">//4</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a26da24d1af08e118b455e24ffe86f6c7">   94</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a26da24d1af08e118b455e24ffe86f6c7">TIMx_SR</a>; <span class="comment">// 5</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a2b7bec7f4ec5bd6da01572be288ccaa2">   95</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a2b7bec7f4ec5bd6da01572be288ccaa2">TIMx_EGR</a>; <span class="comment">//6</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a3741846d1e8442672176303b0e6d4b92">   96</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a3741846d1e8442672176303b0e6d4b92">TIMx_CCMR1</a>; <span class="comment">//7</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a7f51505e8f9099aaf63f6097387913ad">   97</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a7f51505e8f9099aaf63f6097387913ad">TIMx_CCMR2</a>;<span class="comment">//8</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#ab8635230bfcc0aff22643c2a18c59c2d">   98</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#ab8635230bfcc0aff22643c2a18c59c2d">TIMx_CCER</a>; <span class="comment">//9</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#ab738de5a556f3f4eee5264fb19f7f51f">   99</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#ab738de5a556f3f4eee5264fb19f7f51f">TIMx_CNT</a>; <span class="comment">//10</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a9bba44913f3bcf3acb1e18f4d532fbed">  100</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a9bba44913f3bcf3acb1e18f4d532fbed">TIMx_PSC</a>; <span class="comment">//11</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aa8fa8fb809fd61463e4456a7a45b7c7e">  101</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aa8fa8fb809fd61463e4456a7a45b7c7e">TIMx_ARR</a>; <span class="comment">//12</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a19da3a41760af4542c951b18a27b0681">  103</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a19da3a41760af4542c951b18a27b0681">TIMx_RES_0x30</a>; <span class="comment">//13</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">//End Space</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a523b9710a35281b2d0c46abb3d6cdaf2">  105</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a523b9710a35281b2d0c46abb3d6cdaf2">TIMx_CCR1</a>; <span class="comment">//14</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a49ac603a2106cb655a2de54c8a35748b">  106</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a49ac603a2106cb655a2de54c8a35748b">TIMx_CCR2</a>; <span class="comment">//15</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aee8792ea18cfc000febde78752397f74">  107</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aee8792ea18cfc000febde78752397f74">TIMx_CCR3</a>; <span class="comment">//16</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a53b91b65668389f1ef92b8b4a1c3846b">  108</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a53b91b65668389f1ef92b8b4a1c3846b">TIMx_CCR4</a>; <span class="comment">//17</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">//Reserved Space</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a270148c714ab5d27ab81abf59c666e6f">  110</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a270148c714ab5d27ab81abf59c666e6f">TIMx_RES_0x44</a>; <span class="comment">//18</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">//End Space</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#a3ccb43c41d9c2c70241657678aa883de">  112</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#a3ccb43c41d9c2c70241657678aa883de">TIMx_DCR</a>; <span class="comment">//19</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aed4a03b97740bd6f97236a95bb194dac">  113</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aed4a03b97740bd6f97236a95bb194dac">TIMx_DMAR</a>; <span class="comment">//20</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structGPTIMR__RegDef__t.html#aca984b26547c06875356c7dd47ab9ecf">  114</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structGPTIMR__RegDef__t.html#aca984b26547c06875356c7dd47ab9ecf">TIM_2_5_OR</a>; <span class="comment">//21</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}<a class="code" href="structGPTIMR__RegDef__t.html">GPTIMR_RegDef_t</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">//Register Map for RNG</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structMY__RNG__RegDef__t.html">  118</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span>{</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structMY__RNG__RegDef__t.html#a1af80918f9db322d68d5e677542c88cb">  119</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structMY__RNG__RegDef__t.html#a1af80918f9db322d68d5e677542c88cb">RNG_CR</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structMY__RNG__RegDef__t.html#a3948b0c47b8754e71c3d18ff78ae22d3">  120</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structMY__RNG__RegDef__t.html#a3948b0c47b8754e71c3d18ff78ae22d3">RNG_SR</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structMY__RNG__RegDef__t.html#a46181165202f694b0ed56cf131c468bb">  121</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="structMY__RNG__RegDef__t.html#a46181165202f694b0ed56cf131c468bb">RNG_DR</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}<a class="code" href="structMY__RNG__RegDef__t.html">MY_RNG_RegDef_t</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//MACROS------------------------------------------------------</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//Enitre Peripheral Address Space</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ad86c51679cc59bdd00875b58cf836c6f">  129</a></span>&#160;<span class="preprocessor">#define BASE_ADDR 0x40000000</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//BUS MACROS</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a2e6126f8f52d0dc8cb09e57eae0d54ce">  132</a></span>&#160;<span class="preprocessor">#define AHB1_BASE_ADDR  (BASE_ADDR + 0x20000)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a94b564956fc347fb3ce12ff94452a441">  133</a></span>&#160;<span class="preprocessor">#define AHB2_BASE_ADDR (BASE_ADDR + 0x10000000)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a78e02a39bc1af52a9f01e52266da4e93">  134</a></span>&#160;<span class="preprocessor">#define APB2_BASE_ADDR  (BASE_ADDR + 0x10000)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a79822c173f6d5368db4ad923be97678c">  135</a></span>&#160;<span class="preprocessor">#define APB1_BASE_ADDR  BASE_ADDR</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//Base ADDRESS PERIPHERALS</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa7b2c878d62b1c19edf42ba948542ee2">  138</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE_ADDR (AHB1_BASE_ADDR + 0x1800)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a312c4a0ecb7f7df814b6dc660acff0e1">  139</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE_ADDR AHB1_BASE_ADDR</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa918567a93fe95a5e24ba45dcbb89afa">  140</a></span>&#160;<span class="preprocessor">#define RCC_BASE_ADDR (AHB1_BASE_ADDR + 0x3800)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a358c2cfd856852a70108aed1104161fe">  141</a></span>&#160;<span class="preprocessor">#define RNG_BASE_ADDR (AHB2_BASE_ADDR + 0x60800)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a178af247859ffadcac6dc6ca09105a19">  142</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE_ADDR (APB2_BASE_ADDR + 0x3800)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa34dbd8b8960cf53983854f03af4cb5a">  143</a></span>&#160;<span class="preprocessor">#define EXTI_BASE_ADDR (APB2_BASE_ADDR + 0x3c00)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//Timer Base Address</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#acc63fc12658580dba063d2e6a4a69b06">  145</a></span>&#160;<span class="preprocessor">#define TIM2_BASE_ADDR  APB1_BASE_ADDR</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aba4f4c694952859ff81c31a9f20da8d4">  146</a></span>&#160;<span class="preprocessor">#define TIM5_BASE_ADDR (APB1_BASE_ADDR + 0x0c00)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//GPIOG Macro</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//#define GPIOG ((GPIO_RegDef_t*)GPIOG_BASE_ADDR)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//GPIOA Macro</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//#define GPIOA ((GPIO_RegDef_t*)GPIOA_BASE_ADDR)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//RCC Macro</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a195e614ddf90e8c95dec6cae7eb45386">  155</a></span>&#160;<span class="preprocessor">#define MY_RCC ((MY_RCC_RegDef_t*)RCC_BASE_ADDR)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//SYSCFG Macro</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//#define SYSCFG ((SYSCFG_RegDef_t*)SYSCFG_BASE_ADDR)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//EXTI Macro</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//#define EXTI ((EXTI_RegDef_t*)EXTI_BASE_ADDR)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//TIMER MACROS----------------------------------------</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//TIM2 Macro</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//#define TIM2 ((GPTIMR_RegDef_t*) TIM2_BASE_ADDR)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//TIM5 Macro</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//#define TIM5 ((GPTIMR_RegDef_t*) TIM5_BASE_ADDR)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//RNG MACRO</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa310d9bd1f1e9cca57559aa51717a79f">  170</a></span>&#160;<span class="preprocessor">#define MY_RNG ((MY_RNG_RegDef_t*)RNG_BASE_ADDR)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//CLOCK ENABLES--------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//PARAMETERIZED</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//GPIO CLOCK ENABLE/DISABLE CONFIG MACROS</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//#define GPIO_ENABLE(bit) (RCC-&gt;RCC_AHB1ENR |= (1 &lt;&lt; bit))</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//#define GPIO_DISABLE(bit) (RCC-&gt;RCC_AHB1ENR &amp;= ~(1 &lt;&lt; bit))</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//TIMx CLOCK ENABLE/DISABLE CONFIG MACROS</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a9b8590fc975799cce983be77f81ba5a9">  180</a></span>&#160;<span class="preprocessor">#define TIMx_ENABLE(x) (RCC-&gt;RCC_APB1ENR |= (1 &lt;&lt; x))</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a7653825004acd1f6425eaf1255c9effa">  181</a></span>&#160;<span class="preprocessor">#define TIMx_Disable(x) (RCC-&gt;RCC_APB1ENR &amp;= ~(1 &lt;&lt; x))</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//NON-PARAMETERIZED</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//SYSCFG CLOCK ENABLE/DISABLE CONFIG MACROS</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a913fe52f823ff9e868ba19b3638db201">  185</a></span>&#160;<span class="preprocessor">#define SYSCFG_ENABLE (RCC-&gt;RCC_APB2ENR |= (1 &lt;&lt; 14))</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a722339ae6de778294b16e66371395390">  186</a></span>&#160;<span class="preprocessor">#define SYSCFG_DISABLE (RCC-&gt;RCC_APB2ENR &amp;= ~(1 &lt;&lt; 14))</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//(TIM2 AND TIM5) APB1ENR TOGGLE MACROS</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aad9924ae8ef83385daf1b57f24a61de4">  190</a></span>&#160;<span class="preprocessor">#define TIM2_APB1ENR 0</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a63af697a4f8ccc47dea09a39fcb93978">  191</a></span>&#160;<span class="preprocessor">#define TIM5_APB1ENR 3</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//RNG AHB2 ENABLE MACRO</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a91d13cf844311516ec9735a41d8e73a3">  194</a></span>&#160;<span class="preprocessor">#define RNG_AHB2ENR 6</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// GPIO AHB1ENR TOGGLE MACROS</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ac89e68ca38ac14b1b003efca8f3f1844">  197</a></span>&#160;<span class="preprocessor">#define GPIOG_AHB1ENR 6</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#abb860ea692edc4e5bee06428548e9d1e">  198</a></span>&#160;<span class="preprocessor">#define GPIOA_AHB1ENR 0</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//--------------------------------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//General State Macros</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a3a6d3cd70078e6046471ec528a09cd19">  202</a></span>&#160;<span class="preprocessor">#define ACTIVE 1</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ad8dd98b5550e5cc901d4e804177f79b7">  203</a></span>&#160;<span class="preprocessor">#define NON_ACTIVE 0</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a59da1d65e87a723efe808dbabb4fc205">  204</a></span>&#160;<span class="preprocessor">#define SET 1</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ab702106cf3b3e96750b6845ded4e0299">  205</a></span>&#160;<span class="preprocessor">#define RESET 0</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a514ad415fb6125ba296793df7d1a468a">  206</a></span>&#160;<span class="preprocessor">#define ENABLE SET</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a99496f7308834e8b220f7894efa0b6ab">  207</a></span>&#160;<span class="preprocessor">#define DISABLE RESET</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//----------------------------------</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//NVIC MACROS</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//Set Enable</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ab37d21c2e44fe7e3967deaf10e30a763">  212</a></span>&#160;<span class="preprocessor">#define NVIC_ISER0 ((volatile uint32_t*) 0xE000E100)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aeea822ab87e3ef3b207f26c6176a746c">  213</a></span>&#160;<span class="preprocessor">#define NVIC_ISER1 ((volatile uint32_t*) 0xE000E104)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//Clear Enable</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a11cfe60b26fed9d1df48860d0274983b">  215</a></span>&#160;<span class="preprocessor">#define NVIC_ICER0 ((volatile uint32_t*) 0xE000E180)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ab65a09923e3fb94e67ea4642b7f85ccf">  216</a></span>&#160;<span class="preprocessor">#define NVIC_ICER1 ((volatile uint32_t*) 0xE000E184)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//Set Pending</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#ac5c4c22865b33441cb6feb9cc7cc921e">  218</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR0 ((volatile uint32_t*) 0xE000E200)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa50b0bf3244a15085b11885d05f5a774">  219</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR1 ((volatile uint32_t*) 0xE000E204)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//Clear Pending</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aeb09517cca2787f10d91a2e25ebd41db">  221</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR0 ((volatile uint32_t*) 0xE000E280)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#a58d5a0d0442bf3f5f7f6017536ce530e">  222</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR1 ((volatile uint32_t*) 0xE000E284)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//Interrupt Priority</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aa26e25813c32e9797c4e43a223e6f20e">  224</a></span>&#160;<span class="preprocessor">#define NVIC_IPR0  ((volatile uint32_t*) 0xE000E400)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="STM32F429i_8h.html#aea31ee09a6c16a6000123d7b2285b9df">  225</a></span>&#160;<span class="preprocessor">#define NVIC_IPR1  ((volatile uint32_t*) 0xE000E404)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429I_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructEXTI__RegDef__t_html"><div class="ttname"><a href="structEXTI__RegDef__t.html">EXTI_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:79</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a2ecd8923d9f3c1058e7e7a63bebb2768"><div class="ttname"><a href="structEXTI__RegDef__t.html#a2ecd8923d9f3c1058e7e7a63bebb2768">EXTI_RegDef_t::EXTI_SWIER</a></div><div class="ttdeci">volatile uint32_t EXTI_SWIER</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:84</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a66b0cf1d9f07d029d4538973b32c8399"><div class="ttname"><a href="structEXTI__RegDef__t.html#a66b0cf1d9f07d029d4538973b32c8399">EXTI_RegDef_t::EXTI_PR</a></div><div class="ttdeci">volatile uint32_t EXTI_PR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:85</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a80c66f6748b706ae9882422888cf8271"><div class="ttname"><a href="structEXTI__RegDef__t.html#a80c66f6748b706ae9882422888cf8271">EXTI_RegDef_t::EXTI_FTSR</a></div><div class="ttdeci">volatile uint32_t EXTI_FTSR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:83</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_ad8d6def7b60e709a939e39cb503c6f17"><div class="ttname"><a href="structEXTI__RegDef__t.html#ad8d6def7b60e709a939e39cb503c6f17">EXTI_RegDef_t::EXTI_EMR</a></div><div class="ttdeci">volatile uint32_t EXTI_EMR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:81</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_ae06be5a28c47ae5c3cb4343b3e1a4d0c"><div class="ttname"><a href="structEXTI__RegDef__t.html#ae06be5a28c47ae5c3cb4343b3e1a4d0c">EXTI_RegDef_t::EXTI_IMR</a></div><div class="ttdeci">volatile uint32_t EXTI_IMR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:80</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_ae1811c5cda7562ab8e2e02dce13df4c1"><div class="ttname"><a href="structEXTI__RegDef__t.html#ae1811c5cda7562ab8e2e02dce13df4c1">EXTI_RegDef_t::EXTI_RTSR</a></div><div class="ttdeci">volatile uint32_t EXTI_RTSR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:82</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html"><div class="ttname"><a href="structGPIO__RegDef__t.html">GPIO_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:8</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a054254954ac25823648fe32739cb112d"><div class="ttname"><a href="structGPIO__RegDef__t.html#a054254954ac25823648fe32739cb112d">GPIO_RegDef_t::GPIO_IDR</a></div><div class="ttdeci">uint32_t GPIO_IDR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:13</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a4fdffcd5da6b99bf4bd26a3ad27c87b0"><div class="ttname"><a href="structGPIO__RegDef__t.html#a4fdffcd5da6b99bf4bd26a3ad27c87b0">GPIO_RegDef_t::GPIO_OTyper</a></div><div class="ttdeci">uint32_t GPIO_OTyper</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:10</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a5b56247b919df8c211488ed3463594ec"><div class="ttname"><a href="structGPIO__RegDef__t.html#a5b56247b919df8c211488ed3463594ec">GPIO_RegDef_t::GPIO_BSRR</a></div><div class="ttdeci">uint32_t GPIO_BSRR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:16</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a5fc4bd47d6e26193c545606b0d241b5e"><div class="ttname"><a href="structGPIO__RegDef__t.html#a5fc4bd47d6e26193c545606b0d241b5e">GPIO_RegDef_t::GPIO_Speed</a></div><div class="ttdeci">uint32_t GPIO_Speed</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:11</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a95e6d5a5748fbfc49028bd4e635b0730"><div class="ttname"><a href="structGPIO__RegDef__t.html#a95e6d5a5748fbfc49028bd4e635b0730">GPIO_RegDef_t::GPIO_Moder</a></div><div class="ttdeci">uint32_t GPIO_Moder</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:9</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a9fb0e27e732528f50612787661a1ba59"><div class="ttname"><a href="structGPIO__RegDef__t.html#a9fb0e27e732528f50612787661a1ba59">GPIO_RegDef_t::GPIO_ODR</a></div><div class="ttdeci">uint32_t GPIO_ODR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:14</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_acfaa940f3c0aeea2007db4a3575b3995"><div class="ttname"><a href="structGPIO__RegDef__t.html#acfaa940f3c0aeea2007db4a3575b3995">GPIO_RegDef_t::GPIO_PuPd</a></div><div class="ttdeci">uint32_t GPIO_PuPd</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:12</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_ad1c1c514fd4f72a0d091fb93b88fa0eb"><div class="ttname"><a href="structGPIO__RegDef__t.html#ad1c1c514fd4f72a0d091fb93b88fa0eb">GPIO_RegDef_t::GPIO_LCKR</a></div><div class="ttdeci">uint32_t GPIO_LCKR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:15</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html"><div class="ttname"><a href="structGPTIMR__RegDef__t.html">GPTIMR_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:89</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a15fcb1186347543df4b13072a99d106a"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a15fcb1186347543df4b13072a99d106a">GPTIMR_RegDef_t::TIMx_CR1</a></div><div class="ttdeci">volatile uint32_t TIMx_CR1</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:90</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a19da3a41760af4542c951b18a27b0681"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a19da3a41760af4542c951b18a27b0681">GPTIMR_RegDef_t::TIMx_RES_0x30</a></div><div class="ttdeci">volatile uint32_t TIMx_RES_0x30</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:103</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a26da24d1af08e118b455e24ffe86f6c7"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a26da24d1af08e118b455e24ffe86f6c7">GPTIMR_RegDef_t::TIMx_SR</a></div><div class="ttdeci">volatile uint32_t TIMx_SR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:94</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a270148c714ab5d27ab81abf59c666e6f"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a270148c714ab5d27ab81abf59c666e6f">GPTIMR_RegDef_t::TIMx_RES_0x44</a></div><div class="ttdeci">volatile uint32_t TIMx_RES_0x44</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:110</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a2b7bec7f4ec5bd6da01572be288ccaa2"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a2b7bec7f4ec5bd6da01572be288ccaa2">GPTIMR_RegDef_t::TIMx_EGR</a></div><div class="ttdeci">volatile uint32_t TIMx_EGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:95</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a3741846d1e8442672176303b0e6d4b92"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a3741846d1e8442672176303b0e6d4b92">GPTIMR_RegDef_t::TIMx_CCMR1</a></div><div class="ttdeci">volatile uint32_t TIMx_CCMR1</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:96</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a3ccb43c41d9c2c70241657678aa883de"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a3ccb43c41d9c2c70241657678aa883de">GPTIMR_RegDef_t::TIMx_DCR</a></div><div class="ttdeci">volatile uint32_t TIMx_DCR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:112</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a49ac603a2106cb655a2de54c8a35748b"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a49ac603a2106cb655a2de54c8a35748b">GPTIMR_RegDef_t::TIMx_CCR2</a></div><div class="ttdeci">volatile uint32_t TIMx_CCR2</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:106</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a523b9710a35281b2d0c46abb3d6cdaf2"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a523b9710a35281b2d0c46abb3d6cdaf2">GPTIMR_RegDef_t::TIMx_CCR1</a></div><div class="ttdeci">volatile uint32_t TIMx_CCR1</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:105</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a53b91b65668389f1ef92b8b4a1c3846b"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a53b91b65668389f1ef92b8b4a1c3846b">GPTIMR_RegDef_t::TIMx_CCR4</a></div><div class="ttdeci">volatile uint32_t TIMx_CCR4</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:108</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a55b345e6242db62babdde5ad97333f6f"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a55b345e6242db62babdde5ad97333f6f">GPTIMR_RegDef_t::TIMx_CR2</a></div><div class="ttdeci">volatile uint32_t TIMx_CR2</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:91</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a7f51505e8f9099aaf63f6097387913ad"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a7f51505e8f9099aaf63f6097387913ad">GPTIMR_RegDef_t::TIMx_CCMR2</a></div><div class="ttdeci">volatile uint32_t TIMx_CCMR2</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:97</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_a9bba44913f3bcf3acb1e18f4d532fbed"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#a9bba44913f3bcf3acb1e18f4d532fbed">GPTIMR_RegDef_t::TIMx_PSC</a></div><div class="ttdeci">volatile uint32_t TIMx_PSC</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:100</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aa372b561c94fb9973609794f9ce7210e"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aa372b561c94fb9973609794f9ce7210e">GPTIMR_RegDef_t::TIMx_DIER</a></div><div class="ttdeci">volatile uint32_t TIMx_DIER</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:93</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aa8fa8fb809fd61463e4456a7a45b7c7e"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aa8fa8fb809fd61463e4456a7a45b7c7e">GPTIMR_RegDef_t::TIMx_ARR</a></div><div class="ttdeci">volatile uint32_t TIMx_ARR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:101</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aab844f66ce5016a03cc4182442acac7f"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aab844f66ce5016a03cc4182442acac7f">GPTIMR_RegDef_t::TIMx_SMCR</a></div><div class="ttdeci">volatile uint32_t TIMx_SMCR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:92</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_ab738de5a556f3f4eee5264fb19f7f51f"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#ab738de5a556f3f4eee5264fb19f7f51f">GPTIMR_RegDef_t::TIMx_CNT</a></div><div class="ttdeci">volatile uint32_t TIMx_CNT</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:99</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_ab8635230bfcc0aff22643c2a18c59c2d"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#ab8635230bfcc0aff22643c2a18c59c2d">GPTIMR_RegDef_t::TIMx_CCER</a></div><div class="ttdeci">volatile uint32_t TIMx_CCER</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:98</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aca984b26547c06875356c7dd47ab9ecf"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aca984b26547c06875356c7dd47ab9ecf">GPTIMR_RegDef_t::TIM_2_5_OR</a></div><div class="ttdeci">volatile uint32_t TIM_2_5_OR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:114</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aed4a03b97740bd6f97236a95bb194dac"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aed4a03b97740bd6f97236a95bb194dac">GPTIMR_RegDef_t::TIMx_DMAR</a></div><div class="ttdeci">volatile uint32_t TIMx_DMAR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:113</div></div>
<div class="ttc" id="astructGPTIMR__RegDef__t_html_aee8792ea18cfc000febde78752397f74"><div class="ttname"><a href="structGPTIMR__RegDef__t.html#aee8792ea18cfc000febde78752397f74">GPTIMR_RegDef_t::TIMx_CCR3</a></div><div class="ttdeci">volatile uint32_t TIMx_CCR3</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:107</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html"><div class="ttname"><a href="structMY__RCC__RegDef__t.html">MY_RCC_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:21</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a033013ef6a95eca1cefa3d4ee415bc6f"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a033013ef6a95eca1cefa3d4ee415bc6f">MY_RCC_RegDef_t::RCC_AHB2ENR</a></div><div class="ttdeci">uint32_t RCC_AHB2ENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:38</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a0900d86bd2d99f8354128b747131a018"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a0900d86bd2d99f8354128b747131a018">MY_RCC_RegDef_t::RCC_CFGR</a></div><div class="ttdeci">uint32_t RCC_CFGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:24</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a0d2d5a0b65df140a6c8341a734d4cfef"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a0d2d5a0b65df140a6c8341a734d4cfef">MY_RCC_RegDef_t::RCC_AHB2LPENR</a></div><div class="ttdeci">uint32_t RCC_AHB2LPENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:49</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a1b8de6aafcf67651171215ce742c0e91"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a1b8de6aafcf67651171215ce742c0e91">MY_RCC_RegDef_t::RCC_AHB2RSTR</a></div><div class="ttdeci">uint32_t RCC_AHB2RSTR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:27</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a1e07e9dfba0b88a961e13b3ba28c3a73"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a1e07e9dfba0b88a961e13b3ba28c3a73">MY_RCC_RegDef_t::RCC_APB1ENR</a></div><div class="ttdeci">uint32_t RCC_APB1ENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:43</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a2d1c08d7492bf38736bd58c55ad30cbc"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a2d1c08d7492bf38736bd58c55ad30cbc">MY_RCC_RegDef_t::RCC_SSCGR</a></div><div class="ttdeci">uint32_t RCC_SSCGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:64</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a314abaefd34d4a701f4cc2ef06d9c1ba"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a314abaefd34d4a701f4cc2ef06d9c1ba">MY_RCC_RegDef_t::RCC_CSR</a></div><div class="ttdeci">uint32_t RCC_CSR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:60</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a3acbcf0a690060205c04cd937d72a6d7"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a3acbcf0a690060205c04cd937d72a6d7">MY_RCC_RegDef_t::RCC_AHB1RSTR</a></div><div class="ttdeci">uint32_t RCC_AHB1RSTR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:26</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a4551c931200f577b7693b5bf58d0db6e"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a4551c931200f577b7693b5bf58d0db6e">MY_RCC_RegDef_t::RCC_Res3c</a></div><div class="ttdeci">uint32_t RCC_Res3c</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:41</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a58f8405e05d6392b98034b39eced5312"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a58f8405e05d6392b98034b39eced5312">MY_RCC_RegDef_t::RCC_Res5c</a></div><div class="ttdeci">uint32_t RCC_Res5c</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:52</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a65824837507ecfdb07d7cb103acc4b06"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a65824837507ecfdb07d7cb103acc4b06">MY_RCC_RegDef_t::RCC_AHB1ENR</a></div><div class="ttdeci">uint32_t RCC_AHB1ENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:37</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a6e22e411f7edf92cdfcfa3e409536de7"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a6e22e411f7edf92cdfcfa3e409536de7">MY_RCC_RegDef_t::RCC_APB2RSTR</a></div><div class="ttdeci">uint32_t RCC_APB2RSTR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:33</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a74726e884854ae497dddb4e5325004ae"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a74726e884854ae497dddb4e5325004ae">MY_RCC_RegDef_t::RCC_AHB3LPENR</a></div><div class="ttdeci">uint32_t RCC_AHB3LPENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:50</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a7c1fcc395d4ed0722ec05f5ae6b876e0"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a7c1fcc395d4ed0722ec05f5ae6b876e0">MY_RCC_RegDef_t::RCC_DCKCFGR</a></div><div class="ttdeci">uint32_t RCC_DCKCFGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:67</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_a9bd16bd5b960ce5d8d753236d1028870"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#a9bd16bd5b960ce5d8d753236d1028870">MY_RCC_RegDef_t::RCC_AHB3ENR</a></div><div class="ttdeci">uint32_t RCC_AHB3ENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:39</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ab58baa24863ab61f3bd99c79e1b789e3"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ab58baa24863ab61f3bd99c79e1b789e3">MY_RCC_RegDef_t::RCC_PLLSAICFGR</a></div><div class="ttdeci">uint32_t RCC_PLLSAICFGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:66</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_abd7f2fb36ad3595ff489f82d4478544c"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#abd7f2fb36ad3595ff489f82d4478544c">MY_RCC_RegDef_t::RCC_PLLCFGR</a></div><div class="ttdeci">uint32_t RCC_PLLCFGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:23</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ac406c0ae89cec0012e7dc501fb8b7d79"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ac406c0ae89cec0012e7dc501fb8b7d79">MY_RCC_RegDef_t::RCC_APB1RSTR</a></div><div class="ttdeci">uint32_t RCC_APB1RSTR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:32</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ac71193537e5395cb16f8e9a7baa16ca1"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ac71193537e5395cb16f8e9a7baa16ca1">MY_RCC_RegDef_t::RCC_APB1LPENR</a></div><div class="ttdeci">uint32_t RCC_APB1LPENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:54</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_acfcf530ab306ec4cd2fc3b65cd111bf1"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#acfcf530ab306ec4cd2fc3b65cd111bf1">MY_RCC_RegDef_t::RCC_CIR</a></div><div class="ttdeci">uint32_t RCC_CIR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:25</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ad5d3c6c80834a1c55d18d4474c95751a"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ad5d3c6c80834a1c55d18d4474c95751a">MY_RCC_RegDef_t::RCC_AHB3RSTR</a></div><div class="ttdeci">uint32_t RCC_AHB3RSTR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:28</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ad7470171ad947ed5090e0fa6713fb425"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ad7470171ad947ed5090e0fa6713fb425">MY_RCC_RegDef_t::RCC_Res1c</a></div><div class="ttdeci">uint32_t RCC_Res1c</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:30</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ae0c33746d93f7212a9ff6e7e7709b24b"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ae0c33746d93f7212a9ff6e7e7709b24b">MY_RCC_RegDef_t::RCC_APB2ENR</a></div><div class="ttdeci">uint32_t RCC_APB2ENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:44</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_ae635e30a638cee3c057c3b15469a0bb1"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#ae635e30a638cee3c057c3b15469a0bb1">MY_RCC_RegDef_t::RCC_PLLI2SCFGR</a></div><div class="ttdeci">uint32_t RCC_PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:65</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_af133bfc7f80d9d7a43fcedc8ad202d07"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#af133bfc7f80d9d7a43fcedc8ad202d07">MY_RCC_RegDef_t::RCC_CR</a></div><div class="ttdeci">uint32_t RCC_CR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:22</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_af64311a4b5aa5c2a9b4b3c22b6c72af4"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#af64311a4b5aa5c2a9b4b3c22b6c72af4">MY_RCC_RegDef_t::RCC_APB2LPENR</a></div><div class="ttdeci">uint32_t RCC_APB2LPENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:55</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_afbbc31abcdd2013d797a73b263d5efd0"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#afbbc31abcdd2013d797a73b263d5efd0">MY_RCC_RegDef_t::RCC_AHB1LPENR</a></div><div class="ttdeci">uint32_t RCC_AHB1LPENR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:48</div></div>
<div class="ttc" id="astructMY__RCC__RegDef__t_html_aff77f03ad0b8982b6c85085cef98e735"><div class="ttname"><a href="structMY__RCC__RegDef__t.html#aff77f03ad0b8982b6c85085cef98e735">MY_RCC_RegDef_t::RCC_BDCR</a></div><div class="ttdeci">uint32_t RCC_BDCR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:59</div></div>
<div class="ttc" id="astructMY__RNG__RegDef__t_html"><div class="ttname"><a href="structMY__RNG__RegDef__t.html">MY_RNG_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:118</div></div>
<div class="ttc" id="astructMY__RNG__RegDef__t_html_a1af80918f9db322d68d5e677542c88cb"><div class="ttname"><a href="structMY__RNG__RegDef__t.html#a1af80918f9db322d68d5e677542c88cb">MY_RNG_RegDef_t::RNG_CR</a></div><div class="ttdeci">volatile uint32_t RNG_CR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:119</div></div>
<div class="ttc" id="astructMY__RNG__RegDef__t_html_a3948b0c47b8754e71c3d18ff78ae22d3"><div class="ttname"><a href="structMY__RNG__RegDef__t.html#a3948b0c47b8754e71c3d18ff78ae22d3">MY_RNG_RegDef_t::RNG_SR</a></div><div class="ttdeci">volatile uint32_t RNG_SR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:120</div></div>
<div class="ttc" id="astructMY__RNG__RegDef__t_html_a46181165202f694b0ed56cf131c468bb"><div class="ttname"><a href="structMY__RNG__RegDef__t.html#a46181165202f694b0ed56cf131c468bb">MY_RNG_RegDef_t::RNG_DR</a></div><div class="ttdeci">volatile uint32_t RNG_DR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:121</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html"><div class="ttname"><a href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a></div><div class="ttdef"><b>Definition:</b> STM32F429i.h:71</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a649f2aa6fb14b052c2b2d2e34156d89e"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a649f2aa6fb14b052c2b2d2e34156d89e">SYSCFG_RegDef_t::SYSCFG_PMC</a></div><div class="ttdeci">volatile uint32_t SYSCFG_PMC</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:73</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a7f72dcdc3c72ff373ed11c633aeed392"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a7f72dcdc3c72ff373ed11c633aeed392">SYSCFG_RegDef_t::SYSCFG_CMPCR</a></div><div class="ttdeci">volatile uint32_t SYSCFG_CMPCR</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:75</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a85968b8178667ab6670d187481866b71"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a85968b8178667ab6670d187481866b71">SYSCFG_RegDef_t::SYSCFG_MEMRMP</a></div><div class="ttdeci">volatile uint32_t SYSCFG_MEMRMP</div><div class="ttdef"><b>Definition:</b> STM32F429i.h:72</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
