/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   ast2600_evb.dts.pre.tmp
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /flash@20000000
 *   4   /memory@0
 *   5   /cpus
 *   6   /cpus/cpu@0
 *   7   /soc
 *   8   /soc/interrupt-controller@e000e100
 *   9   /soc/syscon@7e6e2000
 *   10  /soc/syscon@7e6e2000/sysclk
 *   11  /soc/i2c@7e78a080
 *   12  /soc/i2c@7e78a100
 *   13  /soc/i2c@7e78a180
 *   14  /soc/i2c@7e78a200
 *   15  /soc/i2c@7e78a280
 *   16  /soc/i2c@7e78a300
 *   17  /soc/i2c@7e78a380
 *   18  /soc/i2c@7e78a400
 *   19  /soc/i2c@7e78a480
 *   20  /soc/i2c@7e78a500
 *   21  /soc/i2c@7e78a580
 *   22  /soc/i2c@7e78a600
 *   23  /soc/i2c@7e78a680
 *   24  /soc/i2c@7e78a700
 *   25  /soc/i2c@7e78a780
 *   26  /soc/i2c@7e78a800
 *   27  /soc/syscon@7e6e2000/sysrst
 *   28  /soc/i2c-global-regs@7e78a000
 *   29  /soc/ipc@7e6c0000
 *   30  /soc/syscon@7e6e2000/pinmux
 *   31  /soc/syscon@7e6e2000/pinmux/uart11_default
 *   32  /soc/serial@7e790500
 *   33  /soc/timer@e000e010
 *   34  /soc/udma@7e79e000
 *   35  /soc/bus@7e7a0000
 *   36  /soc/bus@7e7a0000/i3c-global-regs@0
 *   37  /soc/syscon@7e6e2000/pinmux/i3c0_default
 *   38  /soc/bus@7e7a0000/i3c0@2000
 *   39  /soc/syscon@7e6e2000/pinmux/i3c1_default
 *   40  /soc/bus@7e7a0000/i3c1@3000
 *   41  /soc/bus@7e7a0000/i3c2@4000
 *   42  /soc/bus@7e7a0000/i3c3@5000
 *   43  /soc/syscon@7e6e2000/pinmux/hvi3c4_default
 *   44  /soc/bus@7e7a0000/i3c4@6000
 *   45  /soc/syscon@7e6e2000/pinmux/hvi3c5_default
 *   46  /soc/bus@7e7a0000/i3c5@7000
 *   47  /soc/gpio@7e780000
 *   48  /soc/gpio@7e780000/gpio0_a_d
 *   49  /soc/gpio@7e780000/gpio0_e_h
 *   50  /soc/gpio@7e780000/gpio0_i_l
 *   51  /soc/gpio@7e780000/gpio0_m_p
 *   52  /soc/gpio@7e780000/gpio0_q_t
 *   53  /soc/gpio@7e780000/gpio0_u_x
 *   54  /soc/gpio@7e780000/gpio0_y_z
 *   55  /soc/syscon@7e6e2000/pinmux/sgpiom0_default
 *   56  /soc/sgpiom@7e780500
 *   57  /soc/sgpiom@7e780500/sgpiom0_a_d
 *   58  /soc/sgpiom@7e780500/sgpiom0_e_h
 *   59  /soc/sgpiom@7e780500/sgpiom0_i_l
 *   60  /soc/sgpiom@7e780500/sgpiom0_m_p
 *   61  /soc/syscon@7e6e2000/pinmux/sgpiom1_default
 *   62  /soc/sgpiom@7e780600
 *   63  /soc/sgpiom@7e780600/sgpiom0_a_d
 *   64  /soc/sgpiom@7e780600/sgpiom0_e_h
 *   65  /soc/sgpiom@7e780600/sgpiom0_i_l
 *   66  /soc/syscon@7e6e2000/pinmux/adc0_default
 *   67  /soc/syscon@7e6e2000/pinmux/adc10_default
 *   68  /soc/syscon@7e6e2000/pinmux/adc11_default
 *   69  /soc/syscon@7e6e2000/pinmux/adc12_default
 *   70  /soc/syscon@7e6e2000/pinmux/adc13_default
 *   71  /soc/syscon@7e6e2000/pinmux/adc14_default
 *   72  /soc/syscon@7e6e2000/pinmux/adc15_default
 *   73  /soc/syscon@7e6e2000/pinmux/adc1_default
 *   74  /soc/syscon@7e6e2000/pinmux/adc2_default
 *   75  /soc/syscon@7e6e2000/pinmux/adc3_default
 *   76  /soc/syscon@7e6e2000/pinmux/adc4_default
 *   77  /soc/syscon@7e6e2000/pinmux/adc5_default
 *   78  /soc/syscon@7e6e2000/pinmux/adc6_default
 *   79  /soc/syscon@7e6e2000/pinmux/adc7_default
 *   80  /soc/syscon@7e6e2000/pinmux/adc8_default
 *   81  /soc/syscon@7e6e2000/pinmux/adc9_default
 *   82  /soc/syscon@7e6e2000/pinmux/arm_ice_default
 *   83  /soc/syscon@7e6e2000/pinmux/hvi3c2_default
 *   84  /soc/syscon@7e6e2000/pinmux/hvi3c3_default
 *   85  /soc/syscon@7e6e2000/pinmux/i2c0_default
 *   86  /soc/syscon@7e6e2000/pinmux/i2c10_default
 *   87  /soc/syscon@7e6e2000/pinmux/i2c11_default
 *   88  /soc/syscon@7e6e2000/pinmux/i2c12_default
 *   89  /soc/syscon@7e6e2000/pinmux/i2c13_default
 *   90  /soc/syscon@7e6e2000/pinmux/i2c14_default
 *   91  /soc/syscon@7e6e2000/pinmux/i2c15_default
 *   92  /soc/syscon@7e6e2000/pinmux/i2c1_default
 *   93  /soc/syscon@7e6e2000/pinmux/i2c2_default
 *   94  /soc/syscon@7e6e2000/pinmux/i2c3_default
 *   95  /soc/syscon@7e6e2000/pinmux/i2c4_default
 *   96  /soc/syscon@7e6e2000/pinmux/i2c5_default
 *   97  /soc/syscon@7e6e2000/pinmux/i2c6_default
 *   98  /soc/syscon@7e6e2000/pinmux/i2c7_default
 *   99  /soc/syscon@7e6e2000/pinmux/i2c8_default
 *   100 /soc/syscon@7e6e2000/pinmux/i2c9_default
 *   101 /soc/syscon@7e6e2000/pinmux/i3c2_default
 *   102 /soc/syscon@7e6e2000/pinmux/i3c3_default
 *   103 /soc/syscon@7e6e2000/pinmux/jtagm0_default
 *   104 /soc/syscon@7e6e2000/pinmux/jtagm1_default
 *   105 /soc/syscon@7e6e2000/pinmux/pwm0_default
 *   106 /soc/syscon@7e6e2000/pinmux/pwm10_default
 *   107 /soc/syscon@7e6e2000/pinmux/pwm11_default
 *   108 /soc/syscon@7e6e2000/pinmux/pwm12_default
 *   109 /soc/syscon@7e6e2000/pinmux/pwm13_default
 *   110 /soc/syscon@7e6e2000/pinmux/pwm14_default
 *   111 /soc/syscon@7e6e2000/pinmux/pwm15_default
 *   112 /soc/syscon@7e6e2000/pinmux/pwm1_default
 *   113 /soc/syscon@7e6e2000/pinmux/pwm2_default
 *   114 /soc/syscon@7e6e2000/pinmux/pwm3_default
 *   115 /soc/syscon@7e6e2000/pinmux/pwm4_default
 *   116 /soc/syscon@7e6e2000/pinmux/pwm5_default
 *   117 /soc/syscon@7e6e2000/pinmux/pwm6_default
 *   118 /soc/syscon@7e6e2000/pinmux/pwm7_default
 *   119 /soc/syscon@7e6e2000/pinmux/pwm8_default
 *   120 /soc/syscon@7e6e2000/pinmux/pwm9_default
 *   121 /soc/syscon@7e6e2000/pinmux/tach0_default
 *   122 /soc/syscon@7e6e2000/pinmux/tach10_default
 *   123 /soc/syscon@7e6e2000/pinmux/tach11_default
 *   124 /soc/syscon@7e6e2000/pinmux/tach12_default
 *   125 /soc/syscon@7e6e2000/pinmux/tach13_default
 *   126 /soc/syscon@7e6e2000/pinmux/tach14_default
 *   127 /soc/syscon@7e6e2000/pinmux/tach15_default
 *   128 /soc/syscon@7e6e2000/pinmux/tach1_default
 *   129 /soc/syscon@7e6e2000/pinmux/tach2_default
 *   130 /soc/syscon@7e6e2000/pinmux/tach3_default
 *   131 /soc/syscon@7e6e2000/pinmux/tach4_default
 *   132 /soc/syscon@7e6e2000/pinmux/tach5_default
 *   133 /soc/syscon@7e6e2000/pinmux/tach6_default
 *   134 /soc/syscon@7e6e2000/pinmux/tach7_default
 *   135 /soc/syscon@7e6e2000/pinmux/tach8_default
 *   136 /soc/syscon@7e6e2000/pinmux/tach9_default
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_0) fn(DT_N_S_flash_20000000)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_0) fn(DT_N_S_flash_20000000) 

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /flash@20000000 */ \
	4, /* /memory@0 */ \
	5, /* /cpus */ \
	7, /* /soc */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_aspeed_bmc_ast2600 DT_N
#define DT_N_INST_0_aspeed_ast2600     DT_N

/* Special property macros: */
#define DT_N_REG_NUM 0
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_aspeed_bmc_ast2600 1
#define DT_N_COMPAT_MATCHES_aspeed_ast2600 1
#define DT_N_STATUS_okay 1

/* Generic property macros: */
#define DT_N_P_compatible {"aspeed,bmc-ast2600", "aspeed,ast2600"}
#define DT_N_P_compatible_IDX_0 "aspeed,bmc-ast2600"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_1 "aspeed,ast2600"
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Special property macros: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Special property macros: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /flash@20000000
 *
 * Node identifier: DT_N_S_flash_20000000
 */

/* Node's full path: */
#define DT_N_S_flash_20000000_PATH "/flash@20000000"

/* Node's name with unit-address: */
#define DT_N_S_flash_20000000_FULL_NAME "flash@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_flash_20000000_PARENT DT_N
#define DT_N_S_flash_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_flash_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_flash_20000000_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_flash_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_flash_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_flash_20000000_EXISTS 1
#define DT_N_INST_0_serial_flash DT_N_S_flash_20000000
#define DT_N_NODELABEL_flash0    DT_N_S_flash_20000000

/* Special property macros: */
#define DT_N_S_flash_20000000_REG_NUM 1
#define DT_N_S_flash_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_flash_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_flash_20000000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_flash_20000000_IRQ_NUM 0
#define DT_N_S_flash_20000000_COMPAT_MATCHES_serial_flash 1
#define DT_N_S_flash_20000000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_flash_20000000_P_compatible {"serial-flash"}
#define DT_N_S_flash_20000000_P_compatible_IDX_0 "serial-flash"
#define DT_N_S_flash_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_flash_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_flash_20000000, compatible, 0)
#define DT_N_S_flash_20000000_P_compatible_LEN 1
#define DT_N_S_flash_20000000_P_compatible_EXISTS 1
#define DT_N_S_flash_20000000_P_label "FLASH_ASPEED"
#define DT_N_S_flash_20000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_flash_20000000, label, 0) \
	fn(DT_N_S_flash_20000000, label, 1) \
	fn(DT_N_S_flash_20000000, label, 2) \
	fn(DT_N_S_flash_20000000, label, 3) \
	fn(DT_N_S_flash_20000000, label, 4) \
	fn(DT_N_S_flash_20000000, label, 5) \
	fn(DT_N_S_flash_20000000, label, 6) \
	fn(DT_N_S_flash_20000000, label, 7) \
	fn(DT_N_S_flash_20000000, label, 8) \
	fn(DT_N_S_flash_20000000, label, 9) \
	fn(DT_N_S_flash_20000000, label, 10) \
	fn(DT_N_S_flash_20000000, label, 11)
#define DT_N_S_flash_20000000_P_label_EXISTS 1
#define DT_N_S_flash_20000000_P_reg {536870912 /* 0x20000000 */, 524288 /* 0x80000 */}
#define DT_N_S_flash_20000000_P_reg_IDX_0 536870912
#define DT_N_S_flash_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_flash_20000000_P_reg_IDX_1 524288
#define DT_N_S_flash_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_flash_20000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_flash_20000000, reg, 0) \
	fn(DT_N_S_flash_20000000, reg, 1)
#define DT_N_S_flash_20000000_P_reg_EXISTS 1

/*
 * Devicetree node: /memory@0
 *
 * Node identifier: DT_N_S_memory_0
 */

/* Node's full path: */
#define DT_N_S_memory_0_PATH "/memory@0"

/* Node's name with unit-address: */
#define DT_N_S_memory_0_FULL_NAME "memory@0"

/* Node parent (/) identifier: */
#define DT_N_S_memory_0_PARENT DT_N
#define DT_N_S_memory_0_FOREACH_CHILD(fn) 
#define DT_N_S_memory_0_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_0_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_0_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_0_EXISTS 1
#define DT_N_NODELABEL_sdram0 DT_N_S_memory_0

/* Special property macros: */
#define DT_N_S_memory_0_REG_NUM 2
#define DT_N_S_memory_0_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_memory_0_REG_IDX_0_VAL_SIZE 16777216 /* 0x1000000 */
#define DT_N_S_memory_0_REG_IDX_1_EXISTS 1
#define DT_N_S_memory_0_REG_IDX_1_VAL_ADDRESS 16777216 /* 0x1000000 */
#define DT_N_S_memory_0_REG_IDX_1_VAL_SIZE 16777216 /* 0x1000000 */
#define DT_N_S_memory_0_IRQ_NUM 0
#define DT_N_S_memory_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_memory_0_P_reg {0 /* 0x0 */, 16777216 /* 0x1000000 */, 16777216 /* 0x1000000 */, 16777216 /* 0x1000000 */}
#define DT_N_S_memory_0_P_reg_IDX_0 0
#define DT_N_S_memory_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_0_P_reg_IDX_1 16777216
#define DT_N_S_memory_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_0_P_reg_IDX_2 16777216
#define DT_N_S_memory_0_P_reg_IDX_2_EXISTS 1
#define DT_N_S_memory_0_P_reg_IDX_3 16777216
#define DT_N_S_memory_0_P_reg_IDX_3_EXISTS 1
#define DT_N_S_memory_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_0, reg, 0) \
	fn(DT_N_S_memory_0, reg, 1) \
	fn(DT_N_S_memory_0, reg, 2) \
	fn(DT_N_S_memory_0, reg, 3)
#define DT_N_S_memory_0_P_reg_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	6, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Special property macros: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m3):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	5, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m3 DT_N_S_cpus_S_cpu_0

/* Special property macros: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m3 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m3"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m3"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_syscon_7e6e2000) fn(DT_N_S_soc_S_ipc_7e6c0000) fn(DT_N_S_soc_S_gpio_7e780000) fn(DT_N_S_soc_S_sgpiom_7e780500) fn(DT_N_S_soc_S_sgpiom_7e780600) fn(DT_N_S_soc_S_serial_7e790500) fn(DT_N_S_soc_S_udma_7e79e000) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000) fn(DT_N_S_soc_S_i2c_7e78a080) fn(DT_N_S_soc_S_i2c_7e78a100) fn(DT_N_S_soc_S_i2c_7e78a180) fn(DT_N_S_soc_S_i2c_7e78a200) fn(DT_N_S_soc_S_i2c_7e78a280) fn(DT_N_S_soc_S_i2c_7e78a300) fn(DT_N_S_soc_S_i2c_7e78a380) fn(DT_N_S_soc_S_i2c_7e78a400) fn(DT_N_S_soc_S_i2c_7e78a480) fn(DT_N_S_soc_S_i2c_7e78a500) fn(DT_N_S_soc_S_i2c_7e78a580) fn(DT_N_S_soc_S_i2c_7e78a600) fn(DT_N_S_soc_S_i2c_7e78a680) fn(DT_N_S_soc_S_i2c_7e78a700) fn(DT_N_S_soc_S_i2c_7e78a780) fn(DT_N_S_soc_S_i2c_7e78a800) fn(DT_N_S_soc_S_bus_7e7a0000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_syscon_7e6e2000) fn(DT_N_S_soc_S_ipc_7e6c0000) fn(DT_N_S_soc_S_gpio_7e780000) fn(DT_N_S_soc_S_serial_7e790500) fn(DT_N_S_soc_S_udma_7e79e000) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000) fn(DT_N_S_soc_S_bus_7e7a0000) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/syscon@7e6e2000 */ \
	11, /* /soc/i2c@7e78a080 */ \
	12, /* /soc/i2c@7e78a100 */ \
	13, /* /soc/i2c@7e78a180 */ \
	14, /* /soc/i2c@7e78a200 */ \
	15, /* /soc/i2c@7e78a280 */ \
	16, /* /soc/i2c@7e78a300 */ \
	17, /* /soc/i2c@7e78a380 */ \
	18, /* /soc/i2c@7e78a400 */ \
	19, /* /soc/i2c@7e78a480 */ \
	20, /* /soc/i2c@7e78a500 */ \
	21, /* /soc/i2c@7e78a580 */ \
	22, /* /soc/i2c@7e78a600 */ \
	23, /* /soc/i2c@7e78a680 */ \
	24, /* /soc/i2c@7e78a700 */ \
	25, /* /soc/i2c@7e78a780 */ \
	26, /* /soc/i2c@7e78a800 */ \
	28, /* /soc/i2c-global-regs@7e78a000 */ \
	29, /* /soc/ipc@7e6c0000 */ \
	32, /* /soc/serial@7e790500 */ \
	33, /* /soc/timer@e000e010 */ \
	34, /* /soc/udma@7e79e000 */ \
	35, /* /soc/bus@7e7a0000 */ \
	47, /* /soc/gpio@7e780000 */ \
	56, /* /soc/sgpiom@7e780500 */ \
	62, /* /soc/sgpiom@7e780600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Special property macros: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	11, /* /soc/i2c@7e78a080 */ \
	12, /* /soc/i2c@7e78a100 */ \
	13, /* /soc/i2c@7e78a180 */ \
	14, /* /soc/i2c@7e78a200 */ \
	15, /* /soc/i2c@7e78a280 */ \
	16, /* /soc/i2c@7e78a300 */ \
	17, /* /soc/i2c@7e78a380 */ \
	18, /* /soc/i2c@7e78a400 */ \
	19, /* /soc/i2c@7e78a480 */ \
	20, /* /soc/i2c@7e78a500 */ \
	21, /* /soc/i2c@7e78a580 */ \
	22, /* /soc/i2c@7e78a600 */ \
	23, /* /soc/i2c@7e78a680 */ \
	24, /* /soc/i2c@7e78a700 */ \
	25, /* /soc/i2c@7e78a780 */ \
	26, /* /soc/i2c@7e78a800 */ \
	29, /* /soc/ipc@7e6c0000 */ \
	32, /* /soc/serial@7e790500 */ \
	34, /* /soc/udma@7e79e000 */ \
	38, /* /soc/bus@7e7a0000/i3c0@2000 */ \
	40, /* /soc/bus@7e7a0000/i3c1@3000 */ \
	41, /* /soc/bus@7e7a0000/i3c2@4000 */ \
	42, /* /soc/bus@7e7a0000/i3c3@5000 */ \
	44, /* /soc/bus@7e7a0000/i3c4@6000 */ \
	46, /* /soc/bus@7e7a0000/i3c5@7000 */ \
	47, /* /soc/gpio@7e780000 */ \
	56, /* /soc/sgpiom@7e780500 */ \
	62, /* /soc/sgpiom@7e780600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Special property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_PATH "/soc/syscon@7e6e2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_FULL_NAME "syscon@7e6e2000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_syscon_7e6e2000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux)
#define DT_N_S_soc_S_syscon_7e6e2000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_SUPPORTS_ORDS \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_EXISTS 1
#define DT_N_NODELABEL_syscon DT_N_S_soc_S_syscon_7e6e2000

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_REG_NUM 1
#define DT_N_S_soc_S_syscon_7e6e2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_REG_IDX_0_VAL_ADDRESS 2121146368 /* 0x7e6e2000 */
#define DT_N_S_soc_S_syscon_7e6e2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_syscon_7e6e2000_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg {2121146368 /* 0x7e6e2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_IDX_0 2121146368
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000, reg, 0) \
	fn(DT_N_S_soc_S_syscon_7e6e2000, reg, 1)
#define DT_N_S_soc_S_syscon_7e6e2000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/sysclk
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
 *
 * Binding (compatible = aspeed,ast26xx-clk):
 *   $ZEPHYR_BASE/dts/bindings/clock/aspeed,ast26xx-clk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_PATH "/soc/syscon@7e6e2000/sysclk"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_FULL_NAME "sysclk"

/* Node parent (/soc/syscon@7e6e2000) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_PARENT DT_N_S_soc_S_syscon_7e6e2000
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_REQUIRES_ORDS \
	9, /* /soc/syscon@7e6e2000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_SUPPORTS_ORDS \
	11, /* /soc/i2c@7e78a080 */ \
	12, /* /soc/i2c@7e78a100 */ \
	13, /* /soc/i2c@7e78a180 */ \
	14, /* /soc/i2c@7e78a200 */ \
	15, /* /soc/i2c@7e78a280 */ \
	16, /* /soc/i2c@7e78a300 */ \
	17, /* /soc/i2c@7e78a380 */ \
	18, /* /soc/i2c@7e78a400 */ \
	19, /* /soc/i2c@7e78a480 */ \
	20, /* /soc/i2c@7e78a500 */ \
	21, /* /soc/i2c@7e78a580 */ \
	22, /* /soc/i2c@7e78a600 */ \
	23, /* /soc/i2c@7e78a680 */ \
	24, /* /soc/i2c@7e78a700 */ \
	25, /* /soc/i2c@7e78a780 */ \
	26, /* /soc/i2c@7e78a800 */ \
	28, /* /soc/i2c-global-regs@7e78a000 */ \
	32, /* /soc/serial@7e790500 */ \
	38, /* /soc/bus@7e7a0000/i3c0@2000 */ \
	40, /* /soc/bus@7e7a0000/i3c1@3000 */ \
	41, /* /soc/bus@7e7a0000/i3c2@4000 */ \
	42, /* /soc/bus@7e7a0000/i3c3@5000 */ \
	44, /* /soc/bus@7e7a0000/i3c4@6000 */ \
	46, /* /soc/bus@7e7a0000/i3c5@7000 */ \
	47, /* /soc/gpio@7e780000 */ \
	56, /* /soc/sgpiom@7e780500 */ \
	62, /* /soc/sgpiom@7e780600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_EXISTS 1
#define DT_N_INST_0_aspeed_ast26xx_clk DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_NODELABEL_sysclk          DT_N_S_soc_S_syscon_7e6e2000_S_sysclk

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_COMPAT_MATCHES_aspeed_ast26xx_clk 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible {"aspeed,ast26xx-clk"}
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible_IDX_0 "aspeed,ast26xx-clk"
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, compatible, 0)
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible_LEN 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_compatible_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_label "SYSCLK"
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 0) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 1) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 2) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 3) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 4) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysclk, label, 5)
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysclk_P_label_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a080
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a080
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a080_PATH "/soc/i2c@7e78a080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a080_FULL_NAME "i2c@7e78a080"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a080_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a080_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a080_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a080_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a080_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a080_EXISTS 1
#define DT_N_INST_0_aspeed_i2c DT_N_S_soc_S_i2c_7e78a080
#define DT_N_NODELABEL_i2c0    DT_N_S_soc_S_i2c_7e78a080

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a080_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_REG_IDX_0_VAL_ADDRESS 2121834624 /* 0x7e78a080 */
#define DT_N_S_soc_S_i2c_7e78a080_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_VAL_irq 110
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a080_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a080_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a080_P_reg {2121834624 /* 0x7e78a080 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_IDX_0 2121834624
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a080, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a080_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts {110 /* 0x6e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_IDX_0 110
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a080, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a080_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a080_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_label "I2C_0"
#define DT_N_S_soc_S_i2c_7e78a080_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a080, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a080, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a080, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a080, label, 4)
#define DT_N_S_soc_S_i2c_7e78a080_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a080_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a080_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a080_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a080, status, 7)
#define DT_N_S_soc_S_i2c_7e78a080_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a080, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a080_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a100
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a100
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a100_PATH "/soc/i2c@7e78a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a100_FULL_NAME "i2c@7e78a100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a100_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a100_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a100_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a100_EXISTS 1
#define DT_N_INST_1_aspeed_i2c DT_N_S_soc_S_i2c_7e78a100
#define DT_N_NODELABEL_i2c1    DT_N_S_soc_S_i2c_7e78a100

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a100_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_REG_IDX_0_VAL_ADDRESS 2121834752 /* 0x7e78a100 */
#define DT_N_S_soc_S_i2c_7e78a100_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_VAL_irq 111
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a100_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a100_P_reg {2121834752 /* 0x7e78a100 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_IDX_0 2121834752
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a100, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts {111 /* 0x6f */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_IDX_0 111
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a100, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a100_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_7e78a100_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a100, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a100, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a100, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a100, label, 4)
#define DT_N_S_soc_S_i2c_7e78a100_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a100_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a100_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a100_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a100, status, 7)
#define DT_N_S_soc_S_i2c_7e78a100_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a100, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a100_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a180
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a180
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a180_PATH "/soc/i2c@7e78a180"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a180_FULL_NAME "i2c@7e78a180"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a180_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a180_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a180_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a180_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a180_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a180_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a180_EXISTS 1
#define DT_N_INST_2_aspeed_i2c DT_N_S_soc_S_i2c_7e78a180
#define DT_N_NODELABEL_i2c2    DT_N_S_soc_S_i2c_7e78a180

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a180_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a180_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_REG_IDX_0_VAL_ADDRESS 2121834880 /* 0x7e78a180 */
#define DT_N_S_soc_S_i2c_7e78a180_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_VAL_irq 112
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a180_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a180_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a180_P_reg {2121834880 /* 0x7e78a180 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_IDX_0 2121834880
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a180, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a180_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts {112 /* 0x70 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_IDX_0 112
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a180, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a180_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a180_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_label "I2C_2"
#define DT_N_S_soc_S_i2c_7e78a180_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a180, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a180, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a180, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a180, label, 4)
#define DT_N_S_soc_S_i2c_7e78a180_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a180_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a180_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a180_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a180_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a180, status, 7)
#define DT_N_S_soc_S_i2c_7e78a180_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a180_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a180, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a180_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a200
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a200
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a200_PATH "/soc/i2c@7e78a200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a200_FULL_NAME "i2c@7e78a200"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a200_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a200_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a200_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a200_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a200_EXISTS 1
#define DT_N_INST_3_aspeed_i2c DT_N_S_soc_S_i2c_7e78a200
#define DT_N_NODELABEL_i2c3    DT_N_S_soc_S_i2c_7e78a200

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a200_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_REG_IDX_0_VAL_ADDRESS 2121835008 /* 0x7e78a200 */
#define DT_N_S_soc_S_i2c_7e78a200_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_VAL_irq 113
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a200_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a200_P_reg {2121835008 /* 0x7e78a200 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_IDX_0 2121835008
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a200, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a200_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts {113 /* 0x71 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_IDX_0 113
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a200, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a200_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_label "I2C_3"
#define DT_N_S_soc_S_i2c_7e78a200_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a200, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a200, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a200, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a200, label, 4)
#define DT_N_S_soc_S_i2c_7e78a200_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a200_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a200_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a200_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a200, status, 7)
#define DT_N_S_soc_S_i2c_7e78a200_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a200, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a200_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a280
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a280
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a280_PATH "/soc/i2c@7e78a280"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a280_FULL_NAME "i2c@7e78a280"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a280_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a280_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a280_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a280_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a280_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a280_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a280_EXISTS 1
#define DT_N_INST_4_aspeed_i2c DT_N_S_soc_S_i2c_7e78a280
#define DT_N_NODELABEL_i2c4    DT_N_S_soc_S_i2c_7e78a280

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a280_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a280_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_REG_IDX_0_VAL_ADDRESS 2121835136 /* 0x7e78a280 */
#define DT_N_S_soc_S_i2c_7e78a280_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_VAL_irq 114
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a280_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a280_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a280_P_reg {2121835136 /* 0x7e78a280 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_IDX_0 2121835136
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a280, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a280_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts {114 /* 0x72 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_IDX_0 114
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a280, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a280_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a280_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_label "I2C_4"
#define DT_N_S_soc_S_i2c_7e78a280_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a280, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a280, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a280, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a280, label, 4)
#define DT_N_S_soc_S_i2c_7e78a280_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a280_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a280_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a280_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a280_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a280, status, 7)
#define DT_N_S_soc_S_i2c_7e78a280_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a280_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a280, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a280_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a300
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a300
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a300_PATH "/soc/i2c@7e78a300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a300_FULL_NAME "i2c@7e78a300"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a300_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a300_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a300_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a300_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a300_EXISTS 1
#define DT_N_INST_5_aspeed_i2c DT_N_S_soc_S_i2c_7e78a300
#define DT_N_NODELABEL_i2c5    DT_N_S_soc_S_i2c_7e78a300

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a300_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_REG_IDX_0_VAL_ADDRESS 2121835264 /* 0x7e78a300 */
#define DT_N_S_soc_S_i2c_7e78a300_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_VAL_irq 115
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a300_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a300_P_reg {2121835264 /* 0x7e78a300 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_IDX_0 2121835264
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a300, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a300_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts {115 /* 0x73 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_IDX_0 115
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a300, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a300_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_label "I2C_5"
#define DT_N_S_soc_S_i2c_7e78a300_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a300, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a300, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a300, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a300, label, 4)
#define DT_N_S_soc_S_i2c_7e78a300_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a300_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a300_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a300_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a300, status, 7)
#define DT_N_S_soc_S_i2c_7e78a300_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a300, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a300_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a380
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a380
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a380_PATH "/soc/i2c@7e78a380"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a380_FULL_NAME "i2c@7e78a380"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a380_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a380_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a380_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a380_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a380_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a380_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a380_EXISTS 1
#define DT_N_INST_6_aspeed_i2c DT_N_S_soc_S_i2c_7e78a380
#define DT_N_NODELABEL_i2c6    DT_N_S_soc_S_i2c_7e78a380

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a380_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a380_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_REG_IDX_0_VAL_ADDRESS 2121835392 /* 0x7e78a380 */
#define DT_N_S_soc_S_i2c_7e78a380_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a380_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a380_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a380_P_reg {2121835392 /* 0x7e78a380 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_IDX_0 2121835392
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a380, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a380_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts {116 /* 0x74 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a380, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a380_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a380_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_label "I2C_6"
#define DT_N_S_soc_S_i2c_7e78a380_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a380, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a380, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a380, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a380, label, 4)
#define DT_N_S_soc_S_i2c_7e78a380_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a380_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a380_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a380_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a380_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a380, status, 7)
#define DT_N_S_soc_S_i2c_7e78a380_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a380_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a380, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a380_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a400
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a400
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a400_PATH "/soc/i2c@7e78a400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a400_FULL_NAME "i2c@7e78a400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a400_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a400_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a400_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a400_EXISTS 1
#define DT_N_INST_7_aspeed_i2c DT_N_S_soc_S_i2c_7e78a400
#define DT_N_NODELABEL_i2c7    DT_N_S_soc_S_i2c_7e78a400

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a400_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_REG_IDX_0_VAL_ADDRESS 2121835520 /* 0x7e78a400 */
#define DT_N_S_soc_S_i2c_7e78a400_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_VAL_irq 117
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a400_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a400_P_reg {2121835520 /* 0x7e78a400 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_IDX_0 2121835520
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a400, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts {117 /* 0x75 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_IDX_0 117
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a400, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_label "I2C_7"
#define DT_N_S_soc_S_i2c_7e78a400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a400, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a400, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a400, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a400, label, 4)
#define DT_N_S_soc_S_i2c_7e78a400_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a400, status, 7)
#define DT_N_S_soc_S_i2c_7e78a400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a400, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a400_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a480
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a480
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a480_PATH "/soc/i2c@7e78a480"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a480_FULL_NAME "i2c@7e78a480"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a480_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a480_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a480_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a480_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a480_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a480_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a480_EXISTS 1
#define DT_N_INST_8_aspeed_i2c DT_N_S_soc_S_i2c_7e78a480
#define DT_N_NODELABEL_i2c8    DT_N_S_soc_S_i2c_7e78a480

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a480_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a480_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_REG_IDX_0_VAL_ADDRESS 2121835648 /* 0x7e78a480 */
#define DT_N_S_soc_S_i2c_7e78a480_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_VAL_irq 118
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a480_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a480_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a480_P_reg {2121835648 /* 0x7e78a480 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_IDX_0 2121835648
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a480, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a480_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts {118 /* 0x76 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_IDX_0 118
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a480, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a480_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a480_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_label "I2C_8"
#define DT_N_S_soc_S_i2c_7e78a480_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a480, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a480, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a480, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a480, label, 4)
#define DT_N_S_soc_S_i2c_7e78a480_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a480_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a480_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a480_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a480_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a480, status, 7)
#define DT_N_S_soc_S_i2c_7e78a480_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a480_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a480, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a480_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a500
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a500
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a500_PATH "/soc/i2c@7e78a500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a500_FULL_NAME "i2c@7e78a500"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a500_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a500_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a500_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a500_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a500_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a500_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a500_EXISTS 1
#define DT_N_INST_9_aspeed_i2c DT_N_S_soc_S_i2c_7e78a500
#define DT_N_NODELABEL_i2c9    DT_N_S_soc_S_i2c_7e78a500

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a500_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_REG_IDX_0_VAL_ADDRESS 2121835776 /* 0x7e78a500 */
#define DT_N_S_soc_S_i2c_7e78a500_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_VAL_irq 119
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a500_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a500_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a500_P_reg {2121835776 /* 0x7e78a500 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_IDX_0 2121835776
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a500, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a500_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts {119 /* 0x77 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_IDX_0 119
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a500, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a500_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a500_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_label "I2C_9"
#define DT_N_S_soc_S_i2c_7e78a500_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a500, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a500, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a500, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a500, label, 4)
#define DT_N_S_soc_S_i2c_7e78a500_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a500_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a500_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a500_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a500, status, 7)
#define DT_N_S_soc_S_i2c_7e78a500_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a500, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a500_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a580
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a580
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a580_PATH "/soc/i2c@7e78a580"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a580_FULL_NAME "i2c@7e78a580"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a580_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a580_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a580_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a580_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a580_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a580_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a580_EXISTS 1
#define DT_N_INST_10_aspeed_i2c DT_N_S_soc_S_i2c_7e78a580
#define DT_N_NODELABEL_i2c10    DT_N_S_soc_S_i2c_7e78a580

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a580_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a580_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_REG_IDX_0_VAL_ADDRESS 2121835904 /* 0x7e78a580 */
#define DT_N_S_soc_S_i2c_7e78a580_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_VAL_irq 120
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a580_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a580_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a580_P_reg {2121835904 /* 0x7e78a580 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_IDX_0 2121835904
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a580, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a580_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts {120 /* 0x78 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_IDX_0 120
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a580, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a580_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a580_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_label "I2C_10"
#define DT_N_S_soc_S_i2c_7e78a580_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a580, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a580, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a580, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a580, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a580, label, 5)
#define DT_N_S_soc_S_i2c_7e78a580_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a580_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a580_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a580_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a580_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a580, status, 7)
#define DT_N_S_soc_S_i2c_7e78a580_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a580_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a580, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a580_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a600
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a600
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a600_PATH "/soc/i2c@7e78a600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a600_FULL_NAME "i2c@7e78a600"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a600_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a600_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a600_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a600_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a600_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a600_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a600_EXISTS 1
#define DT_N_INST_11_aspeed_i2c DT_N_S_soc_S_i2c_7e78a600
#define DT_N_NODELABEL_i2c11    DT_N_S_soc_S_i2c_7e78a600

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a600_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_REG_IDX_0_VAL_ADDRESS 2121836032 /* 0x7e78a600 */
#define DT_N_S_soc_S_i2c_7e78a600_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_VAL_irq 121
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a600_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a600_P_reg {2121836032 /* 0x7e78a600 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_IDX_0 2121836032
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a600, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a600_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts {121 /* 0x79 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_IDX_0 121
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a600, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a600_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_label "I2C_11"
#define DT_N_S_soc_S_i2c_7e78a600_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a600, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a600, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a600, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a600, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a600, label, 5)
#define DT_N_S_soc_S_i2c_7e78a600_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a600_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a600_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a600_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a600, status, 7)
#define DT_N_S_soc_S_i2c_7e78a600_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a600, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a600_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a680
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a680
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a680_PATH "/soc/i2c@7e78a680"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a680_FULL_NAME "i2c@7e78a680"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a680_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a680_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a680_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a680_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a680_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a680_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a680_EXISTS 1
#define DT_N_INST_12_aspeed_i2c DT_N_S_soc_S_i2c_7e78a680
#define DT_N_NODELABEL_i2c12    DT_N_S_soc_S_i2c_7e78a680

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a680_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a680_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_REG_IDX_0_VAL_ADDRESS 2121836160 /* 0x7e78a680 */
#define DT_N_S_soc_S_i2c_7e78a680_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_VAL_irq 122
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a680_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a680_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a680_P_reg {2121836160 /* 0x7e78a680 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_IDX_0 2121836160
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a680, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a680_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts {122 /* 0x7a */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_IDX_0 122
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a680, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a680_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a680_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_label "I2C_12"
#define DT_N_S_soc_S_i2c_7e78a680_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a680, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a680, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a680, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a680, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a680, label, 5)
#define DT_N_S_soc_S_i2c_7e78a680_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a680_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a680_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a680_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a680_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a680, status, 7)
#define DT_N_S_soc_S_i2c_7e78a680_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a680_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a680, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a680_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a700
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a700
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a700_PATH "/soc/i2c@7e78a700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a700_FULL_NAME "i2c@7e78a700"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a700_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a700_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a700_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a700_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a700_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a700_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a700_EXISTS 1
#define DT_N_INST_13_aspeed_i2c DT_N_S_soc_S_i2c_7e78a700
#define DT_N_NODELABEL_i2c13    DT_N_S_soc_S_i2c_7e78a700

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a700_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_REG_IDX_0_VAL_ADDRESS 2121836288 /* 0x7e78a700 */
#define DT_N_S_soc_S_i2c_7e78a700_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_VAL_irq 123
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a700_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a700_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a700_P_reg {2121836288 /* 0x7e78a700 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_IDX_0 2121836288
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a700, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a700_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts {123 /* 0x7b */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_IDX_0 123
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a700, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a700_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a700_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_label "I2C_13"
#define DT_N_S_soc_S_i2c_7e78a700_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a700, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a700, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a700, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a700, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a700, label, 5)
#define DT_N_S_soc_S_i2c_7e78a700_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a700_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a700_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a700_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a700, status, 7)
#define DT_N_S_soc_S_i2c_7e78a700_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a700, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a700_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a780
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a780
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a780_PATH "/soc/i2c@7e78a780"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a780_FULL_NAME "i2c@7e78a780"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a780_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a780_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a780_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a780_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a780_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a780_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a780_EXISTS 1
#define DT_N_INST_14_aspeed_i2c DT_N_S_soc_S_i2c_7e78a780
#define DT_N_NODELABEL_i2c14    DT_N_S_soc_S_i2c_7e78a780

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a780_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a780_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_REG_IDX_0_VAL_ADDRESS 2121836416 /* 0x7e78a780 */
#define DT_N_S_soc_S_i2c_7e78a780_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_VAL_irq 124
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a780_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a780_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a780_P_reg {2121836416 /* 0x7e78a780 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_IDX_0 2121836416
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a780, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a780_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts {124 /* 0x7c */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_IDX_0 124
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a780, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a780_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a780_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_label "I2C_14"
#define DT_N_S_soc_S_i2c_7e78a780_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a780, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a780, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a780, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a780, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a780, label, 5)
#define DT_N_S_soc_S_i2c_7e78a780_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a780_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a780_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a780_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a780_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a780, status, 7)
#define DT_N_S_soc_S_i2c_7e78a780_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a780_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a780, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a780_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/i2c@7e78a800
 *
 * Node identifier: DT_N_S_soc_S_i2c_7e78a800
 *
 * Binding (compatible = aspeed,i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_7e78a800_PATH "/soc/i2c@7e78a800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_7e78a800_FULL_NAME "i2c@7e78a800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_7e78a800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_7e78a800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_7e78a800_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_7e78a800_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_7e78a800_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_7e78a800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_7e78a800_EXISTS 1
#define DT_N_INST_15_aspeed_i2c DT_N_S_soc_S_i2c_7e78a800
#define DT_N_NODELABEL_i2c15    DT_N_S_soc_S_i2c_7e78a800

/* Special property macros: */
#define DT_N_S_soc_S_i2c_7e78a800_REG_NUM 1
#define DT_N_S_soc_S_i2c_7e78a800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_REG_IDX_0_VAL_ADDRESS 2121836544 /* 0x7e78a800 */
#define DT_N_S_soc_S_i2c_7e78a800_REG_IDX_0_VAL_SIZE 128 /* 0x80 */
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_VAL_irq 125
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_i2c_7e78a800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_COMPAT_MATCHES_aspeed_i2c 1
#define DT_N_S_soc_S_i2c_7e78a800_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_7e78a800_P_reg {2121836544 /* 0x7e78a800 */, 128 /* 0x80 */}
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_IDX_0 2121836544
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_IDX_1 128
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, reg, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a800, reg, 1)
#define DT_N_S_soc_S_i2c_7e78a800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts {125 /* 0x7d */, 1 /* 0x1 */}
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_IDX_0 125
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a800, interrupts, 1)
#define DT_N_S_soc_S_i2c_7e78a800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_7e78a800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_label "I2C_15"
#define DT_N_S_soc_S_i2c_7e78a800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, label, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a800, label, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a800, label, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a800, label, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a800, label, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a800, label, 5)
#define DT_N_S_soc_S_i2c_7e78a800_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_status "disabled"
#define DT_N_S_soc_S_i2c_7e78a800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_7e78a800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_7e78a800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_7e78a800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, status, 0) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 1) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 2) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 3) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 4) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 5) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 6) \
	fn(DT_N_S_soc_S_i2c_7e78a800, status, 7)
#define DT_N_S_soc_S_i2c_7e78a800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible {"aspeed,i2c"}
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible_IDX_0 "aspeed,i2c"
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, compatible, 0)
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_7e78a800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_7e78a800, clocks, 0)
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_7e78a800_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/sysrst
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
 *
 * Binding (compatible = aspeed,aspeed-rst):
 *   $ZEPHYR_BASE/dts/bindings/reset/aspeed,aspeed-rst.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_PATH "/soc/syscon@7e6e2000/sysrst"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_FULL_NAME "sysrst"

/* Node parent (/soc/syscon@7e6e2000) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_PARENT DT_N_S_soc_S_syscon_7e6e2000
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_REQUIRES_ORDS \
	9, /* /soc/syscon@7e6e2000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_SUPPORTS_ORDS \
	28, /* /soc/i2c-global-regs@7e78a000 */ \
	36, /* /soc/bus@7e7a0000/i3c-global-regs@0 */ \
	38, /* /soc/bus@7e7a0000/i3c0@2000 */ \
	40, /* /soc/bus@7e7a0000/i3c1@3000 */ \
	41, /* /soc/bus@7e7a0000/i3c2@4000 */ \
	42, /* /soc/bus@7e7a0000/i3c3@5000 */ \
	44, /* /soc/bus@7e7a0000/i3c4@6000 */ \
	46, /* /soc/bus@7e7a0000/i3c5@7000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_EXISTS 1
#define DT_N_INST_0_aspeed_aspeed_rst DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_NODELABEL_sysrst         DT_N_S_soc_S_syscon_7e6e2000_S_sysrst

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_COMPAT_MATCHES_aspeed_aspeed_rst 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible {"aspeed,aspeed-rst"}
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible_IDX_0 "aspeed,aspeed-rst"
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, compatible, 0)
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible_LEN 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_compatible_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_label "SYSRST"
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 0) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 1) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 2) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 3) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 4) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_sysrst, label, 5)
#define DT_N_S_soc_S_syscon_7e6e2000_S_sysrst_P_label_EXISTS 1

/*
 * Devicetree node: /soc/i2c-global-regs@7e78a000
 *
 * Node identifier: DT_N_S_soc_S_i2c_global_regs_7e78a000
 *
 * Binding (compatible = aspeed,i2c-global):
 *   $ZEPHYR_BASE/dts/bindings/i2c/aspeed,i2c-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_PATH "/soc/i2c-global-regs@7e78a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_FULL_NAME "i2c-global-regs@7e78a000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_REQUIRES_ORDS \
	7, /* /soc */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_EXISTS 1
#define DT_N_INST_0_aspeed_i2c_global DT_N_S_soc_S_i2c_global_regs_7e78a000
#define DT_N_NODELABEL_i2c_gr         DT_N_S_soc_S_i2c_global_regs_7e78a000

/* Special property macros: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_REG_NUM 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_REG_IDX_0_VAL_ADDRESS 2121834496 /* 0x7e78a000 */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_COMPAT_MATCHES_aspeed_i2c_global 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible {"aspeed,i2c-global"}
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible_IDX_0 "aspeed,i2c-global"
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, compatible, 0)
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg {2121834496 /* 0x7e78a000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_IDX_0 2121834496
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_IDX_1 32
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, reg, 1)
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_label "I2C_GLOBAL"
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 0) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 1) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 2) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 3) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 4) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 5) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 6) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 7) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 8) \
	fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, label, 9)
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, clocks, 0)
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_IDX_0_VAL_rst_id 5264386
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_global_regs_7e78a000, resets, 0)
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_LEN 1
#define DT_N_S_soc_S_i2c_global_regs_7e78a000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/ipc@7e6c0000
 *
 * Node identifier: DT_N_S_soc_S_ipc_7e6c0000
 *
 * Binding (compatible = aspeed,ast2600-ipc):
 *   $ZEPHYR_BASE/dts/bindings/ipm/aspeed,ast2600-ipc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ipc_7e6c0000_PATH "/soc/ipc@7e6c0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ipc_7e6c0000_FULL_NAME "ipc@7e6c0000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ipc_7e6c0000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ipc_7e6c0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ipc_7e6c0000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ipc_7e6c0000_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ipc_7e6c0000_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ipc_7e6c0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ipc_7e6c0000_EXISTS 1
#define DT_N_INST_0_aspeed_ast2600_ipc DT_N_S_soc_S_ipc_7e6c0000
#define DT_N_NODELABEL_ipc             DT_N_S_soc_S_ipc_7e6c0000

/* Special property macros: */
#define DT_N_S_soc_S_ipc_7e6c0000_REG_NUM 1
#define DT_N_S_soc_S_ipc_7e6c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_REG_IDX_0_VAL_ADDRESS 2121007104 /* 0x7e6c0000 */
#define DT_N_S_soc_S_ipc_7e6c0000_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_NUM 15
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_VAL_irq 182
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_VAL_irq 183
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_VAL_irq 184
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_VAL_irq 185
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_VAL_irq 186
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_VAL_irq 187
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_VAL_irq 188
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_VAL_irq 189
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_VAL_irq 190
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_VAL_irq 191
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_VAL_irq 192
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_VAL_irq 193
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_VAL_irq 194
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_VAL_irq 195
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_VAL_irq 196
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_VAL_priority 1
#define DT_N_S_soc_S_ipc_7e6c0000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_COMPAT_MATCHES_aspeed_ast2600_ipc 1
#define DT_N_S_soc_S_ipc_7e6c0000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg {2121007104 /* 0x7e6c0000 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_IDX_0 2121007104
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_IDX_1 256
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ipc_7e6c0000, reg, 0) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, reg, 1)
#define DT_N_S_soc_S_ipc_7e6c0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts {182 /* 0xb6 */, 1 /* 0x1 */, 183 /* 0xb7 */, 1 /* 0x1 */, 184 /* 0xb8 */, 1 /* 0x1 */, 185 /* 0xb9 */, 1 /* 0x1 */, 186 /* 0xba */, 1 /* 0x1 */, 187 /* 0xbb */, 1 /* 0x1 */, 188 /* 0xbc */, 1 /* 0x1 */, 189 /* 0xbd */, 1 /* 0x1 */, 190 /* 0xbe */, 1 /* 0x1 */, 191 /* 0xbf */, 1 /* 0x1 */, 192 /* 0xc0 */, 1 /* 0x1 */, 193 /* 0xc1 */, 1 /* 0x1 */, 194 /* 0xc2 */, 1 /* 0x1 */, 195 /* 0xc3 */, 1 /* 0x1 */, 196 /* 0xc4 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_0 182
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_2 183
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_4 184
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_6 185
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_8 186
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_9 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_10 187
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_11 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_12 188
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_13 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_14 189
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_15 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_16 190
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_17 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_18 191
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_19 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_20 192
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_21 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_22 193
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_23 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_24 194
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_25 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_26 195
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_27 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_28 196
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_29 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 0) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 1) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 2) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 3) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 4) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 5) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 6) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 7) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 8) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 9) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 10) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 11) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 12) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 13) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 14) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 15) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 16) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 17) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 18) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 19) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 20) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 21) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 22) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 23) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 24) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 25) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 26) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 27) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 28) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, interrupts, 29)
#define DT_N_S_soc_S_ipc_7e6c0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible {"aspeed,ast2600-ipc"}
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible_IDX_0 "aspeed,ast2600-ipc"
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ipc_7e6c0000, compatible, 0)
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible_LEN 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ipc_7e6c0000_P_label "IPC"
#define DT_N_S_soc_S_ipc_7e6c0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ipc_7e6c0000, label, 0) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, label, 1) \
	fn(DT_N_S_soc_S_ipc_7e6c0000, label, 2)
#define DT_N_S_soc_S_ipc_7e6c0000_P_label_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
 *
 * Binding (compatible = aspeed,pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/aspeed,pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_PATH "/soc/syscon@7e6e2000/pinmux"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_FULL_NAME "pinmux"

/* Node parent (/soc/syscon@7e6e2000) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_PARENT DT_N_S_soc_S_syscon_7e6e2000
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default)
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_REQUIRES_ORDS \
	9, /* /soc/syscon@7e6e2000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_SUPPORTS_ORDS \
	31, /* /soc/syscon@7e6e2000/pinmux/uart11_default */ \
	37, /* /soc/syscon@7e6e2000/pinmux/i3c0_default */ \
	39, /* /soc/syscon@7e6e2000/pinmux/i3c1_default */ \
	43, /* /soc/syscon@7e6e2000/pinmux/hvi3c4_default */ \
	45, /* /soc/syscon@7e6e2000/pinmux/hvi3c5_default */ \
	55, /* /soc/syscon@7e6e2000/pinmux/sgpiom0_default */ \
	61, /* /soc/syscon@7e6e2000/pinmux/sgpiom1_default */ \
	66, /* /soc/syscon@7e6e2000/pinmux/adc0_default */ \
	67, /* /soc/syscon@7e6e2000/pinmux/adc10_default */ \
	68, /* /soc/syscon@7e6e2000/pinmux/adc11_default */ \
	69, /* /soc/syscon@7e6e2000/pinmux/adc12_default */ \
	70, /* /soc/syscon@7e6e2000/pinmux/adc13_default */ \
	71, /* /soc/syscon@7e6e2000/pinmux/adc14_default */ \
	72, /* /soc/syscon@7e6e2000/pinmux/adc15_default */ \
	73, /* /soc/syscon@7e6e2000/pinmux/adc1_default */ \
	74, /* /soc/syscon@7e6e2000/pinmux/adc2_default */ \
	75, /* /soc/syscon@7e6e2000/pinmux/adc3_default */ \
	76, /* /soc/syscon@7e6e2000/pinmux/adc4_default */ \
	77, /* /soc/syscon@7e6e2000/pinmux/adc5_default */ \
	78, /* /soc/syscon@7e6e2000/pinmux/adc6_default */ \
	79, /* /soc/syscon@7e6e2000/pinmux/adc7_default */ \
	80, /* /soc/syscon@7e6e2000/pinmux/adc8_default */ \
	81, /* /soc/syscon@7e6e2000/pinmux/adc9_default */ \
	82, /* /soc/syscon@7e6e2000/pinmux/arm_ice_default */ \
	83, /* /soc/syscon@7e6e2000/pinmux/hvi3c2_default */ \
	84, /* /soc/syscon@7e6e2000/pinmux/hvi3c3_default */ \
	85, /* /soc/syscon@7e6e2000/pinmux/i2c0_default */ \
	86, /* /soc/syscon@7e6e2000/pinmux/i2c10_default */ \
	87, /* /soc/syscon@7e6e2000/pinmux/i2c11_default */ \
	88, /* /soc/syscon@7e6e2000/pinmux/i2c12_default */ \
	89, /* /soc/syscon@7e6e2000/pinmux/i2c13_default */ \
	90, /* /soc/syscon@7e6e2000/pinmux/i2c14_default */ \
	91, /* /soc/syscon@7e6e2000/pinmux/i2c15_default */ \
	92, /* /soc/syscon@7e6e2000/pinmux/i2c1_default */ \
	93, /* /soc/syscon@7e6e2000/pinmux/i2c2_default */ \
	94, /* /soc/syscon@7e6e2000/pinmux/i2c3_default */ \
	95, /* /soc/syscon@7e6e2000/pinmux/i2c4_default */ \
	96, /* /soc/syscon@7e6e2000/pinmux/i2c5_default */ \
	97, /* /soc/syscon@7e6e2000/pinmux/i2c6_default */ \
	98, /* /soc/syscon@7e6e2000/pinmux/i2c7_default */ \
	99, /* /soc/syscon@7e6e2000/pinmux/i2c8_default */ \
	100, /* /soc/syscon@7e6e2000/pinmux/i2c9_default */ \
	101, /* /soc/syscon@7e6e2000/pinmux/i3c2_default */ \
	102, /* /soc/syscon@7e6e2000/pinmux/i3c3_default */ \
	103, /* /soc/syscon@7e6e2000/pinmux/jtagm0_default */ \
	104, /* /soc/syscon@7e6e2000/pinmux/jtagm1_default */ \
	105, /* /soc/syscon@7e6e2000/pinmux/pwm0_default */ \
	106, /* /soc/syscon@7e6e2000/pinmux/pwm10_default */ \
	107, /* /soc/syscon@7e6e2000/pinmux/pwm11_default */ \
	108, /* /soc/syscon@7e6e2000/pinmux/pwm12_default */ \
	109, /* /soc/syscon@7e6e2000/pinmux/pwm13_default */ \
	110, /* /soc/syscon@7e6e2000/pinmux/pwm14_default */ \
	111, /* /soc/syscon@7e6e2000/pinmux/pwm15_default */ \
	112, /* /soc/syscon@7e6e2000/pinmux/pwm1_default */ \
	113, /* /soc/syscon@7e6e2000/pinmux/pwm2_default */ \
	114, /* /soc/syscon@7e6e2000/pinmux/pwm3_default */ \
	115, /* /soc/syscon@7e6e2000/pinmux/pwm4_default */ \
	116, /* /soc/syscon@7e6e2000/pinmux/pwm5_default */ \
	117, /* /soc/syscon@7e6e2000/pinmux/pwm6_default */ \
	118, /* /soc/syscon@7e6e2000/pinmux/pwm7_default */ \
	119, /* /soc/syscon@7e6e2000/pinmux/pwm8_default */ \
	120, /* /soc/syscon@7e6e2000/pinmux/pwm9_default */ \
	121, /* /soc/syscon@7e6e2000/pinmux/tach0_default */ \
	122, /* /soc/syscon@7e6e2000/pinmux/tach10_default */ \
	123, /* /soc/syscon@7e6e2000/pinmux/tach11_default */ \
	124, /* /soc/syscon@7e6e2000/pinmux/tach12_default */ \
	125, /* /soc/syscon@7e6e2000/pinmux/tach13_default */ \
	126, /* /soc/syscon@7e6e2000/pinmux/tach14_default */ \
	127, /* /soc/syscon@7e6e2000/pinmux/tach15_default */ \
	128, /* /soc/syscon@7e6e2000/pinmux/tach1_default */ \
	129, /* /soc/syscon@7e6e2000/pinmux/tach2_default */ \
	130, /* /soc/syscon@7e6e2000/pinmux/tach3_default */ \
	131, /* /soc/syscon@7e6e2000/pinmux/tach4_default */ \
	132, /* /soc/syscon@7e6e2000/pinmux/tach5_default */ \
	133, /* /soc/syscon@7e6e2000/pinmux/tach6_default */ \
	134, /* /soc/syscon@7e6e2000/pinmux/tach7_default */ \
	135, /* /soc/syscon@7e6e2000/pinmux/tach8_default */ \
	136, /* /soc/syscon@7e6e2000/pinmux/tach9_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_EXISTS 1
#define DT_N_INST_0_aspeed_pinmux DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_NODELABEL_pinmux     DT_N_S_soc_S_syscon_7e6e2000_S_pinmux

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_COMPAT_MATCHES_aspeed_pinmux 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible {"aspeed,pinmux"}
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible_IDX_0 "aspeed,pinmux"
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, compatible, 0)
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible_LEN 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_compatible_EXISTS 1
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_label "PINMUX"
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 0) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 1) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 2) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 3) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 4) \
	fn(DT_N_S_soc_S_syscon_7e6e2000_S_pinmux, label, 5)
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_P_label_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/uart11_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_PATH "/soc/syscon@7e6e2000/pinmux/uart11_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_FULL_NAME "uart11_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_SUPPORTS_ORDS \
	32, /* /soc/serial@7e790500 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_uart11_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/serial@7e790500
 *
 * Node identifier: DT_N_S_soc_S_serial_7e790500
 *
 * Binding (compatible = aspeed,uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/aspeed,uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_7e790500_PATH "/soc/serial@7e790500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_7e790500_FULL_NAME "serial@7e790500"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_7e790500_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_7e790500_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_7e790500_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_7e790500_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_7e790500_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	31, /* /soc/syscon@7e6e2000/pinmux/uart11_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_7e790500_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_7e790500_EXISTS 1
#define DT_N_INST_0_aspeed_uart DT_N_S_soc_S_serial_7e790500
#define DT_N_NODELABEL_uart11   DT_N_S_soc_S_serial_7e790500

/* Special property macros: */
#define DT_N_S_soc_S_serial_7e790500_REG_NUM 1
#define DT_N_S_soc_S_serial_7e790500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_REG_IDX_0_VAL_ADDRESS 2121860352 /* 0x7e790500 */
#define DT_N_S_soc_S_serial_7e790500_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_serial_7e790500_IRQ_NUM 1
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_serial_7e790500_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_COMPAT_MATCHES_aspeed_uart 1
#define DT_N_S_soc_S_serial_7e790500_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_serial_7e790500_P_reg {2121860352 /* 0x7e790500 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_serial_7e790500_P_reg_IDX_0 2121860352
#define DT_N_S_soc_S_serial_7e790500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_reg_IDX_1 256
#define DT_N_S_soc_S_serial_7e790500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, reg, 0) \
	fn(DT_N_S_soc_S_serial_7e790500, reg, 1)
#define DT_N_S_soc_S_serial_7e790500_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_clock_frequency 1846153
#define DT_N_S_soc_S_serial_7e790500_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_current_speed 115200
#define DT_N_S_soc_S_serial_7e790500_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_label "UART_11"
#define DT_N_S_soc_S_serial_7e790500_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, label, 0) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 1) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 2) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 3) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 4) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 5) \
	fn(DT_N_S_soc_S_serial_7e790500, label, 6)
#define DT_N_S_soc_S_serial_7e790500_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_7e790500_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_status "okay"
#define DT_N_S_soc_S_serial_7e790500_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_7e790500_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_7e790500_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_7e790500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, status, 0) \
	fn(DT_N_S_soc_S_serial_7e790500, status, 1) \
	fn(DT_N_S_soc_S_serial_7e790500, status, 2) \
	fn(DT_N_S_soc_S_serial_7e790500, status, 3)
#define DT_N_S_soc_S_serial_7e790500_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_compatible {"aspeed,uart"}
#define DT_N_S_soc_S_serial_7e790500_P_compatible_IDX_0 "aspeed,uart"
#define DT_N_S_soc_S_serial_7e790500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, compatible, 0)
#define DT_N_S_soc_S_serial_7e790500_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_7e790500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_interrupts {62 /* 0x3e */, 1 /* 0x1 */}
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_7e790500, interrupts, 1)
#define DT_N_S_soc_S_serial_7e790500_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_serial_7e790500_P_clocks_IDX_0_VAL_clk_id 59
#define DT_N_S_soc_S_serial_7e790500_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, clocks, 0)
#define DT_N_S_soc_S_serial_7e790500_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_7e790500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_uart11_default
#define DT_N_S_soc_S_serial_7e790500_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_7e790500_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_7e790500, pinctrl_0, 0)
#define DT_N_S_soc_S_serial_7e790500_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_serial_7e790500_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Special property macros: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/udma@7e79e000
 *
 * Node identifier: DT_N_S_soc_S_udma_7e79e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_udma_7e79e000_PATH "/soc/udma@7e79e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_udma_7e79e000_FULL_NAME "udma@7e79e000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_udma_7e79e000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_udma_7e79e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_udma_7e79e000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_udma_7e79e000_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_udma_7e79e000_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_udma_7e79e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_udma_7e79e000_EXISTS 1
#define DT_N_INST_0_aspeed_udma DT_N_S_soc_S_udma_7e79e000
#define DT_N_NODELABEL_udma     DT_N_S_soc_S_udma_7e79e000

/* Special property macros: */
#define DT_N_S_soc_S_udma_7e79e000_REG_NUM 1
#define DT_N_S_soc_S_udma_7e79e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_REG_IDX_0_VAL_ADDRESS 2121916416 /* 0x7e79e000 */
#define DT_N_S_soc_S_udma_7e79e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_udma_7e79e000_IRQ_NUM 1
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_udma_7e79e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_COMPAT_MATCHES_aspeed_udma 1
#define DT_N_S_soc_S_udma_7e79e000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_udma_7e79e000_P_compatible {"aspeed,udma"}
#define DT_N_S_soc_S_udma_7e79e000_P_compatible_IDX_0 "aspeed,udma"
#define DT_N_S_soc_S_udma_7e79e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_udma_7e79e000, compatible, 0)
#define DT_N_S_soc_S_udma_7e79e000_P_compatible_LEN 1
#define DT_N_S_soc_S_udma_7e79e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts {56 /* 0x38 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_udma_7e79e000, interrupts, 0) \
	fn(DT_N_S_soc_S_udma_7e79e000, interrupts, 1)
#define DT_N_S_soc_S_udma_7e79e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_reg {2121916416 /* 0x7e79e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_udma_7e79e000_P_reg_IDX_0 2121916416
#define DT_N_S_soc_S_udma_7e79e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_udma_7e79e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_udma_7e79e000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_udma_7e79e000, reg, 0) \
	fn(DT_N_S_soc_S_udma_7e79e000, reg, 1)
#define DT_N_S_soc_S_udma_7e79e000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/bus@7e7a0000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_PATH "/soc/bus@7e7a0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_FULL_NAME "bus@7e7a0000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_bus_7e7a0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000)
#define DT_N_S_soc_S_bus_7e7a0000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_SUPPORTS_ORDS \
	36, /* /soc/bus@7e7a0000/i3c-global-regs@0 */ \
	38, /* /soc/bus@7e7a0000/i3c0@2000 */ \
	40, /* /soc/bus@7e7a0000/i3c1@3000 */ \
	41, /* /soc/bus@7e7a0000/i3c2@4000 */ \
	42, /* /soc/bus@7e7a0000/i3c3@5000 */ \
	44, /* /soc/bus@7e7a0000/i3c4@6000 */ \
	46, /* /soc/bus@7e7a0000/i3c5@7000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_EXISTS 1
#define DT_N_INST_1_simple_bus DT_N_S_soc_S_bus_7e7a0000
#define DT_N_NODELABEL_i3c     DT_N_S_soc_S_bus_7e7a0000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_REG_NUM 0
#define DT_N_S_soc_S_bus_7e7a0000_IRQ_NUM 0
#define DT_N_S_soc_S_bus_7e7a0000_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_S_bus_7e7a0000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible {"simple-bus"}
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c-global-regs@0
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0
 *
 * Binding (compatible = aspeed,i3c-global):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c-global.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_PATH "/soc/bus@7e7a0000/i3c-global-regs@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_FULL_NAME "i3c-global-regs@0"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_REQUIRES_ORDS \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_EXISTS 1
#define DT_N_INST_0_aspeed_i3c_global DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0
#define DT_N_NODELABEL_i3c_gr         DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_REG_IDX_0_VAL_ADDRESS 2121924608 /* 0x7e7a0000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_IRQ_NUM 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_COMPAT_MATCHES_aspeed_i3c_global 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_ni3cs 6
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_ni3cs_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm {2000 /* 0x7d0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm_IDX_0 2000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, pull_up_resistor_ohm, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_pull_up_resistor_ohm_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible {"aspeed,i3c-global"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible_IDX_0 "aspeed,i3c-global"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg {0 /* 0x0 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_IDX_1 256
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_IDX_0_VAL_rst_id 5264391
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c_global_regs_0_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i3c0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_PATH "/soc/syscon@7e6e2000/pinmux/i3c0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_FULL_NAME "i3c0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_SUPPORTS_ORDS \
	38, /* /soc/bus@7e7a0000/i3c0@2000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i3c0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c0@2000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_PATH "/soc/bus@7e7a0000/i3c0@2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_FULL_NAME "i3c0@2000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */ \
	37, /* /soc/syscon@7e6e2000/pinmux/i3c0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_EXISTS 1
#define DT_N_INST_0_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000
#define DT_N_NODELABEL_i3c0    DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_REG_IDX_0_VAL_ADDRESS 2121932800 /* 0x7e7a2000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_VAL_irq 102
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_instance_id 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_label "I3C_0"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg {8192 /* 0x2000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_IDX_0 8192
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts {102 /* 0x66 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_IDX_0 102
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_IDX_0_VAL_clk_id 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_IDX_0_VAL_rst_id 5264392
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_resets_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c0_default
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000, pinctrl_0, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c0_2000_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i3c1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_PATH "/soc/syscon@7e6e2000/pinmux/i3c1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_FULL_NAME "i3c1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_SUPPORTS_ORDS \
	40, /* /soc/bus@7e7a0000/i3c1@3000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i3c1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c1@3000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_PATH "/soc/bus@7e7a0000/i3c1@3000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_FULL_NAME "i3c1@3000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */ \
	39, /* /soc/syscon@7e6e2000/pinmux/i3c1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_EXISTS 1
#define DT_N_INST_1_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000
#define DT_N_NODELABEL_i3c1    DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_REG_IDX_0_VAL_ADDRESS 2121936896 /* 0x7e7a3000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_VAL_irq 103
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_instance_id 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_label "I3C_1"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg {12288 /* 0x3000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_IDX_0 12288
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts {103 /* 0x67 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_IDX_0 103
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_IDX_0_VAL_clk_id 41
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_IDX_0_VAL_rst_id 5264393
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_resets_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c1_default
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000, pinctrl_0, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c1_3000_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c2@4000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_PATH "/soc/bus@7e7a0000/i3c2@4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_FULL_NAME "i3c2@4000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_EXISTS 1
#define DT_N_INST_2_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000
#define DT_N_NODELABEL_i3c2    DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_REG_IDX_0_VAL_ADDRESS 2121940992 /* 0x7e7a4000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_VAL_irq 104
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_instance_id 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_label "I3C_2"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg {16384 /* 0x4000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_IDX_0 16384
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts {104 /* 0x68 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_IDX_0 104
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_IDX_0_VAL_clk_id 42
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_IDX_0_VAL_rst_id 5264394
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c2_4000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c3@5000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_PATH "/soc/bus@7e7a0000/i3c3@5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_FULL_NAME "i3c3@5000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_EXISTS 1
#define DT_N_INST_3_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000
#define DT_N_NODELABEL_i3c3    DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_REG_IDX_0_VAL_ADDRESS 2121945088 /* 0x7e7a5000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_VAL_irq 105
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_instance_id 3
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_label "I3C_3"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg {20480 /* 0x5000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_IDX_0 20480
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts {105 /* 0x69 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_IDX_0 105
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_IDX_0_VAL_clk_id 43
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_IDX_0_VAL_rst_id 5264395
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c3_5000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/hvi3c4_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_PATH "/soc/syscon@7e6e2000/pinmux/hvi3c4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_FULL_NAME "hvi3c4_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_SUPPORTS_ORDS \
	44, /* /soc/bus@7e7a0000/i3c4@6000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_hvi3c4_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c4@6000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_PATH "/soc/bus@7e7a0000/i3c4@6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_FULL_NAME "i3c4@6000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */ \
	43, /* /soc/syscon@7e6e2000/pinmux/hvi3c4_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_EXISTS 1
#define DT_N_INST_4_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000
#define DT_N_NODELABEL_i3c4    DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_REG_IDX_0_VAL_ADDRESS 2121949184 /* 0x7e7a6000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_VAL_irq 106
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_instance_id 4
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_label "I3C_4"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg {24576 /* 0x6000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_IDX_0 24576
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts {106 /* 0x6a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_IDX_0 106
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_IDX_0_VAL_clk_id 44
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_IDX_0_VAL_rst_id 5264396
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_resets_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c4_default
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000, pinctrl_0, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c4_6000_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/hvi3c5_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_PATH "/soc/syscon@7e6e2000/pinmux/hvi3c5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_FULL_NAME "hvi3c5_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_SUPPORTS_ORDS \
	46, /* /soc/bus@7e7a0000/i3c5@7000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_hvi3c5_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/bus@7e7a0000/i3c5@7000
 *
 * Node identifier: DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000
 *
 * Binding (compatible = aspeed,i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/aspeed,i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_PATH "/soc/bus@7e7a0000/i3c5@7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_FULL_NAME "i3c5@7000"

/* Node parent (/soc/bus@7e7a0000) identifier: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_PARENT DT_N_S_soc_S_bus_7e7a0000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	27, /* /soc/syscon@7e6e2000/sysrst */ \
	35, /* /soc/bus@7e7a0000 */ \
	45, /* /soc/syscon@7e6e2000/pinmux/hvi3c5_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_EXISTS 1
#define DT_N_INST_5_aspeed_i3c DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000
#define DT_N_NODELABEL_i3c5    DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000

/* Special property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_REG_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_REG_IDX_0_VAL_ADDRESS 2121953280 /* 0x7e7a7000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_NUM 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_VAL_irq 107
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_COMPAT_MATCHES_aspeed_i3c 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_secondary 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_secondary_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_instance_id 5
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_instance_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_ibi_append_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_ibi_append_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_priv_xfer_pec 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_priv_xfer_pec_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_pp_scl_hi_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_pp_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_pp_scl_lo_period_ns 40
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_pp_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_od_scl_hi_period_ns 380
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_od_scl_hi_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_od_scl_lo_period_ns 620
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_od_scl_lo_period_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_sda_tx_hold_ns 10
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_sda_tx_hold_ns_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_label "I3C_5"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, label, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, label, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, label, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, label, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, label, 4)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_label_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i2c_scl_hz 1000000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i2c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_scl_hz 12500000
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_i3c_scl_hz_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status "disabled"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 1) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 2) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 3) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 4) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 5) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 6) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, status, 7)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_status_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible {"aspeed,i3c"}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible_IDX_0 "aspeed,i3c"
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, compatible, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg {28672 /* 0x7000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_IDX_0 28672
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, reg, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, reg, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts {107 /* 0x6b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_IDX_0 107
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, interrupts, 0) \
	fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, interrupts, 1)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_IDX_0_VAL_clk_id 45
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, clocks, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysrst
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_IDX_0_VAL_rst_id 5264397
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_IDX_0_VAL_rst_id_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, resets, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_resets_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c5_default
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000, pinctrl_0, 0)
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_bus_7e7a0000_S_i3c5_7000_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000
 *
 * Binding (compatible = aspeed,gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/aspeed,gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_PATH "/soc/gpio@7e780000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_FULL_NAME "gpio@7e780000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_gpio_7e780000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z)
#define DT_N_S_soc_S_gpio_7e780000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_SUPPORTS_ORDS \
	48, /* /soc/gpio@7e780000/gpio0_a_d */ \
	49, /* /soc/gpio@7e780000/gpio0_e_h */ \
	50, /* /soc/gpio@7e780000/gpio0_i_l */ \
	51, /* /soc/gpio@7e780000/gpio0_m_p */ \
	52, /* /soc/gpio@7e780000/gpio0_q_t */ \
	53, /* /soc/gpio@7e780000/gpio0_u_x */ \
	54, /* /soc/gpio@7e780000/gpio0_y_z */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_EXISTS 1
#define DT_N_INST_0_aspeed_gpio DT_N_S_soc_S_gpio_7e780000
#define DT_N_NODELABEL_gpio0    DT_N_S_soc_S_gpio_7e780000

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_REG_NUM 1
#define DT_N_S_soc_S_gpio_7e780000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_REG_IDX_0_VAL_ADDRESS 2121793536 /* 0x7e780000 */
#define DT_N_S_soc_S_gpio_7e780000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_gpio_7e780000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_gpio_7e780000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_COMPAT_MATCHES_aspeed_gpio 1
#define DT_N_S_soc_S_gpio_7e780000_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_P_aspeed_deb_interval_us 5
#define DT_N_S_soc_S_gpio_7e780000_P_aspeed_deb_interval_us_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_compatible {"aspeed,gpio"}
#define DT_N_S_soc_S_gpio_7e780000_P_compatible_IDX_0 "aspeed,gpio"
#define DT_N_S_soc_S_gpio_7e780000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000, compatible, 0)
#define DT_N_S_soc_S_gpio_7e780000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_7e780000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_reg {2121793536 /* 0x7e780000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_gpio_7e780000_P_reg_IDX_0 2121793536
#define DT_N_S_soc_S_gpio_7e780000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_gpio_7e780000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000, reg, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000, reg, 1)
#define DT_N_S_soc_S_gpio_7e780000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts {72 /* 0x48 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000, interrupts, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000, interrupts, 1)
#define DT_N_S_soc_S_gpio_7e780000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000, clocks, 0)
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_LEN 1
#define DT_N_S_soc_S_gpio_7e780000_P_clocks_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_a_d
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_PATH "/soc/gpio@7e780000/gpio0_a_d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_FULL_NAME "gpio0_a_d"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_EXISTS 1
#define DT_N_NODELABEL_gpio0_a_d DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_label "GPIO0_A_D"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_pin_offset 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_a_d_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_e_h
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_PATH "/soc/gpio@7e780000/gpio0_e_h"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_FULL_NAME "gpio0_e_h"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_EXISTS 1
#define DT_N_NODELABEL_gpio0_e_h DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_label "GPIO0_E_H"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_pin_offset 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_e_h_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_i_l
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_PATH "/soc/gpio@7e780000/gpio0_i_l"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_FULL_NAME "gpio0_i_l"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_EXISTS 1
#define DT_N_NODELABEL_gpio0_i_l DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_label "GPIO0_I_L"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_pin_offset 64
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_i_l_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_m_p
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_PATH "/soc/gpio@7e780000/gpio0_m_p"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_FULL_NAME "gpio0_m_p"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_EXISTS 1
#define DT_N_NODELABEL_gpio0_m_p DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_label "GPIO0_M_P"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_pin_offset 96
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_m_p_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_q_t
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_PATH "/soc/gpio@7e780000/gpio0_q_t"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_FULL_NAME "gpio0_q_t"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_EXISTS 1
#define DT_N_NODELABEL_gpio0_q_t DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_label "GPIO0_Q_T"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_pin_offset 128
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_q_t_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_u_x
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_PATH "/soc/gpio@7e780000/gpio0_u_x"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_FULL_NAME "gpio0_u_x"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_EXISTS 1
#define DT_N_NODELABEL_gpio0_u_x DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_label "GPIO0_U_X"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_ngpios 32
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_pin_offset 160
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_u_x_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/gpio@7e780000/gpio0_y_z
 *
 * Node identifier: DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_PATH "/soc/gpio@7e780000/gpio0_y_z"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_FULL_NAME "gpio0_y_z"

/* Node parent (/soc/gpio@7e780000) identifier: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_PARENT DT_N_S_soc_S_gpio_7e780000
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_REQUIRES_ORDS \
	47, /* /soc/gpio@7e780000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_EXISTS 1
#define DT_N_NODELABEL_gpio0_y_z DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z

/* Special property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_REG_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_label "GPIO0_Y_Z"
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 0) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 1) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 2) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 3) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 4) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 5) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 6) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 7) \
	fn(DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z, label, 8)
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_label_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_ngpios 16
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_pin_offset 192
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_cmd_src 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_cmd_src_ENUM_IDX 2
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_cmd_src_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_group_dedicated 15
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_group_dedicated_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_persist_maps 0
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_aspeed_persist_maps_EXISTS 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_7e780000_S_gpio0_y_z_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/sgpiom0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_PATH "/soc/syscon@7e6e2000/pinmux/sgpiom0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_FULL_NAME "sgpiom0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_SUPPORTS_ORDS \
	56, /* /soc/sgpiom@7e780500 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_sgpiom0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sgpiom@7e780500
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780500
 *
 * Binding (compatible = aspeed,sgpiom):
 *   $ZEPHYR_BASE/dts/bindings/gpio/aspeed,sgpiom.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780500_PATH "/soc/sgpiom@7e780500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780500_FULL_NAME "sgpiom@7e780500"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780500_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sgpiom_7e780500_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p)
#define DT_N_S_soc_S_sgpiom_7e780500_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780500_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780500_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	55, /* /soc/syscon@7e6e2000/pinmux/sgpiom0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780500_SUPPORTS_ORDS \
	57, /* /soc/sgpiom@7e780500/sgpiom0_a_d */ \
	58, /* /soc/sgpiom@7e780500/sgpiom0_e_h */ \
	59, /* /soc/sgpiom@7e780500/sgpiom0_i_l */ \
	60, /* /soc/sgpiom@7e780500/sgpiom0_m_p */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780500_EXISTS 1
#define DT_N_INST_0_aspeed_sgpiom DT_N_S_soc_S_sgpiom_7e780500
#define DT_N_NODELABEL_sgpiom0    DT_N_S_soc_S_sgpiom_7e780500

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_REG_NUM 1
#define DT_N_S_soc_S_sgpiom_7e780500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_REG_IDX_0_VAL_ADDRESS 2121794816 /* 0x7e780500 */
#define DT_N_S_soc_S_sgpiom_7e780500_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_NUM 1
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sgpiom_7e780500_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_COMPAT_MATCHES_aspeed_sgpiom 1
#define DT_N_S_soc_S_sgpiom_7e780500_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_P_aspeed_bus_freq 1000000
#define DT_N_S_soc_S_sgpiom_7e780500_P_aspeed_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_ngpios 128
#define DT_N_S_soc_S_sgpiom_7e780500_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_status "disabled"
#define DT_N_S_soc_S_sgpiom_7e780500_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sgpiom_7e780500_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sgpiom_7e780500_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sgpiom_7e780500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, status, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, status, 7)
#define DT_N_S_soc_S_sgpiom_7e780500_P_status_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible {"aspeed,sgpiom"}
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible_IDX_0 "aspeed,sgpiom"
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, compatible, 0)
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg {2121794816 /* 0x7e780500 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_IDX_0 2121794816
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_IDX_1 256
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, reg, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, reg, 1)
#define DT_N_S_soc_S_sgpiom_7e780500_P_reg_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts {51 /* 0x33 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, interrupts, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500, interrupts, 1)
#define DT_N_S_soc_S_sgpiom_7e780500_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, clocks, 0)
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom0_default
#define DT_N_S_soc_S_sgpiom_7e780500_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500, pinctrl_0, 0)
#define DT_N_S_soc_S_sgpiom_7e780500_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780500_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780500/sgpiom0_a_d
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_PATH "/soc/sgpiom@7e780500/sgpiom0_a_d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_FULL_NAME "sgpiom0_a_d"

/* Node parent (/soc/sgpiom@7e780500) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_PARENT DT_N_S_soc_S_sgpiom_7e780500
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_REQUIRES_ORDS \
	56, /* /soc/sgpiom@7e780500 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_EXISTS 1
#define DT_N_NODELABEL_sgpiom0_a_d DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_label "SGPIOM0_A_D"
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_pin_offset 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_a_d_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780500/sgpiom0_e_h
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_PATH "/soc/sgpiom@7e780500/sgpiom0_e_h"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_FULL_NAME "sgpiom0_e_h"

/* Node parent (/soc/sgpiom@7e780500) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_PARENT DT_N_S_soc_S_sgpiom_7e780500
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_REQUIRES_ORDS \
	56, /* /soc/sgpiom@7e780500 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_EXISTS 1
#define DT_N_NODELABEL_sgpiom0_e_h DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_label "SGPIOM0_E_H"
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_pin_offset 32
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_e_h_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780500/sgpiom0_i_l
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_PATH "/soc/sgpiom@7e780500/sgpiom0_i_l"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_FULL_NAME "sgpiom0_i_l"

/* Node parent (/soc/sgpiom@7e780500) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_PARENT DT_N_S_soc_S_sgpiom_7e780500
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_REQUIRES_ORDS \
	56, /* /soc/sgpiom@7e780500 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_EXISTS 1
#define DT_N_NODELABEL_sgpiom0_i_l DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_label "SGPIOM0_I_L"
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_pin_offset 64
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_i_l_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780500/sgpiom0_m_p
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_PATH "/soc/sgpiom@7e780500/sgpiom0_m_p"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_FULL_NAME "sgpiom0_m_p"

/* Node parent (/soc/sgpiom@7e780500) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_PARENT DT_N_S_soc_S_sgpiom_7e780500
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_REQUIRES_ORDS \
	56, /* /soc/sgpiom@7e780500 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_EXISTS 1
#define DT_N_NODELABEL_sgpiom0_m_p DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_label "SGPIOM0_M_P"
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_pin_offset 96
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780500_S_sgpiom0_m_p_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/sgpiom1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_PATH "/soc/syscon@7e6e2000/pinmux/sgpiom1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_FULL_NAME "sgpiom1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_SUPPORTS_ORDS \
	62, /* /soc/sgpiom@7e780600 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_sgpiom1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sgpiom@7e780600
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780600
 *
 * Binding (compatible = aspeed,sgpiom):
 *   $ZEPHYR_BASE/dts/bindings/gpio/aspeed,sgpiom.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780600_PATH "/soc/sgpiom@7e780600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780600_FULL_NAME "sgpiom@7e780600"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780600_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sgpiom_7e780600_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l)
#define DT_N_S_soc_S_sgpiom_7e780600_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780600_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780600_REQUIRES_ORDS \
	7, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	10, /* /soc/syscon@7e6e2000/sysclk */ \
	61, /* /soc/syscon@7e6e2000/pinmux/sgpiom1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780600_SUPPORTS_ORDS \
	63, /* /soc/sgpiom@7e780600/sgpiom0_a_d */ \
	64, /* /soc/sgpiom@7e780600/sgpiom0_e_h */ \
	65, /* /soc/sgpiom@7e780600/sgpiom0_i_l */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780600_EXISTS 1
#define DT_N_INST_1_aspeed_sgpiom DT_N_S_soc_S_sgpiom_7e780600
#define DT_N_NODELABEL_sgpiom1    DT_N_S_soc_S_sgpiom_7e780600

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_REG_NUM 1
#define DT_N_S_soc_S_sgpiom_7e780600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_REG_IDX_0_VAL_ADDRESS 2121795072 /* 0x7e780600 */
#define DT_N_S_soc_S_sgpiom_7e780600_REG_IDX_0_VAL_SIZE 256 /* 0x100 */
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_NUM 1
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_VAL_irq 70
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sgpiom_7e780600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_COMPAT_MATCHES_aspeed_sgpiom 1
#define DT_N_S_soc_S_sgpiom_7e780600_STATUS_disabled 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_P_aspeed_bus_freq 1000000
#define DT_N_S_soc_S_sgpiom_7e780600_P_aspeed_bus_freq_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_ngpios 80
#define DT_N_S_soc_S_sgpiom_7e780600_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_status "disabled"
#define DT_N_S_soc_S_sgpiom_7e780600_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sgpiom_7e780600_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sgpiom_7e780600_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sgpiom_7e780600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, status, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, status, 7)
#define DT_N_S_soc_S_sgpiom_7e780600_P_status_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible {"aspeed,sgpiom"}
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible_IDX_0 "aspeed,sgpiom"
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, compatible, 0)
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg {2121795072 /* 0x7e780600 */, 256 /* 0x100 */}
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_IDX_0 2121795072
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_IDX_1 256
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, reg, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, reg, 1)
#define DT_N_S_soc_S_sgpiom_7e780600_P_reg_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts {70 /* 0x46 */, 1 /* 0x1 */}
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_IDX_0 70
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, interrupts, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600, interrupts, 1)
#define DT_N_S_soc_S_sgpiom_7e780600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_sysclk
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_IDX_0_VAL_clk_id 66
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_IDX_0_VAL_clk_id_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, clocks, 0)
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_sgpiom1_default
#define DT_N_S_soc_S_sgpiom_7e780600_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600, pinctrl_0, 0)
#define DT_N_S_soc_S_sgpiom_7e780600_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sgpiom_7e780600_P_pinctrl_0_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780600/sgpiom0_a_d
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_PATH "/soc/sgpiom@7e780600/sgpiom0_a_d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_FULL_NAME "sgpiom0_a_d"

/* Node parent (/soc/sgpiom@7e780600) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_PARENT DT_N_S_soc_S_sgpiom_7e780600
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_REQUIRES_ORDS \
	62, /* /soc/sgpiom@7e780600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_EXISTS 1
#define DT_N_NODELABEL_sgpiom1_a_d DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_label "SGPIOM1_A_D"
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_pin_offset 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_a_d_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780600/sgpiom0_e_h
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_PATH "/soc/sgpiom@7e780600/sgpiom0_e_h"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_FULL_NAME "sgpiom0_e_h"

/* Node parent (/soc/sgpiom@7e780600) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_PARENT DT_N_S_soc_S_sgpiom_7e780600
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_REQUIRES_ORDS \
	62, /* /soc/sgpiom@7e780600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_EXISTS 1
#define DT_N_NODELABEL_sgpiom1_e_h DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_label "SGPIOM1_E_H"
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_ngpios 32
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_pin_offset 32
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_e_h_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/sgpiom@7e780600/sgpiom0_i_l
 *
 * Node identifier: DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_PATH "/soc/sgpiom@7e780600/sgpiom0_i_l"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_FULL_NAME "sgpiom0_i_l"

/* Node parent (/soc/sgpiom@7e780600) identifier: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_PARENT DT_N_S_soc_S_sgpiom_7e780600
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_REQUIRES_ORDS \
	62, /* /soc/sgpiom@7e780600 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_EXISTS 1
#define DT_N_NODELABEL_sgpiom1_i_l DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l

/* Special property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_REG_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_IRQ_NUM 0
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_STATUS_okay 1

/* Generic property macros: */
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_label "SGPIOM1_I_L"
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 0) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 1) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 2) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 3) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 4) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 5) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 6) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 7) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 8) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 9) \
	fn(DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l, label, 10)
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_label_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_ngpios 16
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_pin_offset 64
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_pin_offset_EXISTS 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_gpio_controller 1
#define DT_N_S_soc_S_sgpiom_7e780600_S_sgpiom0_i_l_P_gpio_controller_EXISTS 1

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_PATH "/soc/syscon@7e6e2000/pinmux/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_FULL_NAME "adc0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc10_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_PATH "/soc/syscon@7e6e2000/pinmux/adc10_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_FULL_NAME "adc10_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc10_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc10_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc11_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_PATH "/soc/syscon@7e6e2000/pinmux/adc11_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_FULL_NAME "adc11_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc11_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc11_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc12_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_PATH "/soc/syscon@7e6e2000/pinmux/adc12_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_FULL_NAME "adc12_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc12_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc12_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc13_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_PATH "/soc/syscon@7e6e2000/pinmux/adc13_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_FULL_NAME "adc13_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc13_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc13_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc14_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_PATH "/soc/syscon@7e6e2000/pinmux/adc14_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_FULL_NAME "adc14_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc14_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc14_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc15_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_PATH "/soc/syscon@7e6e2000/pinmux/adc15_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_FULL_NAME "adc15_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc15_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc15_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_PATH "/soc/syscon@7e6e2000/pinmux/adc1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_FULL_NAME "adc1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_PATH "/soc/syscon@7e6e2000/pinmux/adc2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_FULL_NAME "adc2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_PATH "/soc/syscon@7e6e2000/pinmux/adc3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_FULL_NAME "adc3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc4_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_PATH "/soc/syscon@7e6e2000/pinmux/adc4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_FULL_NAME "adc4_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc4_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc4_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc5_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_PATH "/soc/syscon@7e6e2000/pinmux/adc5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_FULL_NAME "adc5_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc5_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc5_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc6_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_PATH "/soc/syscon@7e6e2000/pinmux/adc6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_FULL_NAME "adc6_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc6_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc6_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc7_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_PATH "/soc/syscon@7e6e2000/pinmux/adc7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_FULL_NAME "adc7_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc7_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc7_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc8_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_PATH "/soc/syscon@7e6e2000/pinmux/adc8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_FULL_NAME "adc8_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc8_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc8_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/adc9_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_PATH "/soc/syscon@7e6e2000/pinmux/adc9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_FULL_NAME "adc9_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_adc9_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_adc9_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/arm_ice_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_PATH "/soc/syscon@7e6e2000/pinmux/arm_ice_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_FULL_NAME "arm_ice_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_arm_ice_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_arm_ice_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/hvi3c2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_PATH "/soc/syscon@7e6e2000/pinmux/hvi3c2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_FULL_NAME "hvi3c2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_hvi3c2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/hvi3c3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_PATH "/soc/syscon@7e6e2000/pinmux/hvi3c3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_FULL_NAME "hvi3c3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_hvi3c3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_hvi3c3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_FULL_NAME "i2c0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c10_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c10_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_FULL_NAME "i2c10_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c10_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c10_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c11_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c11_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_FULL_NAME "i2c11_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c11_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c11_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c12_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c12_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_FULL_NAME "i2c12_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c12_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c12_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c13_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c13_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_FULL_NAME "i2c13_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c13_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c13_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c14_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c14_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_FULL_NAME "i2c14_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c14_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c14_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c15_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c15_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_FULL_NAME "i2c15_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c15_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c15_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_FULL_NAME "i2c1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_FULL_NAME "i2c2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_FULL_NAME "i2c3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c4_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_FULL_NAME "i2c4_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c4_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c4_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c5_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_FULL_NAME "i2c5_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c5_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c5_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c6_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_FULL_NAME "i2c6_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c6_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c6_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c7_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_FULL_NAME "i2c7_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c7_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c7_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c8_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_FULL_NAME "i2c8_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c8_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c8_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i2c9_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_PATH "/soc/syscon@7e6e2000/pinmux/i2c9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_FULL_NAME "i2c9_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i2c9_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i2c9_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i3c2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_PATH "/soc/syscon@7e6e2000/pinmux/i3c2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_FULL_NAME "i3c2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i3c2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/i3c3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_PATH "/soc/syscon@7e6e2000/pinmux/i3c3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_FULL_NAME "i3c3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_i3c3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_i3c3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/jtagm0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_PATH "/soc/syscon@7e6e2000/pinmux/jtagm0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_FULL_NAME "jtagm0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_jtagm0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/jtagm1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_PATH "/soc/syscon@7e6e2000/pinmux/jtagm1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_FULL_NAME "jtagm1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_jtagm1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_jtagm1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_FULL_NAME "pwm0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm10_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm10_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_FULL_NAME "pwm10_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm10_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm10_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm11_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm11_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_FULL_NAME "pwm11_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm11_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm11_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm12_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm12_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_FULL_NAME "pwm12_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm12_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm12_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm13_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm13_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_FULL_NAME "pwm13_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm13_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm13_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm14_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm14_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_FULL_NAME "pwm14_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm14_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm14_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm15_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm15_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_FULL_NAME "pwm15_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm15_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm15_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_FULL_NAME "pwm1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_FULL_NAME "pwm2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_FULL_NAME "pwm3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm4_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_FULL_NAME "pwm4_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm4_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm4_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm5_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_FULL_NAME "pwm5_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm5_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm5_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm6_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_FULL_NAME "pwm6_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm6_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm6_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm7_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_FULL_NAME "pwm7_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm7_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm7_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm8_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_FULL_NAME "pwm8_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm8_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm8_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/pwm9_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_PATH "/soc/syscon@7e6e2000/pinmux/pwm9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_FULL_NAME "pwm9_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_pwm9_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_pwm9_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach0_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_PATH "/soc/syscon@7e6e2000/pinmux/tach0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_FULL_NAME "tach0_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach0_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach0_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach10_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_PATH "/soc/syscon@7e6e2000/pinmux/tach10_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_FULL_NAME "tach10_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach10_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach10_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach11_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_PATH "/soc/syscon@7e6e2000/pinmux/tach11_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_FULL_NAME "tach11_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach11_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach11_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach12_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_PATH "/soc/syscon@7e6e2000/pinmux/tach12_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_FULL_NAME "tach12_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach12_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach12_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach13_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_PATH "/soc/syscon@7e6e2000/pinmux/tach13_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_FULL_NAME "tach13_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach13_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach13_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach14_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_PATH "/soc/syscon@7e6e2000/pinmux/tach14_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_FULL_NAME "tach14_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach14_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach14_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach15_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_PATH "/soc/syscon@7e6e2000/pinmux/tach15_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_FULL_NAME "tach15_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach15_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach15_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach1_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_PATH "/soc/syscon@7e6e2000/pinmux/tach1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_FULL_NAME "tach1_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach1_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach1_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach2_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_PATH "/soc/syscon@7e6e2000/pinmux/tach2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_FULL_NAME "tach2_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach2_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach2_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach3_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_PATH "/soc/syscon@7e6e2000/pinmux/tach3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_FULL_NAME "tach3_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach3_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach3_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach4_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_PATH "/soc/syscon@7e6e2000/pinmux/tach4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_FULL_NAME "tach4_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach4_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach4_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach5_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_PATH "/soc/syscon@7e6e2000/pinmux/tach5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_FULL_NAME "tach5_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach5_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach5_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach6_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_PATH "/soc/syscon@7e6e2000/pinmux/tach6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_FULL_NAME "tach6_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach6_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach6_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach7_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_PATH "/soc/syscon@7e6e2000/pinmux/tach7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_FULL_NAME "tach7_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach7_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach7_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach8_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_PATH "/soc/syscon@7e6e2000/pinmux/tach8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_FULL_NAME "tach8_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach8_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach8_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Devicetree node: /soc/syscon@7e6e2000/pinmux/tach9_default
 *
 * Node identifier: DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default
 */

/* Node's full path: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_PATH "/soc/syscon@7e6e2000/pinmux/tach9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_FULL_NAME "tach9_default"

/* Node parent (/soc/syscon@7e6e2000/pinmux) identifier: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_PARENT DT_N_S_soc_S_syscon_7e6e2000_S_pinmux
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_FOREACH_CHILD_STATUS_OKAY(fn) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_REQUIRES_ORDS \
	30, /* /soc/syscon@7e6e2000/pinmux */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_EXISTS 1
#define DT_N_NODELABEL_pinctrl_tach9_default DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default

/* Special property macros: */
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_REG_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_IRQ_NUM 0
#define DT_N_S_soc_S_syscon_7e6e2000_S_pinmux_S_tach9_default_STATUS_okay 1

/* (No generic property macros) */

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_serial_7e790500
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_serial_7e790500
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_0
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_flash             DT_N_S_flash_20000000
#define DT_CHOSEN_zephyr_flash_EXISTS      1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_aspeed_bmc_ast2600 1
#define DT_COMPAT_HAS_OKAY_aspeed_ast2600 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_aspeed_ast26xx_clk 1
#define DT_COMPAT_HAS_OKAY_aspeed_aspeed_rst 1
#define DT_COMPAT_HAS_OKAY_aspeed_pinmux 1
#define DT_COMPAT_HAS_OKAY_aspeed_ast2600_ipc 1
#define DT_COMPAT_HAS_OKAY_aspeed_gpio 1
#define DT_COMPAT_HAS_OKAY_aspeed_uart 1
#define DT_COMPAT_HAS_OKAY_aspeed_udma 1
#define DT_COMPAT_HAS_OKAY_aspeed_i2c_global 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m3 1
#define DT_COMPAT_HAS_OKAY_serial_flash 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_aspeed_bmc_ast2600_NUM_OKAY 1
#define DT_N_INST_aspeed_ast2600_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 2
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_aspeed_ast26xx_clk_NUM_OKAY 1
#define DT_N_INST_aspeed_aspeed_rst_NUM_OKAY 1
#define DT_N_INST_aspeed_pinmux_NUM_OKAY 1
#define DT_N_INST_aspeed_ast2600_ipc_NUM_OKAY 1
#define DT_N_INST_aspeed_gpio_NUM_OKAY 1
#define DT_N_INST_aspeed_uart_NUM_OKAY 1
#define DT_N_INST_aspeed_udma_NUM_OKAY 1
#define DT_N_INST_aspeed_i2c_global_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m3_NUM_OKAY 1
#define DT_N_INST_serial_flash_NUM_OKAY 1
#define DT_FOREACH_OKAY_INST_aspeed_bmc_ast2600(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_ast2600(fn) fn(0)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_ast26xx_clk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_aspeed_rst(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_pinmux(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_ast2600_ipc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_gpio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_udma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_aspeed_i2c_global(fn) fn(0)
#define DT_FOREACH_OKAY_INST_arm_cortex_m3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_serial_flash(fn) fn(0)

/*
 * Bus information for status "okay" nodes of each compatible
 */
