
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322188    0.000397    4.640414 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004173    0.396992    0.284905    4.925319 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.396992    0.000084    4.925403 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.925403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101365    0.000368   20.558756 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458755   clock uncertainty
                                  0.000000   20.458755   clock reconvergence pessimism
                                 -0.352336   20.106419   library setup time
                                             20.106419   data required time
---------------------------------------------------------------------------------------------
                                             20.106419   data required time
                                             -4.925403   data arrival time
---------------------------------------------------------------------------------------------
                                             15.181016   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322188    0.000412    4.640429 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003604    0.380760    0.271896    4.912324 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.380760    0.000036    4.912360 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.912360   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101365    0.000362   20.558750 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458750   clock uncertainty
                                  0.000000   20.458750   clock reconvergence pessimism
                                 -0.349842   20.108910   library setup time
                                             20.108910   data required time
---------------------------------------------------------------------------------------------
                                             20.108910   data required time
                                             -4.912360   data arrival time
---------------------------------------------------------------------------------------------
                                             15.196548   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380417    0.000683    4.959681 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076248    0.346198    0.466581    5.426261 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.346201    0.001662    5.427923 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.427923   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099632    0.000195   20.557215 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457214   clock uncertainty
                                  0.000000   20.457214   clock reconvergence pessimism
                                  0.207742   20.664957   library recovery time
                                             20.664957   data required time
---------------------------------------------------------------------------------------------
                                             20.664957   data required time
                                             -5.427923   data arrival time
---------------------------------------------------------------------------------------------
                                             15.237034   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380417    0.000683    4.959681 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076248    0.346198    0.466581    5.426261 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.346201    0.001635    5.427896 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.427896   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099633    0.000423   20.557442 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457443   clock uncertainty
                                  0.000000   20.457443   clock reconvergence pessimism
                                  0.207742   20.665184   library recovery time
                                             20.665184   data required time
---------------------------------------------------------------------------------------------
                                             20.665184   data required time
                                             -5.427896   data arrival time
---------------------------------------------------------------------------------------------
                                             15.237288   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380417    0.000683    4.959681 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076248    0.346198    0.466581    5.426261 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.346200    0.001442    5.427702 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.427702   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101365    0.000362   20.558750 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458750   clock uncertainty
                                  0.000000   20.458750   clock reconvergence pessimism
                                  0.207991   20.666740   library recovery time
                                             20.666740   data required time
---------------------------------------------------------------------------------------------
                                             20.666740   data required time
                                             -5.427702   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239038   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380417    0.000683    4.959681 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.076248    0.346198    0.466581    5.426261 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.346200    0.001437    5.427698 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.427698   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101365    0.000368   20.558756 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458755   clock uncertainty
                                  0.000000   20.458755   clock reconvergence pessimism
                                  0.207991   20.666746   library recovery time
                                             20.666746   data required time
---------------------------------------------------------------------------------------------
                                             20.666746   data required time
                                             -5.427698   data arrival time
---------------------------------------------------------------------------------------------
                                             15.239048   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322189    0.000659    4.640676 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004515    0.265901    0.231053    4.871729 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.265901    0.000053    4.871782 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.871782   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000604   20.558992 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458992   clock uncertainty
                                  0.000000   20.458992   clock reconvergence pessimism
                                 -0.329878   20.129112   library setup time
                                             20.129112   data required time
---------------------------------------------------------------------------------------------
                                             20.129112   data required time
                                             -4.871782   data arrival time
---------------------------------------------------------------------------------------------
                                             15.257332   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322188    0.000554    4.640570 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003873    0.252479    0.219856    4.860426 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.252479    0.000040    4.860466 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.860466   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000613   20.559000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459000   clock uncertainty
                                  0.000000   20.459000   clock reconvergence pessimism
                                 -0.327316   20.131685   library setup time
                                             20.131685   data required time
---------------------------------------------------------------------------------------------
                                             20.131685   data required time
                                             -4.860466   data arrival time
---------------------------------------------------------------------------------------------
                                             15.271219   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322189    0.000600    4.640616 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003778    0.250169    0.213006    4.853622 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.250169    0.000070    4.853692 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.853692   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000549   20.558937 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458937   clock uncertainty
                                  0.000000   20.458937   clock reconvergence pessimism
                                 -0.326875   20.132061   library setup time
                                             20.132061   data required time
---------------------------------------------------------------------------------------------
                                             20.132061   data required time
                                             -4.853692   data arrival time
---------------------------------------------------------------------------------------------
                                             15.278371   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000446    4.382703 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034775    0.322188    0.257313    4.640017 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.322188    0.000547    4.640563 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003345    0.238748    0.210643    4.851206 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.238748    0.000032    4.851238 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.851238   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000627   20.559015 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459015   clock uncertainty
                                  0.000000   20.459015   clock reconvergence pessimism
                                 -0.324694   20.134319   library setup time
                                             20.134319   data required time
---------------------------------------------------------------------------------------------
                                             20.134319   data required time
                                             -4.851238   data arrival time
---------------------------------------------------------------------------------------------
                                             15.283082   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004245    0.117625    0.042148    4.042148 ^ ena (in)
                                                         ena (net)
                      0.117625    0.000000    4.042148 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018845    0.347899    0.340109    4.382257 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.347900    0.000367    4.382624 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004330    0.239866    0.178089    4.560712 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.239866    0.000042    4.560755 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003548    0.316020    0.260833    4.821587 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.316020    0.000065    4.821652 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.821652   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099632    0.000410   20.557430 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457430   clock uncertainty
                                  0.000000   20.457430   clock reconvergence pessimism
                                 -0.339693   20.117737   library setup time
                                             20.117737   data required time
---------------------------------------------------------------------------------------------
                                             20.117737   data required time
                                             -4.821652   data arrival time
---------------------------------------------------------------------------------------------
                                             15.296084   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380574    0.004503    4.963500 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963500   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099633    0.000622   20.557642 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457642   clock uncertainty
                                  0.000000   20.457642   clock reconvergence pessimism
                                  0.202396   20.660038   library recovery time
                                             20.660038   data required time
---------------------------------------------------------------------------------------------
                                             20.660038   data required time
                                             -4.963500   data arrival time
---------------------------------------------------------------------------------------------
                                             15.696538   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380571    0.004453    4.963450 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963450   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099633    0.000778   20.557798 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457798   clock uncertainty
                                  0.000000   20.457798   clock reconvergence pessimism
                                  0.202397   20.660194   library recovery time
                                             20.660194   data required time
---------------------------------------------------------------------------------------------
                                             20.660194   data required time
                                             -4.963450   data arrival time
---------------------------------------------------------------------------------------------
                                             15.696744   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380567    0.004365    4.963362 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963362   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099634    0.000810   20.557829 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457830   clock uncertainty
                                  0.000000   20.457830   clock reconvergence pessimism
                                  0.202397   20.660229   library recovery time
                                             20.660229   data required time
---------------------------------------------------------------------------------------------
                                             20.660229   data required time
                                             -4.963362   data arrival time
---------------------------------------------------------------------------------------------
                                             15.696866   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380562    0.004277    4.963274 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963274   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099634    0.000814   20.557833 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457834   clock uncertainty
                                  0.000000   20.457834   clock reconvergence pessimism
                                  0.202398   20.660231   library recovery time
                                             20.660231   data required time
---------------------------------------------------------------------------------------------
                                             20.660231   data required time
                                             -4.963274   data arrival time
---------------------------------------------------------------------------------------------
                                             15.696957   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380556    0.004158    4.963155 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.963155   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000627   20.559015 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459015   clock uncertainty
                                  0.000000   20.459015   clock reconvergence pessimism
                                  0.202641   20.661655   library recovery time
                                             20.661655   data required time
---------------------------------------------------------------------------------------------
                                             20.661655   data required time
                                             -4.963155   data arrival time
---------------------------------------------------------------------------------------------
                                             15.698501   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380529    0.003626    4.962623 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.962623   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000613   20.559000 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.459000   clock uncertainty
                                  0.000000   20.459000   clock reconvergence pessimism
                                  0.202645   20.661646   library recovery time
                                             20.661646   data required time
---------------------------------------------------------------------------------------------
                                             20.661646   data required time
                                             -4.962623   data arrival time
---------------------------------------------------------------------------------------------
                                             15.699023   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380523    0.003515    4.962512 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.962512   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000604   20.558992 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458992   clock uncertainty
                                  0.000000   20.458992   clock reconvergence pessimism
                                  0.202646   20.661636   library recovery time
                                             20.661636   data required time
---------------------------------------------------------------------------------------------
                                             20.661636   data required time
                                             -4.962512   data arrival time
---------------------------------------------------------------------------------------------
                                             15.699126   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413425    0.001806    4.470914 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085566    0.380410    0.488082    4.958997 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.380499    0.002985    4.961982 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.961982   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.001002   20.321522 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034104    0.101365    0.236867   20.558388 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101366    0.000549   20.558937 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.458937   clock uncertainty
                                  0.000000   20.458937   clock reconvergence pessimism
                                  0.202650   20.661587   library recovery time
                                             20.661587   data required time
---------------------------------------------------------------------------------------------
                                             20.661587   data required time
                                             -4.961982   data arrival time
---------------------------------------------------------------------------------------------
                                             15.699606   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004222    0.117265    0.041931    4.041931 ^ rst_n (in)
                                                         rst_n (net)
                      0.117265    0.000000    4.041931 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.047109    0.413399    0.427177    4.469108 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.413431    0.002022    4.471130 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.471130   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027006    0.143624    0.067503   20.067503 ^ clk (in)
                                                         clk (net)
                      0.143625    0.000000   20.067503 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049985    0.115009    0.253015   20.320518 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115012    0.000973   20.321493 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032106    0.099632    0.235527   20.557020 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099632    0.000410   20.557430 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.457430   clock uncertainty
                                  0.000000   20.457430   clock reconvergence pessimism
                                  0.197286   20.654716   library recovery time
                                             20.654716   data required time
---------------------------------------------------------------------------------------------
                                             20.654716   data required time
                                             -4.471130   data arrival time
---------------------------------------------------------------------------------------------
                                             16.183584   slack (MET)



