
THRControlModule.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001934  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001abc  08001abc  00011abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001aec  08001aec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001aec  08001aec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001aec  08001aec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001aec  08001aec  00011aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001af0  08001af0  00011af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004057  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000cd7  00000000  00000000  00024093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000398  00000000  00000000  00024d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000320  00000000  00000000  00025108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000d2f  00000000  00000000  00025428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000477e  00000000  00000000  00026157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098074  00000000  00000000  0002a8d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000c2949  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000c90  00000000  00000000  000c299c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001aa4 	.word	0x08001aa4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001aa4 	.word	0x08001aa4

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f8ce 	bl	800036c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f801 	bl	80001d6 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001d4:	e7fe      	b.n	80001d4 <main+0xc>

080001d6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d6:	b580      	push	{r7, lr}
 80001d8:	b090      	sub	sp, #64	; 0x40
 80001da:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001dc:	f107 0318 	add.w	r3, r7, #24
 80001e0:	2228      	movs	r2, #40	; 0x28
 80001e2:	2100      	movs	r1, #0
 80001e4:	4618      	mov	r0, r3
 80001e6:	f001 fc55 	bl	8001a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	2200      	movs	r2, #0
 80001ee:	601a      	str	r2, [r3, #0]
 80001f0:	605a      	str	r2, [r3, #4]
 80001f2:	609a      	str	r2, [r3, #8]
 80001f4:	60da      	str	r2, [r3, #12]
 80001f6:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f8:	2302      	movs	r3, #2
 80001fa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fc:	2301      	movs	r3, #1
 80001fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000200:	2310      	movs	r3, #16
 8000202:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000204:	2300      	movs	r3, #0
 8000206:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000208:	f107 0318 	add.w	r3, r7, #24
 800020c:	4618      	mov	r0, r3
 800020e:	f000 f9f9 	bl	8000604 <HAL_RCC_OscConfig>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000218:	f000 f818 	bl	800024c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021c:	230f      	movs	r3, #15
 800021e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000220:	2300      	movs	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000228:	2300      	movs	r3, #0
 800022a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2100      	movs	r1, #0
 8000234:	4618      	mov	r0, r3
 8000236:	f001 fa23 	bl	8001680 <HAL_RCC_ClockConfig>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d001      	beq.n	8000244 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000240:	f000 f804 	bl	800024c <Error_Handler>
  }
}
 8000244:	bf00      	nop
 8000246:	3740      	adds	r7, #64	; 0x40
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800024c:	b480      	push	{r7}
 800024e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000250:	b672      	cpsid	i
}
 8000252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000254:	e7fe      	b.n	8000254 <Error_Handler+0x8>
	...

08000258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000258:	b480      	push	{r7}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800025e:	4b0f      	ldr	r3, [pc, #60]	; (800029c <HAL_MspInit+0x44>)
 8000260:	699b      	ldr	r3, [r3, #24]
 8000262:	4a0e      	ldr	r2, [pc, #56]	; (800029c <HAL_MspInit+0x44>)
 8000264:	f043 0301 	orr.w	r3, r3, #1
 8000268:	6193      	str	r3, [r2, #24]
 800026a:	4b0c      	ldr	r3, [pc, #48]	; (800029c <HAL_MspInit+0x44>)
 800026c:	699b      	ldr	r3, [r3, #24]
 800026e:	f003 0301 	and.w	r3, r3, #1
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000276:	4b09      	ldr	r3, [pc, #36]	; (800029c <HAL_MspInit+0x44>)
 8000278:	69db      	ldr	r3, [r3, #28]
 800027a:	4a08      	ldr	r2, [pc, #32]	; (800029c <HAL_MspInit+0x44>)
 800027c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000280:	61d3      	str	r3, [r2, #28]
 8000282:	4b06      	ldr	r3, [pc, #24]	; (800029c <HAL_MspInit+0x44>)
 8000284:	69db      	ldr	r3, [r3, #28]
 8000286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800028a:	603b      	str	r3, [r7, #0]
 800028c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	40021000 	.word	0x40021000

080002a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002a4:	e7fe      	b.n	80002a4 <NMI_Handler+0x4>

080002a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002a6:	b480      	push	{r7}
 80002a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002aa:	e7fe      	b.n	80002aa <HardFault_Handler+0x4>

080002ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002b0:	e7fe      	b.n	80002b0 <MemManage_Handler+0x4>

080002b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002b2:	b480      	push	{r7}
 80002b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002b6:	e7fe      	b.n	80002b6 <BusFault_Handler+0x4>

080002b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002bc:	e7fe      	b.n	80002bc <UsageFault_Handler+0x4>

080002be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002be:	b480      	push	{r7}
 80002c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002c2:	bf00      	nop
 80002c4:	46bd      	mov	sp, r7
 80002c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ca:	4770      	bx	lr

080002cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr

080002da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002da:	b480      	push	{r7}
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002de:	bf00      	nop
 80002e0:	46bd      	mov	sp, r7
 80002e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e6:	4770      	bx	lr

080002e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002ec:	f000 f884 	bl	80003f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002f0:	bf00      	nop
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <SystemInit+0x20>)
 80002fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002fe:	4a05      	ldr	r2, [pc, #20]	; (8000314 <SystemInit+0x20>)
 8000300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000318:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000350 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800031c:	f7ff ffea 	bl	80002f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000320:	480c      	ldr	r0, [pc, #48]	; (8000354 <LoopForever+0x6>)
  ldr r1, =_edata
 8000322:	490d      	ldr	r1, [pc, #52]	; (8000358 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000324:	4a0d      	ldr	r2, [pc, #52]	; (800035c <LoopForever+0xe>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000328:	e002      	b.n	8000330 <LoopCopyDataInit>

0800032a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800032a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800032c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032e:	3304      	adds	r3, #4

08000330 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000330:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000332:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000334:	d3f9      	bcc.n	800032a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000336:	4a0a      	ldr	r2, [pc, #40]	; (8000360 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000338:	4c0a      	ldr	r4, [pc, #40]	; (8000364 <LoopForever+0x16>)
  movs r3, #0
 800033a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800033c:	e001      	b.n	8000342 <LoopFillZerobss>

0800033e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000340:	3204      	adds	r2, #4

08000342 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000342:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000344:	d3fb      	bcc.n	800033e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000346:	f001 fb81 	bl	8001a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800034a:	f7ff ff3d 	bl	80001c8 <main>

0800034e <LoopForever>:

LoopForever:
    b LoopForever
 800034e:	e7fe      	b.n	800034e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000350:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000354:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000358:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800035c:	08001af4 	.word	0x08001af4
  ldr r2, =_sbss
 8000360:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000364:	2000002c 	.word	0x2000002c

08000368 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000368:	e7fe      	b.n	8000368 <ADC1_2_IRQHandler>
	...

0800036c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000370:	4b08      	ldr	r3, [pc, #32]	; (8000394 <HAL_Init+0x28>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	4a07      	ldr	r2, [pc, #28]	; (8000394 <HAL_Init+0x28>)
 8000376:	f043 0310 	orr.w	r3, r3, #16
 800037a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800037c:	2003      	movs	r0, #3
 800037e:	f000 f90d 	bl	800059c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000382:	200f      	movs	r0, #15
 8000384:	f000 f808 	bl	8000398 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000388:	f7ff ff66 	bl	8000258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800038c:	2300      	movs	r3, #0
}
 800038e:	4618      	mov	r0, r3
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40022000 	.word	0x40022000

08000398 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003a0:	4b12      	ldr	r3, [pc, #72]	; (80003ec <HAL_InitTick+0x54>)
 80003a2:	681a      	ldr	r2, [r3, #0]
 80003a4:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <HAL_InitTick+0x58>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	4619      	mov	r1, r3
 80003aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80003b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b6:	4618      	mov	r0, r3
 80003b8:	f000 f917 	bl	80005ea <HAL_SYSTICK_Config>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003c2:	2301      	movs	r3, #1
 80003c4:	e00e      	b.n	80003e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	2b0f      	cmp	r3, #15
 80003ca:	d80a      	bhi.n	80003e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003cc:	2200      	movs	r2, #0
 80003ce:	6879      	ldr	r1, [r7, #4]
 80003d0:	f04f 30ff 	mov.w	r0, #4294967295
 80003d4:	f000 f8ed 	bl	80005b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003d8:	4a06      	ldr	r2, [pc, #24]	; (80003f4 <HAL_InitTick+0x5c>)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80003de:	2300      	movs	r3, #0
 80003e0:	e000      	b.n	80003e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003e2:	2301      	movs	r3, #1
}
 80003e4:	4618      	mov	r0, r3
 80003e6:	3708      	adds	r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	20000000 	.word	0x20000000
 80003f0:	20000008 	.word	0x20000008
 80003f4:	20000004 	.word	0x20000004

080003f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003fc:	4b06      	ldr	r3, [pc, #24]	; (8000418 <HAL_IncTick+0x20>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	461a      	mov	r2, r3
 8000402:	4b06      	ldr	r3, [pc, #24]	; (800041c <HAL_IncTick+0x24>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4413      	add	r3, r2
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <HAL_IncTick+0x24>)
 800040a:	6013      	str	r3, [r2, #0]
}
 800040c:	bf00      	nop
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	20000008 	.word	0x20000008
 800041c:	20000028 	.word	0x20000028

08000420 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  return uwTick;  
 8000424:	4b03      	ldr	r3, [pc, #12]	; (8000434 <HAL_GetTick+0x14>)
 8000426:	681b      	ldr	r3, [r3, #0]
}
 8000428:	4618      	mov	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	20000028 	.word	0x20000028

08000438 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	f003 0307 	and.w	r3, r3, #7
 8000446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000448:	4b0c      	ldr	r3, [pc, #48]	; (800047c <__NVIC_SetPriorityGrouping+0x44>)
 800044a:	68db      	ldr	r3, [r3, #12]
 800044c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800044e:	68ba      	ldr	r2, [r7, #8]
 8000450:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000454:	4013      	ands	r3, r2
 8000456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000460:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800046a:	4a04      	ldr	r2, [pc, #16]	; (800047c <__NVIC_SetPriorityGrouping+0x44>)
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	60d3      	str	r3, [r2, #12]
}
 8000470:	bf00      	nop
 8000472:	3714      	adds	r7, #20
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	e000ed00 	.word	0xe000ed00

08000480 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000484:	4b04      	ldr	r3, [pc, #16]	; (8000498 <__NVIC_GetPriorityGrouping+0x18>)
 8000486:	68db      	ldr	r3, [r3, #12]
 8000488:	0a1b      	lsrs	r3, r3, #8
 800048a:	f003 0307 	and.w	r3, r3, #7
}
 800048e:	4618      	mov	r0, r3
 8000490:	46bd      	mov	sp, r7
 8000492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000496:	4770      	bx	lr
 8000498:	e000ed00 	.word	0xe000ed00

0800049c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	4603      	mov	r3, r0
 80004a4:	6039      	str	r1, [r7, #0]
 80004a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	db0a      	blt.n	80004c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	490c      	ldr	r1, [pc, #48]	; (80004e8 <__NVIC_SetPriority+0x4c>)
 80004b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004ba:	0112      	lsls	r2, r2, #4
 80004bc:	b2d2      	uxtb	r2, r2
 80004be:	440b      	add	r3, r1
 80004c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004c4:	e00a      	b.n	80004dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	b2da      	uxtb	r2, r3
 80004ca:	4908      	ldr	r1, [pc, #32]	; (80004ec <__NVIC_SetPriority+0x50>)
 80004cc:	79fb      	ldrb	r3, [r7, #7]
 80004ce:	f003 030f 	and.w	r3, r3, #15
 80004d2:	3b04      	subs	r3, #4
 80004d4:	0112      	lsls	r2, r2, #4
 80004d6:	b2d2      	uxtb	r2, r2
 80004d8:	440b      	add	r3, r1
 80004da:	761a      	strb	r2, [r3, #24]
}
 80004dc:	bf00      	nop
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr
 80004e8:	e000e100 	.word	0xe000e100
 80004ec:	e000ed00 	.word	0xe000ed00

080004f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b089      	sub	sp, #36	; 0x24
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f003 0307 	and.w	r3, r3, #7
 8000502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000504:	69fb      	ldr	r3, [r7, #28]
 8000506:	f1c3 0307 	rsb	r3, r3, #7
 800050a:	2b04      	cmp	r3, #4
 800050c:	bf28      	it	cs
 800050e:	2304      	movcs	r3, #4
 8000510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000512:	69fb      	ldr	r3, [r7, #28]
 8000514:	3304      	adds	r3, #4
 8000516:	2b06      	cmp	r3, #6
 8000518:	d902      	bls.n	8000520 <NVIC_EncodePriority+0x30>
 800051a:	69fb      	ldr	r3, [r7, #28]
 800051c:	3b03      	subs	r3, #3
 800051e:	e000      	b.n	8000522 <NVIC_EncodePriority+0x32>
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000524:	f04f 32ff 	mov.w	r2, #4294967295
 8000528:	69bb      	ldr	r3, [r7, #24]
 800052a:	fa02 f303 	lsl.w	r3, r2, r3
 800052e:	43da      	mvns	r2, r3
 8000530:	68bb      	ldr	r3, [r7, #8]
 8000532:	401a      	ands	r2, r3
 8000534:	697b      	ldr	r3, [r7, #20]
 8000536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000538:	f04f 31ff 	mov.w	r1, #4294967295
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	fa01 f303 	lsl.w	r3, r1, r3
 8000542:	43d9      	mvns	r1, r3
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000548:	4313      	orrs	r3, r2
         );
}
 800054a:	4618      	mov	r0, r3
 800054c:	3724      	adds	r7, #36	; 0x24
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
	...

08000558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	3b01      	subs	r3, #1
 8000564:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000568:	d301      	bcc.n	800056e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800056a:	2301      	movs	r3, #1
 800056c:	e00f      	b.n	800058e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800056e:	4a0a      	ldr	r2, [pc, #40]	; (8000598 <SysTick_Config+0x40>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	3b01      	subs	r3, #1
 8000574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000576:	210f      	movs	r1, #15
 8000578:	f04f 30ff 	mov.w	r0, #4294967295
 800057c:	f7ff ff8e 	bl	800049c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000580:	4b05      	ldr	r3, [pc, #20]	; (8000598 <SysTick_Config+0x40>)
 8000582:	2200      	movs	r2, #0
 8000584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000586:	4b04      	ldr	r3, [pc, #16]	; (8000598 <SysTick_Config+0x40>)
 8000588:	2207      	movs	r2, #7
 800058a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800058c:	2300      	movs	r3, #0
}
 800058e:	4618      	mov	r0, r3
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	e000e010 	.word	0xe000e010

0800059c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f7ff ff47 	bl	8000438 <__NVIC_SetPriorityGrouping>
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	b086      	sub	sp, #24
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	4603      	mov	r3, r0
 80005ba:	60b9      	str	r1, [r7, #8]
 80005bc:	607a      	str	r2, [r7, #4]
 80005be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005c4:	f7ff ff5c 	bl	8000480 <__NVIC_GetPriorityGrouping>
 80005c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	68b9      	ldr	r1, [r7, #8]
 80005ce:	6978      	ldr	r0, [r7, #20]
 80005d0:	f7ff ff8e 	bl	80004f0 <NVIC_EncodePriority>
 80005d4:	4602      	mov	r2, r0
 80005d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005da:	4611      	mov	r1, r2
 80005dc:	4618      	mov	r0, r3
 80005de:	f7ff ff5d 	bl	800049c <__NVIC_SetPriority>
}
 80005e2:	bf00      	nop
 80005e4:	3718      	adds	r7, #24
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b082      	sub	sp, #8
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005f2:	6878      	ldr	r0, [r7, #4]
 80005f4:	f7ff ffb0 	bl	8000558 <SysTick_Config>
 80005f8:	4603      	mov	r3, r0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800060a:	af00      	add	r7, sp, #0
 800060c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000610:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000614:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800061a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d102      	bne.n	800062a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000624:	2301      	movs	r3, #1
 8000626:	f001 b823 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800062a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800062e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	2b00      	cmp	r3, #0
 800063c:	f000 817d 	beq.w	800093a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000640:	4bbc      	ldr	r3, [pc, #752]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f003 030c 	and.w	r3, r3, #12
 8000648:	2b04      	cmp	r3, #4
 800064a:	d00c      	beq.n	8000666 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800064c:	4bb9      	ldr	r3, [pc, #740]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	f003 030c 	and.w	r3, r3, #12
 8000654:	2b08      	cmp	r3, #8
 8000656:	d15c      	bne.n	8000712 <HAL_RCC_OscConfig+0x10e>
 8000658:	4bb6      	ldr	r3, [pc, #728]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000664:	d155      	bne.n	8000712 <HAL_RCC_OscConfig+0x10e>
 8000666:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800066a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800066e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000672:	fa93 f3a3 	rbit	r3, r3
 8000676:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800067a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800067e:	fab3 f383 	clz	r3, r3
 8000682:	b2db      	uxtb	r3, r3
 8000684:	095b      	lsrs	r3, r3, #5
 8000686:	b2db      	uxtb	r3, r3
 8000688:	f043 0301 	orr.w	r3, r3, #1
 800068c:	b2db      	uxtb	r3, r3
 800068e:	2b01      	cmp	r3, #1
 8000690:	d102      	bne.n	8000698 <HAL_RCC_OscConfig+0x94>
 8000692:	4ba8      	ldr	r3, [pc, #672]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	e015      	b.n	80006c4 <HAL_RCC_OscConfig+0xc0>
 8000698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800069c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006a0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80006a4:	fa93 f3a3 	rbit	r3, r3
 80006a8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80006ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80006b0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80006b4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80006b8:	fa93 f3a3 	rbit	r3, r3
 80006bc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80006c0:	4b9c      	ldr	r3, [pc, #624]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 80006c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006c8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80006cc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80006d0:	fa92 f2a2 	rbit	r2, r2
 80006d4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80006d8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80006dc:	fab2 f282 	clz	r2, r2
 80006e0:	b2d2      	uxtb	r2, r2
 80006e2:	f042 0220 	orr.w	r2, r2, #32
 80006e6:	b2d2      	uxtb	r2, r2
 80006e8:	f002 021f 	and.w	r2, r2, #31
 80006ec:	2101      	movs	r1, #1
 80006ee:	fa01 f202 	lsl.w	r2, r1, r2
 80006f2:	4013      	ands	r3, r2
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	f000 811f 	beq.w	8000938 <HAL_RCC_OscConfig+0x334>
 80006fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80006fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	685b      	ldr	r3, [r3, #4]
 8000706:	2b00      	cmp	r3, #0
 8000708:	f040 8116 	bne.w	8000938 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800070c:	2301      	movs	r3, #1
 800070e:	f000 bfaf 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000712:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000716:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000722:	d106      	bne.n	8000732 <HAL_RCC_OscConfig+0x12e>
 8000724:	4b83      	ldr	r3, [pc, #524]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a82      	ldr	r2, [pc, #520]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800072a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	e036      	b.n	80007a0 <HAL_RCC_OscConfig+0x19c>
 8000732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000736:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d10c      	bne.n	800075c <HAL_RCC_OscConfig+0x158>
 8000742:	4b7c      	ldr	r3, [pc, #496]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a7b      	ldr	r2, [pc, #492]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800074c:	6013      	str	r3, [r2, #0]
 800074e:	4b79      	ldr	r3, [pc, #484]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a78      	ldr	r2, [pc, #480]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000754:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	e021      	b.n	80007a0 <HAL_RCC_OscConfig+0x19c>
 800075c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000760:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800076c:	d10c      	bne.n	8000788 <HAL_RCC_OscConfig+0x184>
 800076e:	4b71      	ldr	r3, [pc, #452]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a70      	ldr	r2, [pc, #448]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000778:	6013      	str	r3, [r2, #0]
 800077a:	4b6e      	ldr	r3, [pc, #440]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4a6d      	ldr	r2, [pc, #436]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000784:	6013      	str	r3, [r2, #0]
 8000786:	e00b      	b.n	80007a0 <HAL_RCC_OscConfig+0x19c>
 8000788:	4b6a      	ldr	r3, [pc, #424]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a69      	ldr	r2, [pc, #420]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800078e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4b67      	ldr	r3, [pc, #412]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a66      	ldr	r2, [pc, #408]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 800079a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800079e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80007a0:	4b64      	ldr	r3, [pc, #400]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 80007a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007a4:	f023 020f 	bic.w	r2, r3, #15
 80007a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80007ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	495f      	ldr	r1, [pc, #380]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 80007b6:	4313      	orrs	r3, r2
 80007b8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80007be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d059      	beq.n	800087e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007ca:	f7ff fe29 	bl	8000420 <HAL_GetTick>
 80007ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007d2:	e00a      	b.n	80007ea <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007d4:	f7ff fe24 	bl	8000420 <HAL_GetTick>
 80007d8:	4602      	mov	r2, r0
 80007da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80007de:	1ad3      	subs	r3, r2, r3
 80007e0:	2b64      	cmp	r3, #100	; 0x64
 80007e2:	d902      	bls.n	80007ea <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80007e4:	2303      	movs	r3, #3
 80007e6:	f000 bf43 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 80007ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007ee:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007f2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80007f6:	fa93 f3a3 	rbit	r3, r3
 80007fa:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80007fe:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000802:	fab3 f383 	clz	r3, r3
 8000806:	b2db      	uxtb	r3, r3
 8000808:	095b      	lsrs	r3, r3, #5
 800080a:	b2db      	uxtb	r3, r3
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b01      	cmp	r3, #1
 8000814:	d102      	bne.n	800081c <HAL_RCC_OscConfig+0x218>
 8000816:	4b47      	ldr	r3, [pc, #284]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	e015      	b.n	8000848 <HAL_RCC_OscConfig+0x244>
 800081c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000820:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000824:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000828:	fa93 f3a3 	rbit	r3, r3
 800082c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000830:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000834:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000838:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800083c:	fa93 f3a3 	rbit	r3, r3
 8000840:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000844:	4b3b      	ldr	r3, [pc, #236]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 8000846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000848:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800084c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000850:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000854:	fa92 f2a2 	rbit	r2, r2
 8000858:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800085c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000860:	fab2 f282 	clz	r2, r2
 8000864:	b2d2      	uxtb	r2, r2
 8000866:	f042 0220 	orr.w	r2, r2, #32
 800086a:	b2d2      	uxtb	r2, r2
 800086c:	f002 021f 	and.w	r2, r2, #31
 8000870:	2101      	movs	r1, #1
 8000872:	fa01 f202 	lsl.w	r2, r1, r2
 8000876:	4013      	ands	r3, r2
 8000878:	2b00      	cmp	r3, #0
 800087a:	d0ab      	beq.n	80007d4 <HAL_RCC_OscConfig+0x1d0>
 800087c:	e05d      	b.n	800093a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800087e:	f7ff fdcf 	bl	8000420 <HAL_GetTick>
 8000882:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000886:	e00a      	b.n	800089e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000888:	f7ff fdca 	bl	8000420 <HAL_GetTick>
 800088c:	4602      	mov	r2, r0
 800088e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	2b64      	cmp	r3, #100	; 0x64
 8000896:	d902      	bls.n	800089e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000898:	2303      	movs	r3, #3
 800089a:	f000 bee9 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 800089e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008a2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008a6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80008aa:	fa93 f3a3 	rbit	r3, r3
 80008ae:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80008b2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008b6:	fab3 f383 	clz	r3, r3
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	095b      	lsrs	r3, r3, #5
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d102      	bne.n	80008d0 <HAL_RCC_OscConfig+0x2cc>
 80008ca:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	e015      	b.n	80008fc <HAL_RCC_OscConfig+0x2f8>
 80008d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008d4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008d8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80008dc:	fa93 f3a3 	rbit	r3, r3
 80008e0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80008e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008e8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80008ec:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80008f0:	fa93 f3a3 	rbit	r3, r3
 80008f4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80008f8:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <HAL_RCC_OscConfig+0x330>)
 80008fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000900:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000904:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000908:	fa92 f2a2 	rbit	r2, r2
 800090c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000910:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000914:	fab2 f282 	clz	r2, r2
 8000918:	b2d2      	uxtb	r2, r2
 800091a:	f042 0220 	orr.w	r2, r2, #32
 800091e:	b2d2      	uxtb	r2, r2
 8000920:	f002 021f 	and.w	r2, r2, #31
 8000924:	2101      	movs	r1, #1
 8000926:	fa01 f202 	lsl.w	r2, r1, r2
 800092a:	4013      	ands	r3, r2
 800092c:	2b00      	cmp	r3, #0
 800092e:	d1ab      	bne.n	8000888 <HAL_RCC_OscConfig+0x284>
 8000930:	e003      	b.n	800093a <HAL_RCC_OscConfig+0x336>
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800093a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800093e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	2b00      	cmp	r3, #0
 800094c:	f000 817d 	beq.w	8000c4a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000950:	4ba6      	ldr	r3, [pc, #664]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	f003 030c 	and.w	r3, r3, #12
 8000958:	2b00      	cmp	r3, #0
 800095a:	d00b      	beq.n	8000974 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800095c:	4ba3      	ldr	r3, [pc, #652]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	f003 030c 	and.w	r3, r3, #12
 8000964:	2b08      	cmp	r3, #8
 8000966:	d172      	bne.n	8000a4e <HAL_RCC_OscConfig+0x44a>
 8000968:	4ba0      	ldr	r3, [pc, #640]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d16c      	bne.n	8000a4e <HAL_RCC_OscConfig+0x44a>
 8000974:	2302      	movs	r3, #2
 8000976:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800097e:	fa93 f3a3 	rbit	r3, r3
 8000982:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000986:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800098a:	fab3 f383 	clz	r3, r3
 800098e:	b2db      	uxtb	r3, r3
 8000990:	095b      	lsrs	r3, r3, #5
 8000992:	b2db      	uxtb	r3, r3
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b01      	cmp	r3, #1
 800099c:	d102      	bne.n	80009a4 <HAL_RCC_OscConfig+0x3a0>
 800099e:	4b93      	ldr	r3, [pc, #588]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	e013      	b.n	80009cc <HAL_RCC_OscConfig+0x3c8>
 80009a4:	2302      	movs	r3, #2
 80009a6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009aa:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80009ae:	fa93 f3a3 	rbit	r3, r3
 80009b2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80009b6:	2302      	movs	r3, #2
 80009b8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80009bc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80009c0:	fa93 f3a3 	rbit	r3, r3
 80009c4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80009c8:	4b88      	ldr	r3, [pc, #544]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 80009ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009cc:	2202      	movs	r2, #2
 80009ce:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80009d2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80009d6:	fa92 f2a2 	rbit	r2, r2
 80009da:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80009de:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80009e2:	fab2 f282 	clz	r2, r2
 80009e6:	b2d2      	uxtb	r2, r2
 80009e8:	f042 0220 	orr.w	r2, r2, #32
 80009ec:	b2d2      	uxtb	r2, r2
 80009ee:	f002 021f 	and.w	r2, r2, #31
 80009f2:	2101      	movs	r1, #1
 80009f4:	fa01 f202 	lsl.w	r2, r1, r2
 80009f8:	4013      	ands	r3, r2
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00a      	beq.n	8000a14 <HAL_RCC_OscConfig+0x410>
 80009fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	691b      	ldr	r3, [r3, #16]
 8000a0a:	2b01      	cmp	r3, #1
 8000a0c:	d002      	beq.n	8000a14 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	f000 be2e 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a14:	4b75      	ldr	r3, [pc, #468]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	695b      	ldr	r3, [r3, #20]
 8000a28:	21f8      	movs	r1, #248	; 0xf8
 8000a2a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a2e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000a32:	fa91 f1a1 	rbit	r1, r1
 8000a36:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000a3a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000a3e:	fab1 f181 	clz	r1, r1
 8000a42:	b2c9      	uxtb	r1, r1
 8000a44:	408b      	lsls	r3, r1
 8000a46:	4969      	ldr	r1, [pc, #420]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a4c:	e0fd      	b.n	8000c4a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	f000 8088 	beq.w	8000b70 <HAL_RCC_OscConfig+0x56c>
 8000a60:	2301      	movs	r3, #1
 8000a62:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a66:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000a6a:	fa93 f3a3 	rbit	r3, r3
 8000a6e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000a72:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a76:	fab3 f383 	clz	r3, r3
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a80:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	461a      	mov	r2, r3
 8000a88:	2301      	movs	r3, #1
 8000a8a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a8c:	f7ff fcc8 	bl	8000420 <HAL_GetTick>
 8000a90:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a94:	e00a      	b.n	8000aac <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a96:	f7ff fcc3 	bl	8000420 <HAL_GetTick>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	d902      	bls.n	8000aac <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	f000 bde2 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 8000aac:	2302      	movs	r3, #2
 8000aae:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ab2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000ab6:	fa93 f3a3 	rbit	r3, r3
 8000aba:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000abe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac2:	fab3 f383 	clz	r3, r3
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	095b      	lsrs	r3, r3, #5
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d102      	bne.n	8000adc <HAL_RCC_OscConfig+0x4d8>
 8000ad6:	4b45      	ldr	r3, [pc, #276]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	e013      	b.n	8000b04 <HAL_RCC_OscConfig+0x500>
 8000adc:	2302      	movs	r3, #2
 8000ade:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ae2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000ae6:	fa93 f3a3 	rbit	r3, r3
 8000aea:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000aee:	2302      	movs	r3, #2
 8000af0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000af4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000af8:	fa93 f3a3 	rbit	r3, r3
 8000afc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000b00:	4b3a      	ldr	r3, [pc, #232]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b04:	2202      	movs	r2, #2
 8000b06:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000b0a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000b0e:	fa92 f2a2 	rbit	r2, r2
 8000b12:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000b16:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000b1a:	fab2 f282 	clz	r2, r2
 8000b1e:	b2d2      	uxtb	r2, r2
 8000b20:	f042 0220 	orr.w	r2, r2, #32
 8000b24:	b2d2      	uxtb	r2, r2
 8000b26:	f002 021f 	and.w	r2, r2, #31
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b30:	4013      	ands	r3, r2
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d0af      	beq.n	8000a96 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b36:	4b2d      	ldr	r3, [pc, #180]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	695b      	ldr	r3, [r3, #20]
 8000b4a:	21f8      	movs	r1, #248	; 0xf8
 8000b4c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b50:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000b54:	fa91 f1a1 	rbit	r1, r1
 8000b58:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000b5c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000b60:	fab1 f181 	clz	r1, r1
 8000b64:	b2c9      	uxtb	r1, r1
 8000b66:	408b      	lsls	r3, r1
 8000b68:	4920      	ldr	r1, [pc, #128]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	600b      	str	r3, [r1, #0]
 8000b6e:	e06c      	b.n	8000c4a <HAL_RCC_OscConfig+0x646>
 8000b70:	2301      	movs	r3, #1
 8000b72:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b76:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000b7a:	fa93 f3a3 	rbit	r3, r3
 8000b7e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000b82:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b86:	fab3 f383 	clz	r3, r3
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000b90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	461a      	mov	r2, r3
 8000b98:	2300      	movs	r3, #0
 8000b9a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b9c:	f7ff fc40 	bl	8000420 <HAL_GetTick>
 8000ba0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ba4:	e00a      	b.n	8000bbc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ba6:	f7ff fc3b 	bl	8000420 <HAL_GetTick>
 8000baa:	4602      	mov	r2, r0
 8000bac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d902      	bls.n	8000bbc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	f000 bd5a 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bc2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000bc6:	fa93 f3a3 	rbit	r3, r3
 8000bca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8000bce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bd2:	fab3 f383 	clz	r3, r3
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	095b      	lsrs	r3, r3, #5
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	f043 0301 	orr.w	r3, r3, #1
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d104      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x5ec>
 8000be6:	4b01      	ldr	r3, [pc, #4]	; (8000bec <HAL_RCC_OscConfig+0x5e8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	e015      	b.n	8000c18 <HAL_RCC_OscConfig+0x614>
 8000bec:	40021000 	.word	0x40021000
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000bfa:	fa93 f3a3 	rbit	r3, r3
 8000bfe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000c02:	2302      	movs	r3, #2
 8000c04:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000c08:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000c0c:	fa93 f3a3 	rbit	r3, r3
 8000c10:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8000c14:	4bc8      	ldr	r3, [pc, #800]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c18:	2202      	movs	r2, #2
 8000c1a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8000c1e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000c22:	fa92 f2a2 	rbit	r2, r2
 8000c26:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8000c2a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	f042 0220 	orr.w	r2, r2, #32
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	f002 021f 	and.w	r2, r2, #31
 8000c3e:	2101      	movs	r1, #1
 8000c40:	fa01 f202 	lsl.w	r2, r1, r2
 8000c44:	4013      	ands	r3, r2
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d1ad      	bne.n	8000ba6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f000 8110 	beq.w	8000e80 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d079      	beq.n	8000d64 <HAL_RCC_OscConfig+0x760>
 8000c70:	2301      	movs	r3, #1
 8000c72:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c76:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c7a:	fa93 f3a3 	rbit	r3, r3
 8000c7e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8000c82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c86:	fab3 f383 	clz	r3, r3
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4bab      	ldr	r3, [pc, #684]	; (8000f3c <HAL_RCC_OscConfig+0x938>)
 8000c90:	4413      	add	r3, r2
 8000c92:	009b      	lsls	r3, r3, #2
 8000c94:	461a      	mov	r2, r3
 8000c96:	2301      	movs	r3, #1
 8000c98:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c9a:	f7ff fbc1 	bl	8000420 <HAL_GetTick>
 8000c9e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ca2:	e00a      	b.n	8000cba <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ca4:	f7ff fbbc 	bl	8000420 <HAL_GetTick>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	2b02      	cmp	r3, #2
 8000cb2:	d902      	bls.n	8000cba <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	f000 bcdb 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 8000cba:	2302      	movs	r3, #2
 8000cbc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000cc4:	fa93 f3a3 	rbit	r3, r3
 8000cc8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cd0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cdc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	fa93 f2a3 	rbit	r2, r3
 8000ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000cf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	fa93 f2a3 	rbit	r2, r3
 8000d0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d0e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000d12:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d14:	4b88      	ldr	r3, [pc, #544]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000d16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d1c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000d20:	2102      	movs	r1, #2
 8000d22:	6019      	str	r1, [r3, #0]
 8000d24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d28:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	fa93 f1a3 	rbit	r1, r3
 8000d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d36:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8000d3a:	6019      	str	r1, [r3, #0]
  return result;
 8000d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d40:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	fab3 f383 	clz	r3, r3
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	f003 031f 	and.w	r3, r3, #31
 8000d56:	2101      	movs	r1, #1
 8000d58:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d0a0      	beq.n	8000ca4 <HAL_RCC_OscConfig+0x6a0>
 8000d62:	e08d      	b.n	8000e80 <HAL_RCC_OscConfig+0x87c>
 8000d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d68:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d74:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	fa93 f2a3 	rbit	r2, r3
 8000d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d82:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8000d86:	601a      	str	r2, [r3, #0]
  return result;
 8000d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d8c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8000d90:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d92:	fab3 f383 	clz	r3, r3
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b68      	ldr	r3, [pc, #416]	; (8000f3c <HAL_RCC_OscConfig+0x938>)
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	461a      	mov	r2, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da6:	f7ff fb3b 	bl	8000420 <HAL_GetTick>
 8000daa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dae:	e00a      	b.n	8000dc6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000db0:	f7ff fb36 	bl	8000420 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d902      	bls.n	8000dc6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	f000 bc55 	b.w	8001670 <HAL_RCC_OscConfig+0x106c>
 8000dc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dca:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000dce:	2202      	movs	r2, #2
 8000dd0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dd6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	fa93 f2a3 	rbit	r2, r3
 8000de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000de4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000df2:	2202      	movs	r2, #2
 8000df4:	601a      	str	r2, [r3, #0]
 8000df6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000dfa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	fa93 f2a3 	rbit	r2, r3
 8000e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e08:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000e0c:	601a      	str	r2, [r3, #0]
 8000e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e12:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000e16:	2202      	movs	r2, #2
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	fa93 f2a3 	rbit	r2, r3
 8000e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e2c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000e30:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e32:	4b41      	ldr	r3, [pc, #260]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000e34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e3a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000e3e:	2102      	movs	r1, #2
 8000e40:	6019      	str	r1, [r3, #0]
 8000e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e46:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	fa93 f1a3 	rbit	r1, r3
 8000e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e54:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000e58:	6019      	str	r1, [r3, #0]
  return result;
 8000e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e5e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	fab3 f383 	clz	r3, r3
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	f003 031f 	and.w	r3, r3, #31
 8000e74:	2101      	movs	r1, #1
 8000e76:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d197      	bne.n	8000db0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0304 	and.w	r3, r3, #4
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	f000 81a1 	beq.w	80011d8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e9c:	4b26      	ldr	r3, [pc, #152]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000e9e:	69db      	ldr	r3, [r3, #28]
 8000ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d116      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000eaa:	69db      	ldr	r3, [r3, #28]
 8000eac:	4a22      	ldr	r2, [pc, #136]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000eae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb2:	61d3      	str	r3, [r2, #28]
 8000eb4:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000eb6:	69db      	ldr	r3, [r3, #28]
 8000eb8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000ebc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ec0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8000ec4:	601a      	str	r2, [r3, #0]
 8000ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000eca:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8000ece:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed6:	4b1a      	ldr	r3, [pc, #104]	; (8000f40 <HAL_RCC_OscConfig+0x93c>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d11a      	bne.n	8000f18 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ee2:	4b17      	ldr	r3, [pc, #92]	; (8000f40 <HAL_RCC_OscConfig+0x93c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a16      	ldr	r2, [pc, #88]	; (8000f40 <HAL_RCC_OscConfig+0x93c>)
 8000ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eee:	f7ff fa97 	bl	8000420 <HAL_GetTick>
 8000ef2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef6:	e009      	b.n	8000f0c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef8:	f7ff fa92 	bl	8000420 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f02:	1ad3      	subs	r3, r2, r3
 8000f04:	2b64      	cmp	r3, #100	; 0x64
 8000f06:	d901      	bls.n	8000f0c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e3b1      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <HAL_RCC_OscConfig+0x93c>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d0ef      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f1c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	2b01      	cmp	r3, #1
 8000f26:	d10d      	bne.n	8000f44 <HAL_RCC_OscConfig+0x940>
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000f2a:	6a1b      	ldr	r3, [r3, #32]
 8000f2c:	4a02      	ldr	r2, [pc, #8]	; (8000f38 <HAL_RCC_OscConfig+0x934>)
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	6213      	str	r3, [r2, #32]
 8000f34:	e03c      	b.n	8000fb0 <HAL_RCC_OscConfig+0x9ac>
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	10908120 	.word	0x10908120
 8000f40:	40007000 	.word	0x40007000
 8000f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d10c      	bne.n	8000f6e <HAL_RCC_OscConfig+0x96a>
 8000f54:	4bc1      	ldr	r3, [pc, #772]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f56:	6a1b      	ldr	r3, [r3, #32]
 8000f58:	4ac0      	ldr	r2, [pc, #768]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f5a:	f023 0301 	bic.w	r3, r3, #1
 8000f5e:	6213      	str	r3, [r2, #32]
 8000f60:	4bbe      	ldr	r3, [pc, #760]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f62:	6a1b      	ldr	r3, [r3, #32]
 8000f64:	4abd      	ldr	r2, [pc, #756]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f66:	f023 0304 	bic.w	r3, r3, #4
 8000f6a:	6213      	str	r3, [r2, #32]
 8000f6c:	e020      	b.n	8000fb0 <HAL_RCC_OscConfig+0x9ac>
 8000f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	2b05      	cmp	r3, #5
 8000f7c:	d10c      	bne.n	8000f98 <HAL_RCC_OscConfig+0x994>
 8000f7e:	4bb7      	ldr	r3, [pc, #732]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f80:	6a1b      	ldr	r3, [r3, #32]
 8000f82:	4ab6      	ldr	r2, [pc, #728]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	6213      	str	r3, [r2, #32]
 8000f8a:	4bb4      	ldr	r3, [pc, #720]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f8c:	6a1b      	ldr	r3, [r3, #32]
 8000f8e:	4ab3      	ldr	r2, [pc, #716]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6213      	str	r3, [r2, #32]
 8000f96:	e00b      	b.n	8000fb0 <HAL_RCC_OscConfig+0x9ac>
 8000f98:	4bb0      	ldr	r3, [pc, #704]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f9a:	6a1b      	ldr	r3, [r3, #32]
 8000f9c:	4aaf      	ldr	r2, [pc, #700]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000f9e:	f023 0301 	bic.w	r3, r3, #1
 8000fa2:	6213      	str	r3, [r2, #32]
 8000fa4:	4bad      	ldr	r3, [pc, #692]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000fa6:	6a1b      	ldr	r3, [r3, #32]
 8000fa8:	4aac      	ldr	r2, [pc, #688]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8000faa:	f023 0304 	bic.w	r3, r3, #4
 8000fae:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fb4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f000 8081 	beq.w	80010c4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fc2:	f7ff fa2d 	bl	8000420 <HAL_GetTick>
 8000fc6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fca:	e00b      	b.n	8000fe4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000fcc:	f7ff fa28 	bl	8000420 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d901      	bls.n	8000fe4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e345      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
 8000fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fe8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000fec:	2202      	movs	r2, #2
 8000fee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000ff4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	fa93 f2a3 	rbit	r2, r3
 8000ffe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001002:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800100c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001010:	2202      	movs	r2, #2
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001018:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	fa93 f2a3 	rbit	r2, r3
 8001022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001026:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800102a:	601a      	str	r2, [r3, #0]
  return result;
 800102c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001030:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001034:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001036:	fab3 f383 	clz	r3, r3
 800103a:	b2db      	uxtb	r3, r3
 800103c:	095b      	lsrs	r3, r3, #5
 800103e:	b2db      	uxtb	r3, r3
 8001040:	f043 0302 	orr.w	r3, r3, #2
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b02      	cmp	r3, #2
 8001048:	d102      	bne.n	8001050 <HAL_RCC_OscConfig+0xa4c>
 800104a:	4b84      	ldr	r3, [pc, #528]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	e013      	b.n	8001078 <HAL_RCC_OscConfig+0xa74>
 8001050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001054:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001058:	2202      	movs	r2, #2
 800105a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800105c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001060:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	fa93 f2a3 	rbit	r2, r3
 800106a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800106e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	4b79      	ldr	r3, [pc, #484]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8001076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001078:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800107c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8001080:	2102      	movs	r1, #2
 8001082:	6011      	str	r1, [r2, #0]
 8001084:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001088:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800108c:	6812      	ldr	r2, [r2, #0]
 800108e:	fa92 f1a2 	rbit	r1, r2
 8001092:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001096:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800109a:	6011      	str	r1, [r2, #0]
  return result;
 800109c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80010a0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80010a4:	6812      	ldr	r2, [r2, #0]
 80010a6:	fab2 f282 	clz	r2, r2
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010b0:	b2d2      	uxtb	r2, r2
 80010b2:	f002 021f 	and.w	r2, r2, #31
 80010b6:	2101      	movs	r1, #1
 80010b8:	fa01 f202 	lsl.w	r2, r1, r2
 80010bc:	4013      	ands	r3, r2
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d084      	beq.n	8000fcc <HAL_RCC_OscConfig+0x9c8>
 80010c2:	e07f      	b.n	80011c4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010c4:	f7ff f9ac 	bl	8000420 <HAL_GetTick>
 80010c8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010cc:	e00b      	b.n	80010e6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ce:	f7ff f9a7 	bl	8000420 <HAL_GetTick>
 80010d2:	4602      	mov	r2, r0
 80010d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	f241 3288 	movw	r2, #5000	; 0x1388
 80010de:	4293      	cmp	r3, r2
 80010e0:	d901      	bls.n	80010e6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e2c4      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
 80010e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ea:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80010ee:	2202      	movs	r2, #2
 80010f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010f6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	fa93 f2a3 	rbit	r2, r3
 8001100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001104:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800110e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001112:	2202      	movs	r2, #2
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800111a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	fa93 f2a3 	rbit	r2, r3
 8001124:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001128:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800112c:	601a      	str	r2, [r3, #0]
  return result;
 800112e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001132:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001136:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001138:	fab3 f383 	clz	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	095b      	lsrs	r3, r3, #5
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f043 0302 	orr.w	r3, r3, #2
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d102      	bne.n	8001152 <HAL_RCC_OscConfig+0xb4e>
 800114c:	4b43      	ldr	r3, [pc, #268]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 800114e:	6a1b      	ldr	r3, [r3, #32]
 8001150:	e013      	b.n	800117a <HAL_RCC_OscConfig+0xb76>
 8001152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001156:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800115a:	2202      	movs	r2, #2
 800115c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001162:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	fa93 f2a3 	rbit	r2, r3
 800116c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001170:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	4b39      	ldr	r3, [pc, #228]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 8001178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800117e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001182:	2102      	movs	r1, #2
 8001184:	6011      	str	r1, [r2, #0]
 8001186:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800118a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800118e:	6812      	ldr	r2, [r2, #0]
 8001190:	fa92 f1a2 	rbit	r1, r2
 8001194:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001198:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800119c:	6011      	str	r1, [r2, #0]
  return result;
 800119e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80011a2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	fab2 f282 	clz	r2, r2
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	f002 021f 	and.w	r2, r2, #31
 80011b8:	2101      	movs	r1, #1
 80011ba:	fa01 f202 	lsl.w	r2, r1, r2
 80011be:	4013      	ands	r3, r2
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d184      	bne.n	80010ce <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011c4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d105      	bne.n	80011d8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011cc:	4b23      	ldr	r3, [pc, #140]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 80011ce:	69db      	ldr	r3, [r3, #28]
 80011d0:	4a22      	ldr	r2, [pc, #136]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 80011d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011d6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 8242 	beq.w	800166e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011ea:	4b1c      	ldr	r3, [pc, #112]	; (800125c <HAL_RCC_OscConfig+0xc58>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b08      	cmp	r3, #8
 80011f4:	f000 8213 	beq.w	800161e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	2b02      	cmp	r3, #2
 8001206:	f040 8162 	bne.w	80014ce <HAL_RCC_OscConfig+0xeca>
 800120a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800120e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001212:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001216:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800121c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	fa93 f2a3 	rbit	r2, r3
 8001226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800122e:	601a      	str	r2, [r3, #0]
  return result;
 8001230:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001234:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001238:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123a:	fab3 f383 	clz	r3, r3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001244:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	461a      	mov	r2, r3
 800124c:	2300      	movs	r3, #0
 800124e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001250:	f7ff f8e6 	bl	8000420 <HAL_GetTick>
 8001254:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001258:	e00c      	b.n	8001274 <HAL_RCC_OscConfig+0xc70>
 800125a:	bf00      	nop
 800125c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001260:	f7ff f8de 	bl	8000420 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	2b02      	cmp	r3, #2
 800126e:	d901      	bls.n	8001274 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001270:	2303      	movs	r3, #3
 8001272:	e1fd      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
 8001274:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001278:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800127c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001280:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001286:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	fa93 f2a3 	rbit	r2, r3
 8001290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001294:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001298:	601a      	str	r2, [r3, #0]
  return result;
 800129a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80012a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a4:	fab3 f383 	clz	r3, r3
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	095b      	lsrs	r3, r3, #5
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d102      	bne.n	80012be <HAL_RCC_OscConfig+0xcba>
 80012b8:	4bb0      	ldr	r3, [pc, #704]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	e027      	b.n	800130e <HAL_RCC_OscConfig+0xd0a>
 80012be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012c2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80012c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012d0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	fa93 f2a3 	rbit	r2, r3
 80012da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012de:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80012ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012f6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	fa93 f2a3 	rbit	r2, r3
 8001300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001304:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	4b9c      	ldr	r3, [pc, #624]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 800130c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001312:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001316:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800131a:	6011      	str	r1, [r2, #0]
 800131c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001320:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	fa92 f1a2 	rbit	r1, r2
 800132a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800132e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001332:	6011      	str	r1, [r2, #0]
  return result;
 8001334:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001338:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	fab2 f282 	clz	r2, r2
 8001342:	b2d2      	uxtb	r2, r2
 8001344:	f042 0220 	orr.w	r2, r2, #32
 8001348:	b2d2      	uxtb	r2, r2
 800134a:	f002 021f 	and.w	r2, r2, #31
 800134e:	2101      	movs	r1, #1
 8001350:	fa01 f202 	lsl.w	r2, r1, r2
 8001354:	4013      	ands	r3, r2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d182      	bne.n	8001260 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800135a:	4b88      	ldr	r3, [pc, #544]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001362:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001366:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800136e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001372:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	430b      	orrs	r3, r1
 800137c:	497f      	ldr	r1, [pc, #508]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 800137e:	4313      	orrs	r3, r2
 8001380:	604b      	str	r3, [r1, #4]
 8001382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001386:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800138a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800138e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001394:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	fa93 f2a3 	rbit	r2, r3
 800139e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80013a6:	601a      	str	r2, [r3, #0]
  return result;
 80013a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ac:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80013b0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b2:	fab3 f383 	clz	r3, r3
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	461a      	mov	r2, r3
 80013c4:	2301      	movs	r3, #1
 80013c6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c8:	f7ff f82a 	bl	8000420 <HAL_GetTick>
 80013cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013d0:	e009      	b.n	80013e6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d2:	f7ff f825 	bl	8000420 <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e144      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
 80013e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013ea:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80013ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013f8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	fa93 f2a3 	rbit	r2, r3
 8001402:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001406:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800140a:	601a      	str	r2, [r3, #0]
  return result;
 800140c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001410:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001414:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001416:	fab3 f383 	clz	r3, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	095b      	lsrs	r3, r3, #5
 800141e:	b2db      	uxtb	r3, r3
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	b2db      	uxtb	r3, r3
 8001426:	2b01      	cmp	r3, #1
 8001428:	d102      	bne.n	8001430 <HAL_RCC_OscConfig+0xe2c>
 800142a:	4b54      	ldr	r3, [pc, #336]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	e027      	b.n	8001480 <HAL_RCC_OscConfig+0xe7c>
 8001430:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001434:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001438:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800143c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001442:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	fa93 f2a3 	rbit	r2, r3
 800144c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001450:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800145e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001468:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	fa93 f2a3 	rbit	r2, r3
 8001472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001476:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	4b3f      	ldr	r3, [pc, #252]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 800147e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001480:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001484:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001488:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800148c:	6011      	str	r1, [r2, #0]
 800148e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001492:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001496:	6812      	ldr	r2, [r2, #0]
 8001498:	fa92 f1a2 	rbit	r1, r2
 800149c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80014a0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80014a4:	6011      	str	r1, [r2, #0]
  return result;
 80014a6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80014aa:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80014ae:	6812      	ldr	r2, [r2, #0]
 80014b0:	fab2 f282 	clz	r2, r2
 80014b4:	b2d2      	uxtb	r2, r2
 80014b6:	f042 0220 	orr.w	r2, r2, #32
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	f002 021f 	and.w	r2, r2, #31
 80014c0:	2101      	movs	r1, #1
 80014c2:	fa01 f202 	lsl.w	r2, r1, r2
 80014c6:	4013      	ands	r3, r2
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d082      	beq.n	80013d2 <HAL_RCC_OscConfig+0xdce>
 80014cc:	e0cf      	b.n	800166e <HAL_RCC_OscConfig+0x106a>
 80014ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80014d6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014e0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	fa93 f2a3 	rbit	r2, r3
 80014ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014ee:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80014f2:	601a      	str	r2, [r3, #0]
  return result;
 80014f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014f8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80014fc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fe:	fab3 f383 	clz	r3, r3
 8001502:	b2db      	uxtb	r3, r3
 8001504:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001508:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	461a      	mov	r2, r3
 8001510:	2300      	movs	r3, #0
 8001512:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001514:	f7fe ff84 	bl	8000420 <HAL_GetTick>
 8001518:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800151c:	e009      	b.n	8001532 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151e:	f7fe ff7f 	bl	8000420 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e09e      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
 8001532:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001536:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800153a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800153e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001540:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001544:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	fa93 f2a3 	rbit	r2, r3
 800154e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001552:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001556:	601a      	str	r2, [r3, #0]
  return result;
 8001558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800155c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001560:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001562:	fab3 f383 	clz	r3, r3
 8001566:	b2db      	uxtb	r3, r3
 8001568:	095b      	lsrs	r3, r3, #5
 800156a:	b2db      	uxtb	r3, r3
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d104      	bne.n	8001580 <HAL_RCC_OscConfig+0xf7c>
 8001576:	4b01      	ldr	r3, [pc, #4]	; (800157c <HAL_RCC_OscConfig+0xf78>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	e029      	b.n	80015d0 <HAL_RCC_OscConfig+0xfcc>
 800157c:	40021000 	.word	0x40021000
 8001580:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001584:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001588:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800158c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001592:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	fa93 f2a3 	rbit	r2, r3
 800159c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015aa:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80015ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	fa93 f2a3 	rbit	r2, r3
 80015c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	4b2b      	ldr	r3, [pc, #172]	; (800167c <HAL_RCC_OscConfig+0x1078>)
 80015ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015d4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80015d8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80015dc:	6011      	str	r1, [r2, #0]
 80015de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015e2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80015e6:	6812      	ldr	r2, [r2, #0]
 80015e8:	fa92 f1a2 	rbit	r1, r2
 80015ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015f0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80015f4:	6011      	str	r1, [r2, #0]
  return result;
 80015f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015fa:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80015fe:	6812      	ldr	r2, [r2, #0]
 8001600:	fab2 f282 	clz	r2, r2
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	f042 0220 	orr.w	r2, r2, #32
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	f002 021f 	and.w	r2, r2, #31
 8001610:	2101      	movs	r1, #1
 8001612:	fa01 f202 	lsl.w	r2, r1, r2
 8001616:	4013      	ands	r3, r2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d180      	bne.n	800151e <HAL_RCC_OscConfig+0xf1a>
 800161c:	e027      	b.n	800166e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800161e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001622:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d101      	bne.n	8001632 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e01e      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001632:	4b12      	ldr	r3, [pc, #72]	; (800167c <HAL_RCC_OscConfig+0x1078>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800163a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800163e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001642:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001646:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	6a1b      	ldr	r3, [r3, #32]
 800164e:	429a      	cmp	r2, r3
 8001650:	d10b      	bne.n	800166a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001652:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001656:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800165a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800165e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001666:	429a      	cmp	r2, r3
 8001668:	d001      	beq.n	800166e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000

08001680 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b09e      	sub	sp, #120	; 0x78
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d101      	bne.n	8001698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e162      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001698:	4b90      	ldr	r3, [pc, #576]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0307 	and.w	r3, r3, #7
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d910      	bls.n	80016c8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a6:	4b8d      	ldr	r3, [pc, #564]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f023 0207 	bic.w	r2, r3, #7
 80016ae:	498b      	ldr	r1, [pc, #556]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	4b89      	ldr	r3, [pc, #548]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d001      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e14a      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d008      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d4:	4b82      	ldr	r3, [pc, #520]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	497f      	ldr	r1, [pc, #508]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f000 80dc 	beq.w	80018ac <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d13c      	bne.n	8001776 <HAL_RCC_ClockConfig+0xf6>
 80016fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001700:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001702:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001704:	fa93 f3a3 	rbit	r3, r3
 8001708:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800170a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170c:	fab3 f383 	clz	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b01      	cmp	r3, #1
 800171e:	d102      	bne.n	8001726 <HAL_RCC_ClockConfig+0xa6>
 8001720:	4b6f      	ldr	r3, [pc, #444]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	e00f      	b.n	8001746 <HAL_RCC_ClockConfig+0xc6>
 8001726:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800172a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800172e:	fa93 f3a3 	rbit	r3, r3
 8001732:	667b      	str	r3, [r7, #100]	; 0x64
 8001734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001738:	663b      	str	r3, [r7, #96]	; 0x60
 800173a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001742:	4b67      	ldr	r3, [pc, #412]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800174a:	65ba      	str	r2, [r7, #88]	; 0x58
 800174c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800174e:	fa92 f2a2 	rbit	r2, r2
 8001752:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001754:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001756:	fab2 f282 	clz	r2, r2
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	f042 0220 	orr.w	r2, r2, #32
 8001760:	b2d2      	uxtb	r2, r2
 8001762:	f002 021f 	and.w	r2, r2, #31
 8001766:	2101      	movs	r1, #1
 8001768:	fa01 f202 	lsl.w	r2, r1, r2
 800176c:	4013      	ands	r3, r2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d17b      	bne.n	800186a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e0f3      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2b02      	cmp	r3, #2
 800177c:	d13c      	bne.n	80017f8 <HAL_RCC_ClockConfig+0x178>
 800177e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001782:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001786:	fa93 f3a3 	rbit	r3, r3
 800178a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800178c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800178e:	fab3 f383 	clz	r3, r3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	095b      	lsrs	r3, r3, #5
 8001796:	b2db      	uxtb	r3, r3
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	b2db      	uxtb	r3, r3
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d102      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x128>
 80017a2:	4b4f      	ldr	r3, [pc, #316]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	e00f      	b.n	80017c8 <HAL_RCC_ClockConfig+0x148>
 80017a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017ac:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	647b      	str	r3, [r7, #68]	; 0x44
 80017b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017ba:	643b      	str	r3, [r7, #64]	; 0x40
 80017bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80017be:	fa93 f3a3 	rbit	r3, r3
 80017c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80017c4:	4b46      	ldr	r3, [pc, #280]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017cc:	63ba      	str	r2, [r7, #56]	; 0x38
 80017ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017d0:	fa92 f2a2 	rbit	r2, r2
 80017d4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80017d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017d8:	fab2 f282 	clz	r2, r2
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	f042 0220 	orr.w	r2, r2, #32
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	f002 021f 	and.w	r2, r2, #31
 80017e8:	2101      	movs	r1, #1
 80017ea:	fa01 f202 	lsl.w	r2, r1, r2
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d13a      	bne.n	800186a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e0b2      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
 80017f8:	2302      	movs	r3, #2
 80017fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017fe:	fa93 f3a3 	rbit	r3, r3
 8001802:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001806:	fab3 f383 	clz	r3, r3
 800180a:	b2db      	uxtb	r3, r3
 800180c:	095b      	lsrs	r3, r3, #5
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b01      	cmp	r3, #1
 8001818:	d102      	bne.n	8001820 <HAL_RCC_ClockConfig+0x1a0>
 800181a:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	e00d      	b.n	800183c <HAL_RCC_ClockConfig+0x1bc>
 8001820:	2302      	movs	r3, #2
 8001822:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001826:	fa93 f3a3 	rbit	r3, r3
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
 800182c:	2302      	movs	r3, #2
 800182e:	623b      	str	r3, [r7, #32]
 8001830:	6a3b      	ldr	r3, [r7, #32]
 8001832:	fa93 f3a3 	rbit	r3, r3
 8001836:	61fb      	str	r3, [r7, #28]
 8001838:	4b29      	ldr	r3, [pc, #164]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 800183a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183c:	2202      	movs	r2, #2
 800183e:	61ba      	str	r2, [r7, #24]
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	fa92 f2a2 	rbit	r2, r2
 8001846:	617a      	str	r2, [r7, #20]
  return result;
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	fab2 f282 	clz	r2, r2
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	f042 0220 	orr.w	r2, r2, #32
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	f002 021f 	and.w	r2, r2, #31
 800185a:	2101      	movs	r1, #1
 800185c:	fa01 f202 	lsl.w	r2, r1, r2
 8001860:	4013      	ands	r3, r2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e079      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186a:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f023 0203 	bic.w	r2, r3, #3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	491a      	ldr	r1, [pc, #104]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800187c:	f7fe fdd0 	bl	8000420 <HAL_GetTick>
 8001880:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001882:	e00a      	b.n	800189a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001884:	f7fe fdcc 	bl	8000420 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001892:	4293      	cmp	r3, r2
 8001894:	d901      	bls.n	800189a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e061      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189a:	4b11      	ldr	r3, [pc, #68]	; (80018e0 <HAL_RCC_ClockConfig+0x260>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 020c 	and.w	r2, r3, #12
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d1eb      	bne.n	8001884 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d214      	bcs.n	80018e4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f023 0207 	bic.w	r2, r3, #7
 80018c2:	4906      	ldr	r1, [pc, #24]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ca:	4b04      	ldr	r3, [pc, #16]	; (80018dc <HAL_RCC_ClockConfig+0x25c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e040      	b.n	800195e <HAL_RCC_ClockConfig+0x2de>
 80018dc:	40022000 	.word	0x40022000
 80018e0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f0:	4b1d      	ldr	r3, [pc, #116]	; (8001968 <HAL_RCC_ClockConfig+0x2e8>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	491a      	ldr	r1, [pc, #104]	; (8001968 <HAL_RCC_ClockConfig+0x2e8>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800190e:	4b16      	ldr	r3, [pc, #88]	; (8001968 <HAL_RCC_ClockConfig+0x2e8>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4912      	ldr	r1, [pc, #72]	; (8001968 <HAL_RCC_ClockConfig+0x2e8>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001922:	f000 f829 	bl	8001978 <HAL_RCC_GetSysClockFreq>
 8001926:	4601      	mov	r1, r0
 8001928:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <HAL_RCC_ClockConfig+0x2e8>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001930:	22f0      	movs	r2, #240	; 0xf0
 8001932:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	fa92 f2a2 	rbit	r2, r2
 800193a:	60fa      	str	r2, [r7, #12]
  return result;
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	fab2 f282 	clz	r2, r2
 8001942:	b2d2      	uxtb	r2, r2
 8001944:	40d3      	lsrs	r3, r2
 8001946:	4a09      	ldr	r2, [pc, #36]	; (800196c <HAL_RCC_ClockConfig+0x2ec>)
 8001948:	5cd3      	ldrb	r3, [r2, r3]
 800194a:	fa21 f303 	lsr.w	r3, r1, r3
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <HAL_RCC_ClockConfig+0x2f0>)
 8001950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001952:	4b08      	ldr	r3, [pc, #32]	; (8001974 <HAL_RCC_ClockConfig+0x2f4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fd1e 	bl	8000398 <HAL_InitTick>
  
  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3778      	adds	r7, #120	; 0x78
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40021000 	.word	0x40021000
 800196c:	08001abc 	.word	0x08001abc
 8001970:	20000000 	.word	0x20000000
 8001974:	20000004 	.word	0x20000004

08001978 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001978:	b480      	push	{r7}
 800197a:	b08b      	sub	sp, #44	; 0x2c
 800197c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
 8001982:	2300      	movs	r3, #0
 8001984:	61bb      	str	r3, [r7, #24]
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	; 0x24
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800198e:	2300      	movs	r3, #0
 8001990:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001992:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f003 030c 	and.w	r3, r3, #12
 800199e:	2b04      	cmp	r3, #4
 80019a0:	d002      	beq.n	80019a8 <HAL_RCC_GetSysClockFreq+0x30>
 80019a2:	2b08      	cmp	r3, #8
 80019a4:	d003      	beq.n	80019ae <HAL_RCC_GetSysClockFreq+0x36>
 80019a6:	e03c      	b.n	8001a22 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019a8:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 80019aa:	623b      	str	r3, [r7, #32]
      break;
 80019ac:	e03c      	b.n	8001a28 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80019b4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80019b8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	fa92 f2a2 	rbit	r2, r2
 80019c0:	607a      	str	r2, [r7, #4]
  return result;
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	fab2 f282 	clz	r2, r2
 80019c8:	b2d2      	uxtb	r2, r2
 80019ca:	40d3      	lsrs	r3, r2
 80019cc:	4a1c      	ldr	r2, [pc, #112]	; (8001a40 <HAL_RCC_GetSysClockFreq+0xc8>)
 80019ce:	5cd3      	ldrb	r3, [r2, r3]
 80019d0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80019d2:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xc0>)
 80019d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	220f      	movs	r2, #15
 80019dc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	fa92 f2a2 	rbit	r2, r2
 80019e4:	60fa      	str	r2, [r7, #12]
  return result;
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	fab2 f282 	clz	r2, r2
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	40d3      	lsrs	r3, r2
 80019f0:	4a14      	ldr	r2, [pc, #80]	; (8001a44 <HAL_RCC_GetSysClockFreq+0xcc>)
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d008      	beq.n	8001a12 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a00:	4a0e      	ldr	r2, [pc, #56]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	fb02 f303 	mul.w	r3, r2, r3
 8001a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001a10:	e004      	b.n	8001a1c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	4a0c      	ldr	r2, [pc, #48]	; (8001a48 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1e:	623b      	str	r3, [r7, #32]
      break;
 8001a20:	e002      	b.n	8001a28 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001a24:	623b      	str	r3, [r7, #32]
      break;
 8001a26:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a28:	6a3b      	ldr	r3, [r7, #32]
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	372c      	adds	r7, #44	; 0x2c
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	007a1200 	.word	0x007a1200
 8001a40:	08001acc 	.word	0x08001acc
 8001a44:	08001adc 	.word	0x08001adc
 8001a48:	003d0900 	.word	0x003d0900

08001a4c <__libc_init_array>:
 8001a4c:	b570      	push	{r4, r5, r6, lr}
 8001a4e:	4d0d      	ldr	r5, [pc, #52]	; (8001a84 <__libc_init_array+0x38>)
 8001a50:	4c0d      	ldr	r4, [pc, #52]	; (8001a88 <__libc_init_array+0x3c>)
 8001a52:	1b64      	subs	r4, r4, r5
 8001a54:	10a4      	asrs	r4, r4, #2
 8001a56:	2600      	movs	r6, #0
 8001a58:	42a6      	cmp	r6, r4
 8001a5a:	d109      	bne.n	8001a70 <__libc_init_array+0x24>
 8001a5c:	4d0b      	ldr	r5, [pc, #44]	; (8001a8c <__libc_init_array+0x40>)
 8001a5e:	4c0c      	ldr	r4, [pc, #48]	; (8001a90 <__libc_init_array+0x44>)
 8001a60:	f000 f820 	bl	8001aa4 <_init>
 8001a64:	1b64      	subs	r4, r4, r5
 8001a66:	10a4      	asrs	r4, r4, #2
 8001a68:	2600      	movs	r6, #0
 8001a6a:	42a6      	cmp	r6, r4
 8001a6c:	d105      	bne.n	8001a7a <__libc_init_array+0x2e>
 8001a6e:	bd70      	pop	{r4, r5, r6, pc}
 8001a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a74:	4798      	blx	r3
 8001a76:	3601      	adds	r6, #1
 8001a78:	e7ee      	b.n	8001a58 <__libc_init_array+0xc>
 8001a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a7e:	4798      	blx	r3
 8001a80:	3601      	adds	r6, #1
 8001a82:	e7f2      	b.n	8001a6a <__libc_init_array+0x1e>
 8001a84:	08001aec 	.word	0x08001aec
 8001a88:	08001aec 	.word	0x08001aec
 8001a8c:	08001aec 	.word	0x08001aec
 8001a90:	08001af0 	.word	0x08001af0

08001a94 <memset>:
 8001a94:	4402      	add	r2, r0
 8001a96:	4603      	mov	r3, r0
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d100      	bne.n	8001a9e <memset+0xa>
 8001a9c:	4770      	bx	lr
 8001a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8001aa2:	e7f9      	b.n	8001a98 <memset+0x4>

08001aa4 <_init>:
 8001aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aa6:	bf00      	nop
 8001aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001aaa:	bc08      	pop	{r3}
 8001aac:	469e      	mov	lr, r3
 8001aae:	4770      	bx	lr

08001ab0 <_fini>:
 8001ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ab2:	bf00      	nop
 8001ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ab6:	bc08      	pop	{r3}
 8001ab8:	469e      	mov	lr, r3
 8001aba:	4770      	bx	lr
