@W: MT530 :"e:\repos\ecen5863_hw\hw9\hw9p1\hdl\counter.v":30:0:30:5|Found inferred clock counter|clk which controls 9 sequential elements including temp[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
