module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //

    wire [3:0]bcd1,bcd2,bcd3;
   
    bcdcount counter1 (clk, reset, c_enable[0],bcd1);
    bcdcount counter2 (clk, reset, c_enable[1],bcd2);
    bcdcount counter3 (clk, reset, c_enable[2],bcd3);
    
    assign c_enable = {bcd2 == 4'd9 && bcd1 == 4'd9, bcd1 == 4'd9, 1'b1};
    assign OneHertz = {bcd3 == 4'd9 && bcd2 == 4'd9 && bcd1 == 4'd9};

endmodule
