library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

Entity AND3B3 IS
Port (a, b, c : IN std_logic; z : OUT std_logic);
End Entity AND3B3;

Architecture Behavioural OF AND3B3 IS
Begin
   z <= (NOT a) AND (NOT b) AND (NOT c);
End Architecture Behavioural;
