// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "08/24/2018 10:27:29"

// 
// Device: Altera EP4CE30F29C8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Crossbar (
	clk,
	master_req,
	master_addr_0_31,
	master_addr_1_31,
	master_addr_0_0,
	master_addr_0_1,
	master_addr_1_1,
	master_addr_1_0,
	master_addr_0_2,
	master_addr_0_3,
	master_addr_1_3,
	master_addr_1_2,
	master_addr_0_4,
	master_addr_0_5,
	master_addr_1_5,
	master_addr_1_4,
	master_addr_0_6,
	master_addr_0_7,
	master_addr_1_7,
	master_addr_1_6,
	master_addr_0_8,
	master_addr_0_9,
	master_addr_1_9,
	master_addr_1_8,
	master_addr_0_10,
	master_addr_0_11,
	master_addr_1_11,
	master_addr_1_10,
	master_addr_0_12,
	master_addr_0_13,
	master_addr_1_13,
	master_addr_1_12,
	master_addr_0_14,
	master_addr_0_15,
	master_addr_1_15,
	master_addr_1_14,
	master_addr_0_16,
	master_addr_0_17,
	master_addr_1_17,
	master_addr_1_16,
	master_addr_0_18,
	master_addr_0_19,
	master_addr_1_19,
	master_addr_1_18,
	master_addr_0_20,
	master_addr_0_21,
	master_addr_1_21,
	master_addr_1_20,
	master_addr_0_22,
	master_addr_0_23,
	master_addr_1_23,
	master_addr_1_22,
	master_addr_0_24,
	master_addr_0_25,
	master_addr_1_25,
	master_addr_1_24,
	master_addr_0_26,
	master_addr_0_27,
	master_addr_1_27,
	master_addr_1_26,
	master_addr_0_28,
	master_addr_0_29,
	master_addr_1_29,
	master_addr_1_28,
	master_addr_0_30,
	master_addr_1_30,
	master_cmd,
	master_wdata_0_0,
	master_wdata_1_0,
	master_wdata_0_1,
	master_wdata_1_1,
	master_wdata_0_2,
	master_wdata_1_2,
	master_wdata_0_3,
	master_wdata_1_3,
	master_wdata_0_4,
	master_wdata_1_4,
	master_wdata_0_5,
	master_wdata_1_5,
	master_wdata_0_6,
	master_wdata_1_6,
	master_wdata_0_7,
	master_wdata_1_7,
	master_wdata_0_8,
	master_wdata_1_8,
	master_wdata_0_9,
	master_wdata_1_9,
	master_wdata_0_10,
	master_wdata_1_10,
	master_wdata_0_11,
	master_wdata_1_11,
	master_wdata_0_12,
	master_wdata_1_12,
	master_wdata_0_13,
	master_wdata_1_13,
	master_wdata_0_14,
	master_wdata_1_14,
	master_wdata_0_15,
	master_wdata_1_15,
	master_wdata_0_16,
	master_wdata_1_16,
	master_wdata_0_17,
	master_wdata_1_17,
	master_wdata_0_18,
	master_wdata_1_18,
	master_wdata_0_19,
	master_wdata_1_19,
	master_wdata_0_20,
	master_wdata_1_20,
	master_wdata_0_21,
	master_wdata_1_21,
	master_wdata_0_22,
	master_wdata_1_22,
	master_wdata_0_23,
	master_wdata_1_23,
	master_wdata_0_24,
	master_wdata_1_24,
	master_wdata_0_25,
	master_wdata_1_25,
	master_wdata_0_26,
	master_wdata_1_26,
	master_wdata_0_27,
	master_wdata_1_27,
	master_wdata_0_28,
	master_wdata_1_28,
	master_wdata_0_29,
	master_wdata_1_29,
	master_wdata_0_30,
	master_wdata_1_30,
	master_wdata_0_31,
	master_wdata_1_31,
	master_rdata_0_0,
	master_rdata_0_1,
	master_rdata_0_2,
	master_rdata_0_3,
	master_rdata_0_4,
	master_rdata_0_5,
	master_rdata_0_6,
	master_rdata_0_7,
	master_rdata_0_8,
	master_rdata_0_9,
	master_rdata_0_10,
	master_rdata_0_11,
	master_rdata_0_12,
	master_rdata_0_13,
	master_rdata_0_14,
	master_rdata_0_15,
	master_rdata_0_16,
	master_rdata_0_17,
	master_rdata_0_18,
	master_rdata_0_19,
	master_rdata_0_20,
	master_rdata_0_21,
	master_rdata_0_22,
	master_rdata_0_23,
	master_rdata_0_24,
	master_rdata_0_25,
	master_rdata_0_26,
	master_rdata_0_27,
	master_rdata_0_28,
	master_rdata_0_29,
	master_rdata_0_30,
	master_rdata_0_31,
	master_rdata_1_0,
	master_rdata_1_1,
	master_rdata_1_2,
	master_rdata_1_3,
	master_rdata_1_4,
	master_rdata_1_5,
	master_rdata_1_6,
	master_rdata_1_7,
	master_rdata_1_8,
	master_rdata_1_9,
	master_rdata_1_10,
	master_rdata_1_11,
	master_rdata_1_12,
	master_rdata_1_13,
	master_rdata_1_14,
	master_rdata_1_15,
	master_rdata_1_16,
	master_rdata_1_17,
	master_rdata_1_18,
	master_rdata_1_19,
	master_rdata_1_20,
	master_rdata_1_21,
	master_rdata_1_22,
	master_rdata_1_23,
	master_rdata_1_24,
	master_rdata_1_25,
	master_rdata_1_26,
	master_rdata_1_27,
	master_rdata_1_28,
	master_rdata_1_29,
	master_rdata_1_30,
	master_rdata_1_31,
	master_ack,
	slave_ack,
	slave_addr_0_0,
	slave_addr_0_1,
	slave_addr_0_2,
	slave_addr_0_3,
	slave_addr_0_4,
	slave_addr_0_5,
	slave_addr_0_6,
	slave_addr_0_7,
	slave_addr_0_8,
	slave_addr_0_9,
	slave_addr_0_10,
	slave_addr_0_11,
	slave_addr_0_12,
	slave_addr_0_13,
	slave_addr_0_14,
	slave_addr_0_15,
	slave_addr_0_16,
	slave_addr_0_17,
	slave_addr_0_18,
	slave_addr_0_19,
	slave_addr_0_20,
	slave_addr_0_21,
	slave_addr_0_22,
	slave_addr_0_23,
	slave_addr_0_24,
	slave_addr_0_25,
	slave_addr_0_26,
	slave_addr_0_27,
	slave_addr_0_28,
	slave_addr_0_29,
	slave_addr_0_30,
	slave_addr_0_31,
	slave_addr_1_0,
	slave_addr_1_1,
	slave_addr_1_2,
	slave_addr_1_3,
	slave_addr_1_4,
	slave_addr_1_5,
	slave_addr_1_6,
	slave_addr_1_7,
	slave_addr_1_8,
	slave_addr_1_9,
	slave_addr_1_10,
	slave_addr_1_11,
	slave_addr_1_12,
	slave_addr_1_13,
	slave_addr_1_14,
	slave_addr_1_15,
	slave_addr_1_16,
	slave_addr_1_17,
	slave_addr_1_18,
	slave_addr_1_19,
	slave_addr_1_20,
	slave_addr_1_21,
	slave_addr_1_22,
	slave_addr_1_23,
	slave_addr_1_24,
	slave_addr_1_25,
	slave_addr_1_26,
	slave_addr_1_27,
	slave_addr_1_28,
	slave_addr_1_29,
	slave_addr_1_30,
	slave_addr_1_31,
	slave_rdata_1_0,
	slave_rdata_0_0,
	slave_rdata_1_1,
	slave_rdata_0_1,
	slave_rdata_1_2,
	slave_rdata_0_2,
	slave_rdata_1_3,
	slave_rdata_0_3,
	slave_rdata_1_4,
	slave_rdata_0_4,
	slave_rdata_1_5,
	slave_rdata_0_5,
	slave_rdata_1_6,
	slave_rdata_0_6,
	slave_rdata_1_7,
	slave_rdata_0_7,
	slave_rdata_1_8,
	slave_rdata_0_8,
	slave_rdata_1_9,
	slave_rdata_0_9,
	slave_rdata_1_10,
	slave_rdata_0_10,
	slave_rdata_1_11,
	slave_rdata_0_11,
	slave_rdata_1_12,
	slave_rdata_0_12,
	slave_rdata_1_13,
	slave_rdata_0_13,
	slave_rdata_1_14,
	slave_rdata_0_14,
	slave_rdata_1_15,
	slave_rdata_0_15,
	slave_rdata_1_16,
	slave_rdata_0_16,
	slave_rdata_1_17,
	slave_rdata_0_17,
	slave_rdata_1_18,
	slave_rdata_0_18,
	slave_rdata_1_19,
	slave_rdata_0_19,
	slave_rdata_1_20,
	slave_rdata_0_20,
	slave_rdata_1_21,
	slave_rdata_0_21,
	slave_rdata_1_22,
	slave_rdata_0_22,
	slave_rdata_1_23,
	slave_rdata_0_23,
	slave_rdata_1_24,
	slave_rdata_0_24,
	slave_rdata_1_25,
	slave_rdata_0_25,
	slave_rdata_1_26,
	slave_rdata_0_26,
	slave_rdata_1_27,
	slave_rdata_0_27,
	slave_rdata_1_28,
	slave_rdata_0_28,
	slave_rdata_1_29,
	slave_rdata_0_29,
	slave_rdata_1_30,
	slave_rdata_0_30,
	slave_rdata_1_31,
	slave_rdata_0_31,
	slave_wdata_0_0,
	slave_wdata_0_1,
	slave_wdata_0_2,
	slave_wdata_0_3,
	slave_wdata_0_4,
	slave_wdata_0_5,
	slave_wdata_0_6,
	slave_wdata_0_7,
	slave_wdata_0_8,
	slave_wdata_0_9,
	slave_wdata_0_10,
	slave_wdata_0_11,
	slave_wdata_0_12,
	slave_wdata_0_13,
	slave_wdata_0_14,
	slave_wdata_0_15,
	slave_wdata_0_16,
	slave_wdata_0_17,
	slave_wdata_0_18,
	slave_wdata_0_19,
	slave_wdata_0_20,
	slave_wdata_0_21,
	slave_wdata_0_22,
	slave_wdata_0_23,
	slave_wdata_0_24,
	slave_wdata_0_25,
	slave_wdata_0_26,
	slave_wdata_0_27,
	slave_wdata_0_28,
	slave_wdata_0_29,
	slave_wdata_0_30,
	slave_wdata_0_31,
	slave_wdata_1_0,
	slave_wdata_1_1,
	slave_wdata_1_2,
	slave_wdata_1_3,
	slave_wdata_1_4,
	slave_wdata_1_5,
	slave_wdata_1_6,
	slave_wdata_1_7,
	slave_wdata_1_8,
	slave_wdata_1_9,
	slave_wdata_1_10,
	slave_wdata_1_11,
	slave_wdata_1_12,
	slave_wdata_1_13,
	slave_wdata_1_14,
	slave_wdata_1_15,
	slave_wdata_1_16,
	slave_wdata_1_17,
	slave_wdata_1_18,
	slave_wdata_1_19,
	slave_wdata_1_20,
	slave_wdata_1_21,
	slave_wdata_1_22,
	slave_wdata_1_23,
	slave_wdata_1_24,
	slave_wdata_1_25,
	slave_wdata_1_26,
	slave_wdata_1_27,
	slave_wdata_1_28,
	slave_wdata_1_29,
	slave_wdata_1_30,
	slave_wdata_1_31,
	slave_cmd);
input 	clk;
input 	[1:0] master_req;
input 	master_addr_0_31;
input 	master_addr_1_31;
input 	master_addr_0_0;
input 	master_addr_0_1;
input 	master_addr_1_1;
input 	master_addr_1_0;
input 	master_addr_0_2;
input 	master_addr_0_3;
input 	master_addr_1_3;
input 	master_addr_1_2;
input 	master_addr_0_4;
input 	master_addr_0_5;
input 	master_addr_1_5;
input 	master_addr_1_4;
input 	master_addr_0_6;
input 	master_addr_0_7;
input 	master_addr_1_7;
input 	master_addr_1_6;
input 	master_addr_0_8;
input 	master_addr_0_9;
input 	master_addr_1_9;
input 	master_addr_1_8;
input 	master_addr_0_10;
input 	master_addr_0_11;
input 	master_addr_1_11;
input 	master_addr_1_10;
input 	master_addr_0_12;
input 	master_addr_0_13;
input 	master_addr_1_13;
input 	master_addr_1_12;
input 	master_addr_0_14;
input 	master_addr_0_15;
input 	master_addr_1_15;
input 	master_addr_1_14;
input 	master_addr_0_16;
input 	master_addr_0_17;
input 	master_addr_1_17;
input 	master_addr_1_16;
input 	master_addr_0_18;
input 	master_addr_0_19;
input 	master_addr_1_19;
input 	master_addr_1_18;
input 	master_addr_0_20;
input 	master_addr_0_21;
input 	master_addr_1_21;
input 	master_addr_1_20;
input 	master_addr_0_22;
input 	master_addr_0_23;
input 	master_addr_1_23;
input 	master_addr_1_22;
input 	master_addr_0_24;
input 	master_addr_0_25;
input 	master_addr_1_25;
input 	master_addr_1_24;
input 	master_addr_0_26;
input 	master_addr_0_27;
input 	master_addr_1_27;
input 	master_addr_1_26;
input 	master_addr_0_28;
input 	master_addr_0_29;
input 	master_addr_1_29;
input 	master_addr_1_28;
input 	master_addr_0_30;
input 	master_addr_1_30;
input 	[1:0] master_cmd;
input 	master_wdata_0_0;
input 	master_wdata_1_0;
input 	master_wdata_0_1;
input 	master_wdata_1_1;
input 	master_wdata_0_2;
input 	master_wdata_1_2;
input 	master_wdata_0_3;
input 	master_wdata_1_3;
input 	master_wdata_0_4;
input 	master_wdata_1_4;
input 	master_wdata_0_5;
input 	master_wdata_1_5;
input 	master_wdata_0_6;
input 	master_wdata_1_6;
input 	master_wdata_0_7;
input 	master_wdata_1_7;
input 	master_wdata_0_8;
input 	master_wdata_1_8;
input 	master_wdata_0_9;
input 	master_wdata_1_9;
input 	master_wdata_0_10;
input 	master_wdata_1_10;
input 	master_wdata_0_11;
input 	master_wdata_1_11;
input 	master_wdata_0_12;
input 	master_wdata_1_12;
input 	master_wdata_0_13;
input 	master_wdata_1_13;
input 	master_wdata_0_14;
input 	master_wdata_1_14;
input 	master_wdata_0_15;
input 	master_wdata_1_15;
input 	master_wdata_0_16;
input 	master_wdata_1_16;
input 	master_wdata_0_17;
input 	master_wdata_1_17;
input 	master_wdata_0_18;
input 	master_wdata_1_18;
input 	master_wdata_0_19;
input 	master_wdata_1_19;
input 	master_wdata_0_20;
input 	master_wdata_1_20;
input 	master_wdata_0_21;
input 	master_wdata_1_21;
input 	master_wdata_0_22;
input 	master_wdata_1_22;
input 	master_wdata_0_23;
input 	master_wdata_1_23;
input 	master_wdata_0_24;
input 	master_wdata_1_24;
input 	master_wdata_0_25;
input 	master_wdata_1_25;
input 	master_wdata_0_26;
input 	master_wdata_1_26;
input 	master_wdata_0_27;
input 	master_wdata_1_27;
input 	master_wdata_0_28;
input 	master_wdata_1_28;
input 	master_wdata_0_29;
input 	master_wdata_1_29;
input 	master_wdata_0_30;
input 	master_wdata_1_30;
input 	master_wdata_0_31;
input 	master_wdata_1_31;
output 	master_rdata_0_0;
output 	master_rdata_0_1;
output 	master_rdata_0_2;
output 	master_rdata_0_3;
output 	master_rdata_0_4;
output 	master_rdata_0_5;
output 	master_rdata_0_6;
output 	master_rdata_0_7;
output 	master_rdata_0_8;
output 	master_rdata_0_9;
output 	master_rdata_0_10;
output 	master_rdata_0_11;
output 	master_rdata_0_12;
output 	master_rdata_0_13;
output 	master_rdata_0_14;
output 	master_rdata_0_15;
output 	master_rdata_0_16;
output 	master_rdata_0_17;
output 	master_rdata_0_18;
output 	master_rdata_0_19;
output 	master_rdata_0_20;
output 	master_rdata_0_21;
output 	master_rdata_0_22;
output 	master_rdata_0_23;
output 	master_rdata_0_24;
output 	master_rdata_0_25;
output 	master_rdata_0_26;
output 	master_rdata_0_27;
output 	master_rdata_0_28;
output 	master_rdata_0_29;
output 	master_rdata_0_30;
output 	master_rdata_0_31;
output 	master_rdata_1_0;
output 	master_rdata_1_1;
output 	master_rdata_1_2;
output 	master_rdata_1_3;
output 	master_rdata_1_4;
output 	master_rdata_1_5;
output 	master_rdata_1_6;
output 	master_rdata_1_7;
output 	master_rdata_1_8;
output 	master_rdata_1_9;
output 	master_rdata_1_10;
output 	master_rdata_1_11;
output 	master_rdata_1_12;
output 	master_rdata_1_13;
output 	master_rdata_1_14;
output 	master_rdata_1_15;
output 	master_rdata_1_16;
output 	master_rdata_1_17;
output 	master_rdata_1_18;
output 	master_rdata_1_19;
output 	master_rdata_1_20;
output 	master_rdata_1_21;
output 	master_rdata_1_22;
output 	master_rdata_1_23;
output 	master_rdata_1_24;
output 	master_rdata_1_25;
output 	master_rdata_1_26;
output 	master_rdata_1_27;
output 	master_rdata_1_28;
output 	master_rdata_1_29;
output 	master_rdata_1_30;
output 	master_rdata_1_31;
output 	[1:0] master_ack;
input 	[1:0] slave_ack;
output 	slave_addr_0_0;
output 	slave_addr_0_1;
output 	slave_addr_0_2;
output 	slave_addr_0_3;
output 	slave_addr_0_4;
output 	slave_addr_0_5;
output 	slave_addr_0_6;
output 	slave_addr_0_7;
output 	slave_addr_0_8;
output 	slave_addr_0_9;
output 	slave_addr_0_10;
output 	slave_addr_0_11;
output 	slave_addr_0_12;
output 	slave_addr_0_13;
output 	slave_addr_0_14;
output 	slave_addr_0_15;
output 	slave_addr_0_16;
output 	slave_addr_0_17;
output 	slave_addr_0_18;
output 	slave_addr_0_19;
output 	slave_addr_0_20;
output 	slave_addr_0_21;
output 	slave_addr_0_22;
output 	slave_addr_0_23;
output 	slave_addr_0_24;
output 	slave_addr_0_25;
output 	slave_addr_0_26;
output 	slave_addr_0_27;
output 	slave_addr_0_28;
output 	slave_addr_0_29;
output 	slave_addr_0_30;
output 	slave_addr_0_31;
output 	slave_addr_1_0;
output 	slave_addr_1_1;
output 	slave_addr_1_2;
output 	slave_addr_1_3;
output 	slave_addr_1_4;
output 	slave_addr_1_5;
output 	slave_addr_1_6;
output 	slave_addr_1_7;
output 	slave_addr_1_8;
output 	slave_addr_1_9;
output 	slave_addr_1_10;
output 	slave_addr_1_11;
output 	slave_addr_1_12;
output 	slave_addr_1_13;
output 	slave_addr_1_14;
output 	slave_addr_1_15;
output 	slave_addr_1_16;
output 	slave_addr_1_17;
output 	slave_addr_1_18;
output 	slave_addr_1_19;
output 	slave_addr_1_20;
output 	slave_addr_1_21;
output 	slave_addr_1_22;
output 	slave_addr_1_23;
output 	slave_addr_1_24;
output 	slave_addr_1_25;
output 	slave_addr_1_26;
output 	slave_addr_1_27;
output 	slave_addr_1_28;
output 	slave_addr_1_29;
output 	slave_addr_1_30;
output 	slave_addr_1_31;
input 	slave_rdata_1_0;
input 	slave_rdata_0_0;
input 	slave_rdata_1_1;
input 	slave_rdata_0_1;
input 	slave_rdata_1_2;
input 	slave_rdata_0_2;
input 	slave_rdata_1_3;
input 	slave_rdata_0_3;
input 	slave_rdata_1_4;
input 	slave_rdata_0_4;
input 	slave_rdata_1_5;
input 	slave_rdata_0_5;
input 	slave_rdata_1_6;
input 	slave_rdata_0_6;
input 	slave_rdata_1_7;
input 	slave_rdata_0_7;
input 	slave_rdata_1_8;
input 	slave_rdata_0_8;
input 	slave_rdata_1_9;
input 	slave_rdata_0_9;
input 	slave_rdata_1_10;
input 	slave_rdata_0_10;
input 	slave_rdata_1_11;
input 	slave_rdata_0_11;
input 	slave_rdata_1_12;
input 	slave_rdata_0_12;
input 	slave_rdata_1_13;
input 	slave_rdata_0_13;
input 	slave_rdata_1_14;
input 	slave_rdata_0_14;
input 	slave_rdata_1_15;
input 	slave_rdata_0_15;
input 	slave_rdata_1_16;
input 	slave_rdata_0_16;
input 	slave_rdata_1_17;
input 	slave_rdata_0_17;
input 	slave_rdata_1_18;
input 	slave_rdata_0_18;
input 	slave_rdata_1_19;
input 	slave_rdata_0_19;
input 	slave_rdata_1_20;
input 	slave_rdata_0_20;
input 	slave_rdata_1_21;
input 	slave_rdata_0_21;
input 	slave_rdata_1_22;
input 	slave_rdata_0_22;
input 	slave_rdata_1_23;
input 	slave_rdata_0_23;
input 	slave_rdata_1_24;
input 	slave_rdata_0_24;
input 	slave_rdata_1_25;
input 	slave_rdata_0_25;
input 	slave_rdata_1_26;
input 	slave_rdata_0_26;
input 	slave_rdata_1_27;
input 	slave_rdata_0_27;
input 	slave_rdata_1_28;
input 	slave_rdata_0_28;
input 	slave_rdata_1_29;
input 	slave_rdata_0_29;
input 	slave_rdata_1_30;
input 	slave_rdata_0_30;
input 	slave_rdata_1_31;
input 	slave_rdata_0_31;
output 	slave_wdata_0_0;
output 	slave_wdata_0_1;
output 	slave_wdata_0_2;
output 	slave_wdata_0_3;
output 	slave_wdata_0_4;
output 	slave_wdata_0_5;
output 	slave_wdata_0_6;
output 	slave_wdata_0_7;
output 	slave_wdata_0_8;
output 	slave_wdata_0_9;
output 	slave_wdata_0_10;
output 	slave_wdata_0_11;
output 	slave_wdata_0_12;
output 	slave_wdata_0_13;
output 	slave_wdata_0_14;
output 	slave_wdata_0_15;
output 	slave_wdata_0_16;
output 	slave_wdata_0_17;
output 	slave_wdata_0_18;
output 	slave_wdata_0_19;
output 	slave_wdata_0_20;
output 	slave_wdata_0_21;
output 	slave_wdata_0_22;
output 	slave_wdata_0_23;
output 	slave_wdata_0_24;
output 	slave_wdata_0_25;
output 	slave_wdata_0_26;
output 	slave_wdata_0_27;
output 	slave_wdata_0_28;
output 	slave_wdata_0_29;
output 	slave_wdata_0_30;
output 	slave_wdata_0_31;
output 	slave_wdata_1_0;
output 	slave_wdata_1_1;
output 	slave_wdata_1_2;
output 	slave_wdata_1_3;
output 	slave_wdata_1_4;
output 	slave_wdata_1_5;
output 	slave_wdata_1_6;
output 	slave_wdata_1_7;
output 	slave_wdata_1_8;
output 	slave_wdata_1_9;
output 	slave_wdata_1_10;
output 	slave_wdata_1_11;
output 	slave_wdata_1_12;
output 	slave_wdata_1_13;
output 	slave_wdata_1_14;
output 	slave_wdata_1_15;
output 	slave_wdata_1_16;
output 	slave_wdata_1_17;
output 	slave_wdata_1_18;
output 	slave_wdata_1_19;
output 	slave_wdata_1_20;
output 	slave_wdata_1_21;
output 	slave_wdata_1_22;
output 	slave_wdata_1_23;
output 	slave_wdata_1_24;
output 	slave_wdata_1_25;
output 	slave_wdata_1_26;
output 	slave_wdata_1_27;
output 	slave_wdata_1_28;
output 	slave_wdata_1_29;
output 	slave_wdata_1_30;
output 	slave_wdata_1_31;
output 	[1:0] slave_cmd;

// Design Ports Information
// master_rdata[0][0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][1]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][2]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][7]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][8]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][10]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][11]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][12]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][13]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][15]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][16]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][17]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][18]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][19]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][20]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][21]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][22]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][23]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][24]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][25]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][26]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][27]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][28]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][29]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][30]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[0][31]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][0]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][2]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][7]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][10]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][11]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][12]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][13]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][15]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][16]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][17]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][18]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][19]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][21]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][22]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][23]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][24]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][25]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][26]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][27]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][28]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][29]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][30]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_rdata[1][31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_ack[0]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_ack[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][3]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][4]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][5]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][6]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][7]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][8]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][10]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][12]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][13]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][14]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][15]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][16]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][17]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][19]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][20]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][21]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][22]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][23]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][24]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][25]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][26]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][27]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][28]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][29]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][30]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[0][31]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][0]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][7]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][9]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][10]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][11]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][12]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][14]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][15]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][16]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][17]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][19]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][20]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][21]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][22]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][23]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][24]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][25]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][26]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][28]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][29]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][30]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_addr[1][31]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][5]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][6]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][7]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][8]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][9]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][12]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][13]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][14]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][15]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][17]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][19]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][20]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][21]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][22]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][23]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][24]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][25]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][26]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][27]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][28]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][29]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][30]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[0][31]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][2]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][3]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][5]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][8]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][9]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][10]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][11]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][13]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][14]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][15]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][16]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][17]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][18]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][19]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][20]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][21]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][22]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][23]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][24]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][25]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][26]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][27]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][28]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][29]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][30]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_wdata[1][31]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_cmd[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_cmd[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][3]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][4]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][4]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][5]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][5]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][6]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][6]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][7]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][7]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][8]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][9]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][9]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][10]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][10]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][11]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][12]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][12]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][13]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][13]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][14]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][14]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][15]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][15]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][16]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][16]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][17]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][18]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][18]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][19]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][19]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][20]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][20]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][21]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][21]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][22]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][22]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][23]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][23]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][24]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][24]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][25]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][25]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][26]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][26]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][27]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][27]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][28]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][28]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][29]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][29]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][30]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][30]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[1][31]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_rdata[0][31]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_ack[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_ack[0]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][31]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][31]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_req[1]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_req[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][0]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][2]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][2]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][7]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][9]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][9]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][8]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][11]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][11]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][10]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][12]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][13]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][12]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][14]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][14]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][16]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][17]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][17]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][16]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][19]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][19]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][18]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][20]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][21]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][21]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][20]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][22]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][23]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][23]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][22]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][24]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][25]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][25]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][24]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][26]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][27]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][27]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][26]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][28]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][29]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][29]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][28]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[0][30]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_addr[1][30]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_cmd[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_cmd[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][2]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][2]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][3]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][3]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][4]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][6]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][7]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][9]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][9]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][10]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][10]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][11]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][11]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][12]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][12]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][13]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][13]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][14]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][14]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][15]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][15]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][16]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][16]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][17]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][17]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][18]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][18]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][19]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][19]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][20]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][20]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][21]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][21]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][22]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][22]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][23]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][23]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][24]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][24]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][25]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][25]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][26]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][26]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][27]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][27]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][28]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][28]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][29]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][29]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][30]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][30]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[0][31]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_wdata[1][31]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Crossbar_8l_1000mv_85c_v_slow.sdo");
// synopsys translate_on

wire \ack_0~q ;
wire \Equal25~0_combout ;
wire \Selector298~0_combout ;
wire \Selector298~1_combout ;
wire \WideOr19~combout ;
wire \cmd_1~q ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Equal0~13_combout ;
wire \Equal0~18_combout ;
wire \m~1_combout ;
wire \Equal21~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr5~1_combout ;
wire \Selector98~2_combout ;
wire \Equal12~0_combout ;
wire \Selector98~3_combout ;
wire \pc2[5]~7_combout ;
wire \always0~1_combout ;
wire \Selector93~2_combout ;
wire \Selector93~3_combout ;
wire \Selector93~4_combout ;
wire \Selector93~5_combout ;
wire \Selector90~0_combout ;
wire \Selector96~5_combout ;
wire \Selector89~4_combout ;
wire \Selector97~7_combout ;
wire \pc2~12_combout ;
wire \addr_0[2]~4_combout ;
wire \addr_0[2]~5_combout ;
wire \addr_0~8_combout ;
wire \addr_0~9_combout ;
wire \addr_1~12_combout ;
wire \addr_1~19_combout ;
wire \addr_1~20_combout ;
wire \addr_1~25_combout ;
wire \addr_1~26_combout ;
wire \addr_1~30_combout ;
wire \cmd_0~3_combout ;
wire \cmd_1~0_combout ;
wire \s~4_combout ;
wire \Selector98~4_combout ;
wire \Selector94~8_combout ;
wire \addr_0[2]~11_combout ;
wire \slave_rdata[1][0]~input_o ;
wire \slave_rdata[1][1]~input_o ;
wire \slave_rdata[0][2]~input_o ;
wire \slave_rdata[0][3]~input_o ;
wire \slave_rdata[0][5]~input_o ;
wire \slave_rdata[1][8]~input_o ;
wire \slave_rdata[1][9]~input_o ;
wire \slave_rdata[1][10]~input_o ;
wire \slave_rdata[1][12]~input_o ;
wire \slave_rdata[0][13]~input_o ;
wire \slave_rdata[1][14]~input_o ;
wire \slave_rdata[0][15]~input_o ;
wire \slave_rdata[0][16]~input_o ;
wire \slave_rdata[1][18]~input_o ;
wire \slave_rdata[0][20]~input_o ;
wire \slave_rdata[0][22]~input_o ;
wire \slave_rdata[1][23]~input_o ;
wire \slave_rdata[0][28]~input_o ;
wire \slave_rdata[1][29]~input_o ;
wire \slave_rdata[0][30]~input_o ;
wire \master_addr[1][0]~input_o ;
wire \master_addr[1][5]~input_o ;
wire \master_addr[1][9]~input_o ;
wire \master_addr[1][11]~input_o ;
wire \master_addr[0][13]~input_o ;
wire \master_addr[1][22]~input_o ;
wire \master_addr[0][25]~input_o ;
wire \master_addr[1][27]~input_o ;
wire \master_addr[1][30]~input_o ;
wire \master_wdata[0][1]~input_o ;
wire \master_wdata[0][9]~input_o ;
wire \master_wdata[0][11]~input_o ;
wire \master_wdata[0][13]~input_o ;
wire \master_wdata[0][17]~input_o ;
wire \master_wdata[0][19]~input_o ;
wire \master_wdata[0][21]~input_o ;
wire \master_wdata[0][23]~input_o ;
wire \master_wdata[0][27]~input_o ;
wire \master_wdata[0][28]~input_o ;
wire \master_wdata[0][29]~input_o ;
wire \master_wdata[0][30]~input_o ;
wire \data_1[16]~feeder_combout ;
wire \data_1[23]~feeder_combout ;
wire \master_rdata[0][0]~output_o ;
wire \master_rdata[0][1]~output_o ;
wire \master_rdata[0][2]~output_o ;
wire \master_rdata[0][3]~output_o ;
wire \master_rdata[0][4]~output_o ;
wire \master_rdata[0][5]~output_o ;
wire \master_rdata[0][6]~output_o ;
wire \master_rdata[0][7]~output_o ;
wire \master_rdata[0][8]~output_o ;
wire \master_rdata[0][9]~output_o ;
wire \master_rdata[0][10]~output_o ;
wire \master_rdata[0][11]~output_o ;
wire \master_rdata[0][12]~output_o ;
wire \master_rdata[0][13]~output_o ;
wire \master_rdata[0][14]~output_o ;
wire \master_rdata[0][15]~output_o ;
wire \master_rdata[0][16]~output_o ;
wire \master_rdata[0][17]~output_o ;
wire \master_rdata[0][18]~output_o ;
wire \master_rdata[0][19]~output_o ;
wire \master_rdata[0][20]~output_o ;
wire \master_rdata[0][21]~output_o ;
wire \master_rdata[0][22]~output_o ;
wire \master_rdata[0][23]~output_o ;
wire \master_rdata[0][24]~output_o ;
wire \master_rdata[0][25]~output_o ;
wire \master_rdata[0][26]~output_o ;
wire \master_rdata[0][27]~output_o ;
wire \master_rdata[0][28]~output_o ;
wire \master_rdata[0][29]~output_o ;
wire \master_rdata[0][30]~output_o ;
wire \master_rdata[0][31]~output_o ;
wire \master_rdata[1][0]~output_o ;
wire \master_rdata[1][1]~output_o ;
wire \master_rdata[1][2]~output_o ;
wire \master_rdata[1][3]~output_o ;
wire \master_rdata[1][4]~output_o ;
wire \master_rdata[1][5]~output_o ;
wire \master_rdata[1][6]~output_o ;
wire \master_rdata[1][7]~output_o ;
wire \master_rdata[1][8]~output_o ;
wire \master_rdata[1][9]~output_o ;
wire \master_rdata[1][10]~output_o ;
wire \master_rdata[1][11]~output_o ;
wire \master_rdata[1][12]~output_o ;
wire \master_rdata[1][13]~output_o ;
wire \master_rdata[1][14]~output_o ;
wire \master_rdata[1][15]~output_o ;
wire \master_rdata[1][16]~output_o ;
wire \master_rdata[1][17]~output_o ;
wire \master_rdata[1][18]~output_o ;
wire \master_rdata[1][19]~output_o ;
wire \master_rdata[1][20]~output_o ;
wire \master_rdata[1][21]~output_o ;
wire \master_rdata[1][22]~output_o ;
wire \master_rdata[1][23]~output_o ;
wire \master_rdata[1][24]~output_o ;
wire \master_rdata[1][25]~output_o ;
wire \master_rdata[1][26]~output_o ;
wire \master_rdata[1][27]~output_o ;
wire \master_rdata[1][28]~output_o ;
wire \master_rdata[1][29]~output_o ;
wire \master_rdata[1][30]~output_o ;
wire \master_rdata[1][31]~output_o ;
wire \master_ack[0]~output_o ;
wire \master_ack[1]~output_o ;
wire \slave_addr[0][0]~output_o ;
wire \slave_addr[0][1]~output_o ;
wire \slave_addr[0][2]~output_o ;
wire \slave_addr[0][3]~output_o ;
wire \slave_addr[0][4]~output_o ;
wire \slave_addr[0][5]~output_o ;
wire \slave_addr[0][6]~output_o ;
wire \slave_addr[0][7]~output_o ;
wire \slave_addr[0][8]~output_o ;
wire \slave_addr[0][9]~output_o ;
wire \slave_addr[0][10]~output_o ;
wire \slave_addr[0][11]~output_o ;
wire \slave_addr[0][12]~output_o ;
wire \slave_addr[0][13]~output_o ;
wire \slave_addr[0][14]~output_o ;
wire \slave_addr[0][15]~output_o ;
wire \slave_addr[0][16]~output_o ;
wire \slave_addr[0][17]~output_o ;
wire \slave_addr[0][18]~output_o ;
wire \slave_addr[0][19]~output_o ;
wire \slave_addr[0][20]~output_o ;
wire \slave_addr[0][21]~output_o ;
wire \slave_addr[0][22]~output_o ;
wire \slave_addr[0][23]~output_o ;
wire \slave_addr[0][24]~output_o ;
wire \slave_addr[0][25]~output_o ;
wire \slave_addr[0][26]~output_o ;
wire \slave_addr[0][27]~output_o ;
wire \slave_addr[0][28]~output_o ;
wire \slave_addr[0][29]~output_o ;
wire \slave_addr[0][30]~output_o ;
wire \slave_addr[0][31]~output_o ;
wire \slave_addr[1][0]~output_o ;
wire \slave_addr[1][1]~output_o ;
wire \slave_addr[1][2]~output_o ;
wire \slave_addr[1][3]~output_o ;
wire \slave_addr[1][4]~output_o ;
wire \slave_addr[1][5]~output_o ;
wire \slave_addr[1][6]~output_o ;
wire \slave_addr[1][7]~output_o ;
wire \slave_addr[1][8]~output_o ;
wire \slave_addr[1][9]~output_o ;
wire \slave_addr[1][10]~output_o ;
wire \slave_addr[1][11]~output_o ;
wire \slave_addr[1][12]~output_o ;
wire \slave_addr[1][13]~output_o ;
wire \slave_addr[1][14]~output_o ;
wire \slave_addr[1][15]~output_o ;
wire \slave_addr[1][16]~output_o ;
wire \slave_addr[1][17]~output_o ;
wire \slave_addr[1][18]~output_o ;
wire \slave_addr[1][19]~output_o ;
wire \slave_addr[1][20]~output_o ;
wire \slave_addr[1][21]~output_o ;
wire \slave_addr[1][22]~output_o ;
wire \slave_addr[1][23]~output_o ;
wire \slave_addr[1][24]~output_o ;
wire \slave_addr[1][25]~output_o ;
wire \slave_addr[1][26]~output_o ;
wire \slave_addr[1][27]~output_o ;
wire \slave_addr[1][28]~output_o ;
wire \slave_addr[1][29]~output_o ;
wire \slave_addr[1][30]~output_o ;
wire \slave_addr[1][31]~output_o ;
wire \slave_wdata[0][0]~output_o ;
wire \slave_wdata[0][1]~output_o ;
wire \slave_wdata[0][2]~output_o ;
wire \slave_wdata[0][3]~output_o ;
wire \slave_wdata[0][4]~output_o ;
wire \slave_wdata[0][5]~output_o ;
wire \slave_wdata[0][6]~output_o ;
wire \slave_wdata[0][7]~output_o ;
wire \slave_wdata[0][8]~output_o ;
wire \slave_wdata[0][9]~output_o ;
wire \slave_wdata[0][10]~output_o ;
wire \slave_wdata[0][11]~output_o ;
wire \slave_wdata[0][12]~output_o ;
wire \slave_wdata[0][13]~output_o ;
wire \slave_wdata[0][14]~output_o ;
wire \slave_wdata[0][15]~output_o ;
wire \slave_wdata[0][16]~output_o ;
wire \slave_wdata[0][17]~output_o ;
wire \slave_wdata[0][18]~output_o ;
wire \slave_wdata[0][19]~output_o ;
wire \slave_wdata[0][20]~output_o ;
wire \slave_wdata[0][21]~output_o ;
wire \slave_wdata[0][22]~output_o ;
wire \slave_wdata[0][23]~output_o ;
wire \slave_wdata[0][24]~output_o ;
wire \slave_wdata[0][25]~output_o ;
wire \slave_wdata[0][26]~output_o ;
wire \slave_wdata[0][27]~output_o ;
wire \slave_wdata[0][28]~output_o ;
wire \slave_wdata[0][29]~output_o ;
wire \slave_wdata[0][30]~output_o ;
wire \slave_wdata[0][31]~output_o ;
wire \slave_wdata[1][0]~output_o ;
wire \slave_wdata[1][1]~output_o ;
wire \slave_wdata[1][2]~output_o ;
wire \slave_wdata[1][3]~output_o ;
wire \slave_wdata[1][4]~output_o ;
wire \slave_wdata[1][5]~output_o ;
wire \slave_wdata[1][6]~output_o ;
wire \slave_wdata[1][7]~output_o ;
wire \slave_wdata[1][8]~output_o ;
wire \slave_wdata[1][9]~output_o ;
wire \slave_wdata[1][10]~output_o ;
wire \slave_wdata[1][11]~output_o ;
wire \slave_wdata[1][12]~output_o ;
wire \slave_wdata[1][13]~output_o ;
wire \slave_wdata[1][14]~output_o ;
wire \slave_wdata[1][15]~output_o ;
wire \slave_wdata[1][16]~output_o ;
wire \slave_wdata[1][17]~output_o ;
wire \slave_wdata[1][18]~output_o ;
wire \slave_wdata[1][19]~output_o ;
wire \slave_wdata[1][20]~output_o ;
wire \slave_wdata[1][21]~output_o ;
wire \slave_wdata[1][22]~output_o ;
wire \slave_wdata[1][23]~output_o ;
wire \slave_wdata[1][24]~output_o ;
wire \slave_wdata[1][25]~output_o ;
wire \slave_wdata[1][26]~output_o ;
wire \slave_wdata[1][27]~output_o ;
wire \slave_wdata[1][28]~output_o ;
wire \slave_wdata[1][29]~output_o ;
wire \slave_wdata[1][30]~output_o ;
wire \slave_wdata[1][31]~output_o ;
wire \slave_cmd[0]~output_o ;
wire \slave_cmd[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \master_req[1]~input_o ;
wire \master_req[0]~input_o ;
wire \s~3_combout ;
wire \master_addr[0][31]~input_o ;
wire \s~0_combout ;
wire \slave_ack[0]~input_o ;
wire \ack_0~0_combout ;
wire \slave_ack[1]~input_o ;
wire \Selector96~4_combout ;
wire \Selector96~1_combout ;
wire \Selector92~1_combout ;
wire \always0~0_combout ;
wire \pc2[5]~4_combout ;
wire \Selector92~0_combout ;
wire \Selector92~2_combout ;
wire \pc2[5]~5_combout ;
wire \pc2[5]~6_combout ;
wire \pc2[5]~13_combout ;
wire \pc2[5]~8_combout ;
wire \pc2[5]~14_combout ;
wire \pc2[5]~9_combout ;
wire \Selector95~0_combout ;
wire \Selector95~1_combout ;
wire \Equal14~0_combout ;
wire \Equal25~1_combout ;
wire \master_addr[0][21]~input_o ;
wire \master_addr[1][21]~input_o ;
wire \master_addr[1][20]~input_o ;
wire \Equal0~12_combout ;
wire \master_addr[0][17]~input_o ;
wire \master_addr[1][16]~input_o ;
wire \master_addr[0][16]~input_o ;
wire \Equal0~10_combout ;
wire \master_addr[1][19]~input_o ;
wire \master_addr[1][18]~input_o ;
wire \master_addr[0][19]~input_o ;
wire \Equal0~11_combout ;
wire \Equal0~14_combout ;
wire \master_addr[1][15]~input_o ;
wire \master_addr[0][14]~input_o ;
wire \master_addr[0][15]~input_o ;
wire \Equal0~8_combout ;
wire \master_addr[0][8]~input_o ;
wire \master_addr[0][9]~input_o ;
wire \master_addr[1][8]~input_o ;
wire \Equal0~5_combout ;
wire \master_addr[0][10]~input_o ;
wire \master_addr[0][11]~input_o ;
wire \master_addr[1][10]~input_o ;
wire \Equal0~6_combout ;
wire \Equal0~9_combout ;
wire \master_addr[1][29]~input_o ;
wire \master_addr[0][29]~input_o ;
wire \master_addr[0][28]~input_o ;
wire \Equal0~17_combout ;
wire \master_addr[0][26]~input_o ;
wire \master_addr[1][26]~input_o ;
wire \master_addr[0][27]~input_o ;
wire \Equal0~16_combout ;
wire \master_addr[1][24]~input_o ;
wire \master_addr[0][24]~input_o ;
wire \master_addr[1][25]~input_o ;
wire \Equal0~15_combout ;
wire \Equal0~19_combout ;
wire \Equal0~20_combout ;
wire \addr_1[0]~36_combout ;
wire \Selector90~1_combout ;
wire \Selector90~2_combout ;
wire \Selector89~2_combout ;
wire \Selector96~2_combout ;
wire \Selector96~3_combout ;
wire \Equal27~0_combout ;
wire \Equal27~2_combout ;
wire \Equal30~0_combout ;
wire \Selector293~0_combout ;
wire \Selector293~1_combout ;
wire \Selector96~0_combout ;
wire \Selector96~6_combout ;
wire \Equal16~1_combout ;
wire \Selector295~0_combout ;
wire \Selector297~0_combout ;
wire \Selector297~1_combout ;
wire \Selector91~2_combout ;
wire \pc2[6]~2_combout ;
wire \Selector97~2_combout ;
wire \Selector91~3_combout ;
wire \Selector91~9_combout ;
wire \pc2[5]~10_combout ;
wire \Selector91~5_combout ;
wire \Selector91~6_combout ;
wire \Selector91~4_combout ;
wire \Selector91~7_combout ;
wire \Selector91~8_combout ;
wire \Equal2~5_combout ;
wire \Equal5~0_combout ;
wire \Equal3~0_combout ;
wire \Equal9~0_combout ;
wire \Selector93~0_combout ;
wire \Selector93~1_combout ;
wire \Selector93~6_combout ;
wire \Equal16~0_combout ;
wire \Equal18~0_combout ;
wire \Equal18~1_combout ;
wire \Selector94~2_combout ;
wire \pc2[3]~1_combout ;
wire \addr_0[2]~3_combout ;
wire \Selector94~5_combout ;
wire \Selector94~4_combout ;
wire \Selector94~6_combout ;
wire \Selector94~3_combout ;
wire \Selector94~7_combout ;
wire \Selector300~0_combout ;
wire \Selector300~1_combout ;
wire \Equal14~1_combout ;
wire \Equal14~2_combout ;
wire \WideNor1~0_combout ;
wire \WideNor1~combout ;
wire \Selector298~3_combout ;
wire \Selector298~4_combout ;
wire \m~2_combout ;
wire \m~0_combout ;
wire \Selector0~0_combout ;
wire \m~q ;
wire \master_cmd[1]~input_o ;
wire \always0~2_combout ;
wire \master_cmd[0]~input_o ;
wire \cmd_0~4_combout ;
wire \cmd_0~0_combout ;
wire \Equal11~0_combout ;
wire \Selector33~0_combout ;
wire \cmd_0~q ;
wire \pc2~11_combout ;
wire \Selector97~4_combout ;
wire \Selector97~14_combout ;
wire \pc2[0]~0_combout ;
wire \Equal3~1_combout ;
wire \Selector97~12_combout ;
wire \Selector97~5_combout ;
wire \Selector97~6_combout ;
wire \Selector97~3_combout ;
wire \Selector97~8_combout ;
wire \Selector97~9_combout ;
wire \Selector97~10_combout ;
wire \Selector97~11_combout ;
wire \Selector97~13_combout ;
wire \Equal19~0_combout ;
wire \Equal19~1_combout ;
wire \Selector298~2_combout ;
wire \Selector294~0_combout ;
wire \Selector294~1_combout ;
wire \Equal2~4_combout ;
wire \Selector89~3_combout ;
wire \pc2[8]~3_combout ;
wire \Selector89~10_combout ;
wire \Selector89~5_combout ;
wire \Selector89~6_combout ;
wire \Selector89~7_combout ;
wire \Selector89~8_combout ;
wire \Selector89~9_combout ;
wire \Equal23~0_combout ;
wire \Equal23~1_combout ;
wire \WideNor1~1_combout ;
wire \Selector295~1_combout ;
wire \Equal2~6_combout ;
wire \s~q ;
wire \Selector162~0_combout ;
wire \Selector162~1_combout ;
wire \slave_rdata[0][0]~input_o ;
wire \Selector162~2_combout ;
wire \master_rdata[0][29]~1_combout ;
wire \master_rdata[0][29]~0_combout ;
wire \master_rdata[0][29]~2_combout ;
wire \master_rdata[0][0]~reg0_q ;
wire \slave_rdata[0][1]~input_o ;
wire \Selector161~0_combout ;
wire \master_rdata[0][1]~reg0_q ;
wire \slave_rdata[1][2]~input_o ;
wire \Selector160~0_combout ;
wire \master_rdata[0][2]~reg0_q ;
wire \slave_rdata[1][3]~input_o ;
wire \Selector159~0_combout ;
wire \master_rdata[0][3]~reg0_q ;
wire \slave_rdata[0][4]~input_o ;
wire \slave_rdata[1][4]~input_o ;
wire \Selector158~0_combout ;
wire \master_rdata[0][4]~reg0_q ;
wire \slave_rdata[1][5]~input_o ;
wire \Selector157~0_combout ;
wire \master_rdata[0][5]~reg0_q ;
wire \slave_rdata[1][6]~input_o ;
wire \slave_rdata[0][6]~input_o ;
wire \Selector156~0_combout ;
wire \master_rdata[0][6]~reg0_q ;
wire \slave_rdata[1][7]~input_o ;
wire \slave_rdata[0][7]~input_o ;
wire \Selector155~0_combout ;
wire \master_rdata[0][7]~reg0_q ;
wire \slave_rdata[0][8]~input_o ;
wire \Selector154~0_combout ;
wire \master_rdata[0][8]~reg0_q ;
wire \slave_rdata[0][9]~input_o ;
wire \Selector153~0_combout ;
wire \master_rdata[0][9]~reg0_q ;
wire \slave_rdata[0][10]~input_o ;
wire \Selector152~0_combout ;
wire \master_rdata[0][10]~reg0_q ;
wire \slave_rdata[1][11]~input_o ;
wire \slave_rdata[0][11]~input_o ;
wire \Selector151~0_combout ;
wire \master_rdata[0][11]~reg0_q ;
wire \slave_rdata[0][12]~input_o ;
wire \Selector150~0_combout ;
wire \master_rdata[0][12]~reg0_q ;
wire \slave_rdata[1][13]~input_o ;
wire \Selector149~0_combout ;
wire \master_rdata[0][13]~reg0_q ;
wire \slave_rdata[0][14]~input_o ;
wire \Selector148~0_combout ;
wire \master_rdata[0][14]~reg0_q ;
wire \slave_rdata[1][15]~input_o ;
wire \Selector147~0_combout ;
wire \master_rdata[0][15]~reg0_q ;
wire \slave_rdata[1][16]~input_o ;
wire \Selector146~0_combout ;
wire \master_rdata[0][16]~reg0_q ;
wire \slave_rdata[0][17]~input_o ;
wire \slave_rdata[1][17]~input_o ;
wire \Selector145~0_combout ;
wire \master_rdata[0][17]~reg0_q ;
wire \slave_rdata[0][18]~input_o ;
wire \Selector144~0_combout ;
wire \master_rdata[0][18]~reg0_q ;
wire \slave_rdata[1][19]~input_o ;
wire \slave_rdata[0][19]~input_o ;
wire \Selector143~0_combout ;
wire \master_rdata[0][19]~reg0_q ;
wire \slave_rdata[1][20]~input_o ;
wire \Selector142~0_combout ;
wire \master_rdata[0][20]~reg0_q ;
wire \slave_rdata[0][21]~input_o ;
wire \slave_rdata[1][21]~input_o ;
wire \Selector141~0_combout ;
wire \master_rdata[0][21]~reg0_q ;
wire \slave_rdata[1][22]~input_o ;
wire \Selector140~0_combout ;
wire \master_rdata[0][22]~reg0_q ;
wire \slave_rdata[0][23]~input_o ;
wire \Selector139~0_combout ;
wire \master_rdata[0][23]~reg0_q ;
wire \slave_rdata[1][24]~input_o ;
wire \slave_rdata[0][24]~input_o ;
wire \Selector138~0_combout ;
wire \master_rdata[0][24]~reg0_q ;
wire \slave_rdata[1][25]~input_o ;
wire \slave_rdata[0][25]~input_o ;
wire \Selector137~0_combout ;
wire \master_rdata[0][25]~reg0_q ;
wire \slave_rdata[0][26]~input_o ;
wire \slave_rdata[1][26]~input_o ;
wire \Selector136~0_combout ;
wire \master_rdata[0][26]~reg0_q ;
wire \slave_rdata[0][27]~input_o ;
wire \slave_rdata[1][27]~input_o ;
wire \Selector135~0_combout ;
wire \master_rdata[0][27]~reg0_q ;
wire \slave_rdata[1][28]~input_o ;
wire \Selector134~0_combout ;
wire \master_rdata[0][28]~reg0_q ;
wire \slave_rdata[0][29]~input_o ;
wire \Selector133~0_combout ;
wire \master_rdata[0][29]~reg0_q ;
wire \slave_rdata[1][30]~input_o ;
wire \Selector132~0_combout ;
wire \master_rdata[0][30]~reg0_q ;
wire \slave_rdata[1][31]~input_o ;
wire \slave_rdata[0][31]~input_o ;
wire \Selector131~0_combout ;
wire \master_rdata[0][31]~reg0_q ;
wire \Selector130~0_combout ;
wire \Selector130~1_combout ;
wire \Selector130~2_combout ;
wire \master_rdata[1][12]~3_combout ;
wire \master_rdata[1][12]~4_combout ;
wire \master_rdata[1][12]~5_combout ;
wire \master_rdata[1][12]~6_combout ;
wire \master_rdata[1][0]~reg0_q ;
wire \Selector129~0_combout ;
wire \master_rdata[1][1]~reg0_q ;
wire \Selector128~0_combout ;
wire \master_rdata[1][2]~reg0_q ;
wire \Selector127~0_combout ;
wire \master_rdata[1][3]~reg0_q ;
wire \Selector126~0_combout ;
wire \master_rdata[1][4]~reg0_q ;
wire \Selector125~0_combout ;
wire \master_rdata[1][5]~reg0_q ;
wire \Selector124~0_combout ;
wire \master_rdata[1][6]~reg0_q ;
wire \Selector123~0_combout ;
wire \master_rdata[1][7]~reg0_q ;
wire \Selector122~0_combout ;
wire \master_rdata[1][8]~reg0_q ;
wire \Selector121~0_combout ;
wire \master_rdata[1][9]~reg0_q ;
wire \Selector120~0_combout ;
wire \master_rdata[1][10]~reg0_q ;
wire \Selector119~0_combout ;
wire \master_rdata[1][11]~reg0_q ;
wire \Selector118~0_combout ;
wire \master_rdata[1][12]~reg0_q ;
wire \Selector117~0_combout ;
wire \master_rdata[1][13]~reg0_q ;
wire \Selector116~0_combout ;
wire \master_rdata[1][14]~reg0_q ;
wire \Selector115~0_combout ;
wire \master_rdata[1][15]~reg0_q ;
wire \Selector114~0_combout ;
wire \master_rdata[1][16]~reg0_q ;
wire \Selector113~0_combout ;
wire \master_rdata[1][17]~reg0_q ;
wire \Selector112~0_combout ;
wire \master_rdata[1][18]~reg0_q ;
wire \Selector111~0_combout ;
wire \master_rdata[1][19]~reg0_q ;
wire \Selector110~0_combout ;
wire \master_rdata[1][20]~reg0_q ;
wire \Selector109~0_combout ;
wire \master_rdata[1][21]~reg0_q ;
wire \Selector108~0_combout ;
wire \master_rdata[1][22]~reg0_q ;
wire \Selector107~0_combout ;
wire \master_rdata[1][23]~reg0_q ;
wire \Selector106~0_combout ;
wire \master_rdata[1][24]~reg0_q ;
wire \Selector105~0_combout ;
wire \master_rdata[1][25]~reg0_q ;
wire \Selector104~0_combout ;
wire \master_rdata[1][26]~reg0_q ;
wire \Selector103~0_combout ;
wire \master_rdata[1][27]~reg0_q ;
wire \Selector102~0_combout ;
wire \master_rdata[1][28]~reg0_q ;
wire \Selector101~0_combout ;
wire \master_rdata[1][29]~reg0_q ;
wire \Selector100~0_combout ;
wire \master_rdata[1][30]~reg0_q ;
wire \Selector99~0_combout ;
wire \master_rdata[1][31]~reg0_q ;
wire \Selector300~3_combout ;
wire \Selector300~4_combout ;
wire \Selector300~2_combout ;
wire \Selector300~5_combout ;
wire \master_ack[0]~reg0_q ;
wire \Selector299~1_combout ;
wire \Selector299~0_combout ;
wire \Selector299~2_combout ;
wire \master_ack[1]~reg0_q ;
wire \master_addr[0][0]~input_o ;
wire \addr_0[2]~6_combout ;
wire \Selector32~0_combout ;
wire \addr_0[2]~7_combout ;
wire \slave_addr[0][0]~reg0feeder_combout ;
wire \Equal28~0_combout ;
wire \Equal28~1_combout ;
wire \slave_addr[0][25]~0_combout ;
wire \slave_wdata[1][28]~0_combout ;
wire \slave_wdata[1][28]~1_combout ;
wire \slave_wdata[1][28]~2_combout ;
wire \WideOr7~0_combout ;
wire \slave_addr[0][25]~1_combout ;
wire \slave_addr[0][0]~reg0_q ;
wire \master_addr[1][1]~input_o ;
wire \master_addr[0][1]~input_o ;
wire \Selector31~0_combout ;
wire \slave_addr[0][1]~reg0feeder_combout ;
wire \slave_addr[0][1]~reg0_q ;
wire \master_addr[0][2]~input_o ;
wire \Selector30~0_combout ;
wire \slave_addr[0][2]~reg0feeder_combout ;
wire \slave_addr[0][2]~reg0_q ;
wire \master_addr[0][3]~input_o ;
wire \master_addr[1][3]~input_o ;
wire \Selector29~0_combout ;
wire \slave_addr[0][3]~reg0feeder_combout ;
wire \slave_addr[0][3]~reg0_q ;
wire \master_addr[0][4]~input_o ;
wire \master_addr[1][4]~input_o ;
wire \Selector28~0_combout ;
wire \slave_addr[0][4]~reg0feeder_combout ;
wire \slave_addr[0][4]~reg0_q ;
wire \master_addr[0][5]~input_o ;
wire \Selector27~0_combout ;
wire \slave_addr[0][5]~reg0feeder_combout ;
wire \slave_addr[0][5]~reg0_q ;
wire \master_addr[0][6]~input_o ;
wire \master_addr[1][6]~input_o ;
wire \Selector26~0_combout ;
wire \slave_addr[0][6]~reg0feeder_combout ;
wire \slave_addr[0][6]~reg0_q ;
wire \master_addr[1][7]~input_o ;
wire \master_addr[0][7]~input_o ;
wire \Selector25~0_combout ;
wire \slave_addr[0][7]~reg0feeder_combout ;
wire \slave_addr[0][7]~reg0_q ;
wire \Selector24~0_combout ;
wire \slave_addr[0][8]~reg0feeder_combout ;
wire \slave_addr[0][8]~reg0_q ;
wire \Selector23~0_combout ;
wire \slave_addr[0][9]~reg0feeder_combout ;
wire \slave_addr[0][9]~reg0_q ;
wire \Selector22~0_combout ;
wire \slave_addr[0][10]~reg0feeder_combout ;
wire \slave_addr[0][10]~reg0_q ;
wire \Selector21~0_combout ;
wire \slave_addr[0][11]~reg0feeder_combout ;
wire \slave_addr[0][11]~reg0_q ;
wire \master_addr[1][12]~input_o ;
wire \master_addr[0][12]~input_o ;
wire \Selector20~0_combout ;
wire \slave_addr[0][12]~reg0feeder_combout ;
wire \slave_addr[0][12]~reg0_q ;
wire \master_addr[1][13]~input_o ;
wire \Selector19~0_combout ;
wire \slave_addr[0][13]~reg0feeder_combout ;
wire \slave_addr[0][13]~reg0_q ;
wire \Selector18~0_combout ;
wire \slave_addr[0][14]~reg0feeder_combout ;
wire \slave_addr[0][14]~reg0_q ;
wire \Selector17~0_combout ;
wire \slave_addr[0][15]~reg0feeder_combout ;
wire \slave_addr[0][15]~reg0_q ;
wire \Selector16~0_combout ;
wire \slave_addr[0][16]~reg0feeder_combout ;
wire \slave_addr[0][16]~reg0_q ;
wire \Selector15~0_combout ;
wire \slave_addr[0][17]~reg0feeder_combout ;
wire \slave_addr[0][17]~reg0_q ;
wire \master_addr[0][18]~input_o ;
wire \Selector14~0_combout ;
wire \slave_addr[0][18]~reg0feeder_combout ;
wire \slave_addr[0][18]~reg0_q ;
wire \Selector13~0_combout ;
wire \slave_addr[0][19]~reg0feeder_combout ;
wire \slave_addr[0][19]~reg0_q ;
wire \Selector12~0_combout ;
wire \slave_addr[0][20]~reg0feeder_combout ;
wire \slave_addr[0][20]~reg0_q ;
wire \Selector11~0_combout ;
wire \slave_addr[0][21]~reg0feeder_combout ;
wire \slave_addr[0][21]~reg0_q ;
wire \master_addr[0][22]~input_o ;
wire \Selector10~0_combout ;
wire \slave_addr[0][22]~reg0feeder_combout ;
wire \slave_addr[0][22]~reg0_q ;
wire \master_addr[0][23]~input_o ;
wire \master_addr[1][23]~input_o ;
wire \Selector9~0_combout ;
wire \slave_addr[0][23]~reg0feeder_combout ;
wire \slave_addr[0][23]~reg0_q ;
wire \Selector8~0_combout ;
wire \slave_addr[0][24]~reg0feeder_combout ;
wire \slave_addr[0][24]~reg0_q ;
wire \Selector7~0_combout ;
wire \slave_addr[0][25]~reg0feeder_combout ;
wire \slave_addr[0][25]~reg0_q ;
wire \Selector6~0_combout ;
wire \slave_addr[0][26]~reg0feeder_combout ;
wire \slave_addr[0][26]~reg0_q ;
wire \Selector5~0_combout ;
wire \slave_addr[0][27]~reg0feeder_combout ;
wire \slave_addr[0][27]~reg0_q ;
wire \Selector4~0_combout ;
wire \slave_addr[0][28]~reg0feeder_combout ;
wire \slave_addr[0][28]~reg0_q ;
wire \Selector3~0_combout ;
wire \slave_addr[0][29]~reg0feeder_combout ;
wire \slave_addr[0][29]~reg0_q ;
wire \master_addr[0][30]~input_o ;
wire \Selector2~0_combout ;
wire \slave_addr[0][30]~reg0feeder_combout ;
wire \slave_addr[0][30]~reg0_q ;
wire \rr[0]~0_combout ;
wire \addr_0~10_combout ;
wire \addr_0[31]~0_combout ;
wire \master_addr[1][31]~input_o ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \slave_addr[0][31]~reg0feeder_combout ;
wire \slave_addr[0][31]~reg0_q ;
wire \addr_1~4_combout ;
wire \addr_1[0]~37_combout ;
wire \Selector194~0_combout ;
wire \slave_addr[1][17]~2_combout ;
wire \slave_addr[1][0]~reg0_q ;
wire \addr_1~5_combout ;
wire \Selector193~0_combout ;
wire \slave_addr[1][1]~reg0_q ;
wire \master_addr[1][2]~input_o ;
wire \addr_1~6_combout ;
wire \Selector192~0_combout ;
wire \slave_addr[1][2]~reg0_q ;
wire \addr_1~7_combout ;
wire \Selector191~0_combout ;
wire \slave_addr[1][3]~reg0_q ;
wire \addr_1~8_combout ;
wire \Selector190~0_combout ;
wire \slave_addr[1][4]~reg0_q ;
wire \addr_1~9_combout ;
wire \Selector189~0_combout ;
wire \slave_addr[1][5]~reg0_q ;
wire \addr_1~10_combout ;
wire \Selector188~0_combout ;
wire \slave_addr[1][6]~reg0_q ;
wire \addr_1~11_combout ;
wire \Selector187~0_combout ;
wire \slave_addr[1][7]~reg0_q ;
wire \Selector186~0_combout ;
wire \slave_addr[1][8]~reg0_q ;
wire \addr_1~13_combout ;
wire \Selector185~0_combout ;
wire \slave_addr[1][9]~reg0_q ;
wire \addr_1~14_combout ;
wire \Selector184~0_combout ;
wire \slave_addr[1][10]~reg0_q ;
wire \addr_1~15_combout ;
wire \Selector183~0_combout ;
wire \slave_addr[1][11]~reg0_q ;
wire \addr_1~16_combout ;
wire \Selector182~0_combout ;
wire \slave_addr[1][12]~reg0_q ;
wire \addr_1~17_combout ;
wire \Selector181~0_combout ;
wire \slave_addr[1][13]~reg0_q ;
wire \master_addr[1][14]~input_o ;
wire \addr_1~18_combout ;
wire \Selector180~0_combout ;
wire \slave_addr[1][14]~reg0_q ;
wire \Selector179~0_combout ;
wire \slave_addr[1][15]~reg0_q ;
wire \Selector178~0_combout ;
wire \slave_addr[1][16]~reg0_q ;
wire \master_addr[1][17]~input_o ;
wire \addr_1~21_combout ;
wire \Selector177~0_combout ;
wire \slave_addr[1][17]~reg0_q ;
wire \addr_1~22_combout ;
wire \Selector176~0_combout ;
wire \slave_addr[1][18]~reg0_q ;
wire \addr_1~23_combout ;
wire \Selector175~0_combout ;
wire \slave_addr[1][19]~reg0_q ;
wire \master_addr[0][20]~input_o ;
wire \addr_1~24_combout ;
wire \Selector174~0_combout ;
wire \slave_addr[1][20]~reg0_q ;
wire \Selector173~0_combout ;
wire \slave_addr[1][21]~reg0_q ;
wire \Selector172~0_combout ;
wire \slave_addr[1][22]~reg0_q ;
wire \addr_1~27_combout ;
wire \Selector171~0_combout ;
wire \slave_addr[1][23]~reg0_q ;
wire \addr_1~28_combout ;
wire \Selector170~0_combout ;
wire \slave_addr[1][24]~reg0_q ;
wire \addr_1~29_combout ;
wire \Selector169~0_combout ;
wire \slave_addr[1][25]~reg0_q ;
wire \Selector168~0_combout ;
wire \slave_addr[1][26]~reg0_q ;
wire \addr_1~31_combout ;
wire \Selector167~0_combout ;
wire \slave_addr[1][27]~reg0_q ;
wire \master_addr[1][28]~input_o ;
wire \addr_1~32_combout ;
wire \Selector166~0_combout ;
wire \slave_addr[1][28]~reg0_q ;
wire \addr_1~33_combout ;
wire \Selector165~0_combout ;
wire \slave_addr[1][29]~reg0_q ;
wire \addr_1~34_combout ;
wire \Selector164~0_combout ;
wire \slave_addr[1][30]~reg0_q ;
wire \addr_1~35_combout ;
wire \Selector163~0_combout ;
wire \slave_addr[1][31]~reg0_q ;
wire \master_wdata[1][0]~input_o ;
wire \master_wdata[0][0]~input_o ;
wire \data_0[24]~0_combout ;
wire \data_0[24]~1_combout ;
wire \Selector65~0_combout ;
wire \data_0[24]~2_combout ;
wire \data_0[24]~3_combout ;
wire \data_0[24]~4_combout ;
wire \data_0[24]~5_combout ;
wire \data_0[24]~6_combout ;
wire \data_0[24]~7_combout ;
wire \slave_wdata[0][0]~reg0feeder_combout ;
wire \slave_wdata[0][14]~3_combout ;
wire \slave_wdata[0][14]~4_combout ;
wire \slave_wdata[0][0]~reg0_q ;
wire \master_wdata[1][1]~input_o ;
wire \Selector64~0_combout ;
wire \slave_wdata[0][1]~reg0feeder_combout ;
wire \slave_wdata[0][1]~reg0_q ;
wire \master_wdata[1][2]~input_o ;
wire \master_wdata[0][2]~input_o ;
wire \Selector63~0_combout ;
wire \slave_wdata[0][2]~reg0feeder_combout ;
wire \slave_wdata[0][2]~reg0_q ;
wire \master_wdata[1][3]~input_o ;
wire \master_wdata[0][3]~input_o ;
wire \Selector62~0_combout ;
wire \slave_wdata[0][3]~reg0feeder_combout ;
wire \slave_wdata[0][3]~reg0_q ;
wire \master_wdata[1][4]~input_o ;
wire \master_wdata[0][4]~input_o ;
wire \Selector61~0_combout ;
wire \slave_wdata[0][4]~reg0feeder_combout ;
wire \slave_wdata[0][4]~reg0_q ;
wire \master_wdata[1][5]~input_o ;
wire \master_wdata[0][5]~input_o ;
wire \Selector60~0_combout ;
wire \slave_wdata[0][5]~reg0feeder_combout ;
wire \slave_wdata[0][5]~reg0_q ;
wire \master_wdata[0][6]~input_o ;
wire \Selector59~0_combout ;
wire \slave_wdata[0][6]~reg0feeder_combout ;
wire \slave_wdata[0][6]~reg0_q ;
wire \master_wdata[0][7]~input_o ;
wire \Selector58~0_combout ;
wire \slave_wdata[0][7]~reg0feeder_combout ;
wire \slave_wdata[0][7]~reg0_q ;
wire \master_wdata[0][8]~input_o ;
wire \master_wdata[1][8]~input_o ;
wire \Selector57~0_combout ;
wire \slave_wdata[0][8]~reg0feeder_combout ;
wire \slave_wdata[0][8]~reg0_q ;
wire \master_wdata[1][9]~input_o ;
wire \Selector56~0_combout ;
wire \slave_wdata[0][9]~reg0feeder_combout ;
wire \slave_wdata[0][9]~reg0_q ;
wire \master_wdata[0][10]~input_o ;
wire \Selector55~0_combout ;
wire \slave_wdata[0][10]~reg0feeder_combout ;
wire \slave_wdata[0][10]~reg0_q ;
wire \master_wdata[1][11]~input_o ;
wire \Selector54~0_combout ;
wire \slave_wdata[0][11]~reg0feeder_combout ;
wire \slave_wdata[0][11]~reg0_q ;
wire \master_wdata[0][12]~input_o ;
wire \master_wdata[1][12]~input_o ;
wire \Selector53~0_combout ;
wire \slave_wdata[0][12]~reg0feeder_combout ;
wire \slave_wdata[0][12]~reg0_q ;
wire \master_wdata[1][13]~input_o ;
wire \Selector52~0_combout ;
wire \slave_wdata[0][13]~reg0feeder_combout ;
wire \slave_wdata[0][13]~reg0_q ;
wire \master_wdata[0][14]~input_o ;
wire \master_wdata[1][14]~input_o ;
wire \Selector51~0_combout ;
wire \slave_wdata[0][14]~reg0feeder_combout ;
wire \slave_wdata[0][14]~reg0_q ;
wire \master_wdata[1][15]~input_o ;
wire \master_wdata[0][15]~input_o ;
wire \Selector50~0_combout ;
wire \slave_wdata[0][15]~reg0feeder_combout ;
wire \slave_wdata[0][15]~reg0_q ;
wire \master_wdata[0][16]~input_o ;
wire \master_wdata[1][16]~input_o ;
wire \Selector49~0_combout ;
wire \slave_wdata[0][16]~reg0feeder_combout ;
wire \slave_wdata[0][16]~reg0_q ;
wire \master_wdata[1][17]~input_o ;
wire \Selector48~0_combout ;
wire \slave_wdata[0][17]~reg0feeder_combout ;
wire \slave_wdata[0][17]~reg0_q ;
wire \master_wdata[0][18]~input_o ;
wire \Selector47~0_combout ;
wire \slave_wdata[0][18]~reg0feeder_combout ;
wire \slave_wdata[0][18]~reg0_q ;
wire \master_wdata[1][19]~input_o ;
wire \Selector46~0_combout ;
wire \slave_wdata[0][19]~reg0feeder_combout ;
wire \slave_wdata[0][19]~reg0_q ;
wire \master_wdata[0][20]~input_o ;
wire \master_wdata[1][20]~input_o ;
wire \Selector45~0_combout ;
wire \slave_wdata[0][20]~reg0feeder_combout ;
wire \slave_wdata[0][20]~reg0_q ;
wire \master_wdata[1][21]~input_o ;
wire \Selector44~0_combout ;
wire \slave_wdata[0][21]~reg0feeder_combout ;
wire \slave_wdata[0][21]~reg0_q ;
wire \master_wdata[0][22]~input_o ;
wire \master_wdata[1][22]~input_o ;
wire \Selector43~0_combout ;
wire \slave_wdata[0][22]~reg0feeder_combout ;
wire \slave_wdata[0][22]~reg0_q ;
wire \master_wdata[1][23]~input_o ;
wire \Selector42~0_combout ;
wire \slave_wdata[0][23]~reg0feeder_combout ;
wire \slave_wdata[0][23]~reg0_q ;
wire \master_wdata[1][24]~input_o ;
wire \master_wdata[0][24]~input_o ;
wire \Selector41~0_combout ;
wire \slave_wdata[0][24]~reg0feeder_combout ;
wire \slave_wdata[0][24]~reg0_q ;
wire \master_wdata[1][25]~input_o ;
wire \master_wdata[0][25]~input_o ;
wire \Selector40~0_combout ;
wire \slave_wdata[0][25]~reg0feeder_combout ;
wire \slave_wdata[0][25]~reg0_q ;
wire \master_wdata[1][26]~input_o ;
wire \master_wdata[0][26]~input_o ;
wire \Selector39~0_combout ;
wire \slave_wdata[0][26]~reg0feeder_combout ;
wire \slave_wdata[0][26]~reg0_q ;
wire \master_wdata[1][27]~input_o ;
wire \Selector38~0_combout ;
wire \slave_wdata[0][27]~reg0feeder_combout ;
wire \slave_wdata[0][27]~reg0_q ;
wire \master_wdata[1][28]~input_o ;
wire \Selector37~0_combout ;
wire \slave_wdata[0][28]~reg0feeder_combout ;
wire \slave_wdata[0][28]~reg0_q ;
wire \master_wdata[1][29]~input_o ;
wire \Selector36~0_combout ;
wire \slave_wdata[0][29]~reg0feeder_combout ;
wire \slave_wdata[0][29]~reg0_q ;
wire \master_wdata[1][30]~input_o ;
wire \Selector35~0_combout ;
wire \slave_wdata[0][30]~reg0feeder_combout ;
wire \slave_wdata[0][30]~reg0_q ;
wire \master_wdata[0][31]~input_o ;
wire \master_wdata[1][31]~input_o ;
wire \Selector34~0_combout ;
wire \slave_wdata[0][31]~reg0feeder_combout ;
wire \slave_wdata[0][31]~reg0_q ;
wire \data_1[0]~feeder_combout ;
wire \data_1[0]~0_combout ;
wire \Selector260~0_combout ;
wire \Equal27~1_combout ;
wire \slave_wdata[1][28]~6_combout ;
wire \slave_wdata[1][28]~5_combout ;
wire \slave_wdata[1][28]~7_combout ;
wire \slave_wdata[1][0]~reg0_q ;
wire \data_1[1]~feeder_combout ;
wire \Selector259~0_combout ;
wire \slave_wdata[1][1]~reg0_q ;
wire \data_1[2]~feeder_combout ;
wire \Selector258~0_combout ;
wire \slave_wdata[1][2]~reg0_q ;
wire \data_1[3]~feeder_combout ;
wire \Selector257~0_combout ;
wire \slave_wdata[1][3]~reg0_q ;
wire \data_1[4]~feeder_combout ;
wire \Selector256~0_combout ;
wire \slave_wdata[1][4]~reg0_q ;
wire \data_1[5]~feeder_combout ;
wire \Selector255~0_combout ;
wire \slave_wdata[1][5]~reg0_q ;
wire \master_wdata[1][6]~input_o ;
wire \data_1[6]~feeder_combout ;
wire \Selector254~0_combout ;
wire \slave_wdata[1][6]~reg0_q ;
wire \master_wdata[1][7]~input_o ;
wire \data_1[7]~feeder_combout ;
wire \Selector253~0_combout ;
wire \slave_wdata[1][7]~reg0_q ;
wire \data_1[8]~feeder_combout ;
wire \Selector252~0_combout ;
wire \slave_wdata[1][8]~reg0_q ;
wire \data_1[9]~feeder_combout ;
wire \Selector251~0_combout ;
wire \slave_wdata[1][9]~reg0_q ;
wire \master_wdata[1][10]~input_o ;
wire \data_1[10]~feeder_combout ;
wire \Selector250~0_combout ;
wire \slave_wdata[1][10]~reg0_q ;
wire \data_1[11]~feeder_combout ;
wire \Selector249~0_combout ;
wire \slave_wdata[1][11]~reg0_q ;
wire \data_1[12]~feeder_combout ;
wire \Selector248~0_combout ;
wire \slave_wdata[1][12]~reg0_q ;
wire \data_1[13]~feeder_combout ;
wire \Selector247~0_combout ;
wire \slave_wdata[1][13]~reg0_q ;
wire \data_1[14]~feeder_combout ;
wire \Selector246~0_combout ;
wire \slave_wdata[1][14]~reg0_q ;
wire \data_1[15]~feeder_combout ;
wire \Selector245~0_combout ;
wire \slave_wdata[1][15]~reg0_q ;
wire \Selector244~0_combout ;
wire \slave_wdata[1][16]~reg0_q ;
wire \data_1[17]~feeder_combout ;
wire \Selector243~0_combout ;
wire \slave_wdata[1][17]~reg0_q ;
wire \master_wdata[1][18]~input_o ;
wire \data_1[18]~feeder_combout ;
wire \Selector242~0_combout ;
wire \slave_wdata[1][18]~reg0_q ;
wire \data_1[19]~feeder_combout ;
wire \Selector241~0_combout ;
wire \slave_wdata[1][19]~reg0_q ;
wire \data_1[20]~feeder_combout ;
wire \Selector240~0_combout ;
wire \slave_wdata[1][20]~reg0_q ;
wire \data_1[21]~feeder_combout ;
wire \Selector239~0_combout ;
wire \slave_wdata[1][21]~reg0_q ;
wire \data_1[22]~feeder_combout ;
wire \Selector238~0_combout ;
wire \slave_wdata[1][22]~reg0_q ;
wire \Selector237~0_combout ;
wire \slave_wdata[1][23]~reg0_q ;
wire \data_1[24]~feeder_combout ;
wire \Selector236~0_combout ;
wire \slave_wdata[1][24]~reg0_q ;
wire \data_1[25]~feeder_combout ;
wire \Selector235~0_combout ;
wire \slave_wdata[1][25]~reg0_q ;
wire \data_1[26]~feeder_combout ;
wire \Selector234~0_combout ;
wire \slave_wdata[1][26]~reg0_q ;
wire \data_1[27]~feeder_combout ;
wire \Selector233~0_combout ;
wire \slave_wdata[1][27]~reg0_q ;
wire \data_1[28]~feeder_combout ;
wire \Selector232~0_combout ;
wire \slave_wdata[1][28]~reg0_q ;
wire \data_1[29]~feeder_combout ;
wire \Selector231~0_combout ;
wire \slave_wdata[1][29]~reg0_q ;
wire \data_1[30]~feeder_combout ;
wire \Selector230~0_combout ;
wire \slave_wdata[1][30]~reg0_q ;
wire \data_1[31]~feeder_combout ;
wire \Selector229~0_combout ;
wire \slave_wdata[1][31]~reg0_q ;
wire \slave_cmd[0]~reg0feeder_combout ;
wire \slave_cmd[0]~reg0_q ;
wire \Selector227~0_combout ;
wire \slave_cmd[1]~reg0_q ;
wire [31:0] addr_0;
wire [31:0] addr_1;
wire [31:0] data_0;
wire [31:0] data_1;
wire [31:0] pc;
wire [31:0] pc2;
wire [31:0] rr;


// Location: FF_X35_Y32_N17
dffeas ack_0(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector98~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam ack_0.is_wysiwyg = "true";
defparam ack_0.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneive_lcell_comb \Equal25~0 (
// Equation(s):
// \Equal25~0_combout  = (!pc2[3] & (pc2[8] & (!pc2[6] & pc2[4])))

	.dataa(pc2[3]),
	.datab(pc2[8]),
	.datac(pc2[6]),
	.datad(pc2[4]),
	.cin(gnd),
	.combout(\Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal25~0 .lut_mask = 16'h0400;
defparam \Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N6
cycloneive_lcell_comb \Selector298~0 (
// Equation(s):
// \Selector298~0_combout  = (!pc2[8]) # (!pc2[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(pc2[6]),
	.datad(pc2[8]),
	.cin(gnd),
	.combout(\Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~0 .lut_mask = 16'h0FFF;
defparam \Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneive_lcell_comb \Selector298~1 (
// Equation(s):
// \Selector298~1_combout  = (pc2[3]) # ((pc2[1]) # ((\Selector298~0_combout ) # (!\Equal27~0_combout )))

	.dataa(pc2[3]),
	.datab(pc2[1]),
	.datac(\Selector298~0_combout ),
	.datad(\Equal27~0_combout ),
	.cin(gnd),
	.combout(\Selector298~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~1 .lut_mask = 16'hFEFF;
defparam \Selector298~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cycloneive_lcell_comb WideOr19(
// Equation(s):
// \WideOr19~combout  = (\Equal18~1_combout ) # (((\Selector300~3_combout  & \Selector300~1_combout )) # (!\WideNor1~0_combout ))

	.dataa(\Selector300~3_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\Selector300~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\WideOr19~combout ),
	.cout());
// synopsys translate_off
defparam WideOr19.lut_mask = 16'hECFF;
defparam WideOr19.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N23
dffeas \addr_1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[8] .is_wysiwyg = "true";
defparam \addr_1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \addr_1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[15] .is_wysiwyg = "true";
defparam \addr_1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \addr_1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[16] .is_wysiwyg = "true";
defparam \addr_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N15
dffeas \addr_1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[21] .is_wysiwyg = "true";
defparam \addr_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y31_N9
dffeas \addr_1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[22] .is_wysiwyg = "true";
defparam \addr_1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \addr_1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[26] .is_wysiwyg = "true";
defparam \addr_1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas cmd_1(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cmd_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmd_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam cmd_1.is_wysiwyg = "true";
defparam cmd_1.power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N27
dffeas \data_1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[16] .is_wysiwyg = "true";
defparam \data_1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \data_1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[23] .is_wysiwyg = "true";
defparam \data_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\master_addr[1][0]~input_o  & (\master_addr[0][0]~input_o  & (\master_addr[1][1]~input_o  $ (!\master_addr[0][1]~input_o )))) # (!\master_addr[1][0]~input_o  & (!\master_addr[0][0]~input_o  & (\master_addr[1][1]~input_o  $ 
// (!\master_addr[0][1]~input_o ))))

	.dataa(\master_addr[1][0]~input_o ),
	.datab(\master_addr[1][1]~input_o ),
	.datac(\master_addr[0][1]~input_o ),
	.datad(\master_addr[0][0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8241;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\master_addr[0][2]~input_o  & (\master_addr[1][2]~input_o  & (\master_addr[0][3]~input_o  $ (!\master_addr[1][3]~input_o )))) # (!\master_addr[0][2]~input_o  & (!\master_addr[1][2]~input_o  & (\master_addr[0][3]~input_o  $ 
// (!\master_addr[1][3]~input_o ))))

	.dataa(\master_addr[0][2]~input_o ),
	.datab(\master_addr[0][3]~input_o ),
	.datac(\master_addr[1][3]~input_o ),
	.datad(\master_addr[1][2]~input_o ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8241;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\master_addr[1][4]~input_o  & (\master_addr[0][4]~input_o  & (\master_addr[0][5]~input_o  $ (!\master_addr[1][5]~input_o )))) # (!\master_addr[1][4]~input_o  & (!\master_addr[0][4]~input_o  & (\master_addr[0][5]~input_o  $ 
// (!\master_addr[1][5]~input_o ))))

	.dataa(\master_addr[1][4]~input_o ),
	.datab(\master_addr[0][4]~input_o ),
	.datac(\master_addr[0][5]~input_o ),
	.datad(\master_addr[1][5]~input_o ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h9009;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N12
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\master_addr[0][7]~input_o  & (\master_addr[1][7]~input_o  & (\master_addr[1][6]~input_o  $ (!\master_addr[0][6]~input_o )))) # (!\master_addr[0][7]~input_o  & (!\master_addr[1][7]~input_o  & (\master_addr[1][6]~input_o  $ 
// (!\master_addr[0][6]~input_o ))))

	.dataa(\master_addr[0][7]~input_o ),
	.datab(\master_addr[1][6]~input_o ),
	.datac(\master_addr[1][7]~input_o ),
	.datad(\master_addr[0][6]~input_o ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8421;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~2_combout  & (\Equal0~1_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\master_addr[1][12]~input_o  & (\master_addr[0][12]~input_o  & (\master_addr[1][13]~input_o  $ (!\master_addr[0][13]~input_o )))) # (!\master_addr[1][12]~input_o  & (!\master_addr[0][12]~input_o  & (\master_addr[1][13]~input_o  $ 
// (!\master_addr[0][13]~input_o ))))

	.dataa(\master_addr[1][12]~input_o ),
	.datab(\master_addr[1][13]~input_o ),
	.datac(\master_addr[0][12]~input_o ),
	.datad(\master_addr[0][13]~input_o ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8421;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneive_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = (\master_addr[1][22]~input_o  & (\master_addr[0][22]~input_o  & (\master_addr[0][23]~input_o  $ (!\master_addr[1][23]~input_o )))) # (!\master_addr[1][22]~input_o  & (!\master_addr[0][22]~input_o  & (\master_addr[0][23]~input_o  $ 
// (!\master_addr[1][23]~input_o ))))

	.dataa(\master_addr[1][22]~input_o ),
	.datab(\master_addr[0][23]~input_o ),
	.datac(\master_addr[0][22]~input_o ),
	.datad(\master_addr[1][23]~input_o ),
	.cin(gnd),
	.combout(\Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~13 .lut_mask = 16'h8421;
defparam \Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneive_lcell_comb \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = (\master_addr[1][31]~input_o  & (\master_addr[0][31]~input_o  & (\master_addr[1][30]~input_o  $ (!\master_addr[0][30]~input_o )))) # (!\master_addr[1][31]~input_o  & (!\master_addr[0][31]~input_o  & (\master_addr[1][30]~input_o  $ 
// (!\master_addr[0][30]~input_o ))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\master_addr[1][30]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[0][30]~input_o ),
	.cin(gnd),
	.combout(\Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~18 .lut_mask = 16'h8421;
defparam \Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cycloneive_lcell_comb \m~1 (
// Equation(s):
// \m~1_combout  = (!\master_req[0]~input_o  & ((\m~q ) # (\master_req[1]~input_o )))

	.dataa(gnd),
	.datab(\m~q ),
	.datac(\master_req[1]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\m~1_combout ),
	.cout());
// synopsys translate_off
defparam \m~1 .lut_mask = 16'h00FC;
defparam \m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneive_lcell_comb \Equal21~0 (
// Equation(s):
// \Equal21~0_combout  = (pc2[1] & (\Equal19~1_combout  & !pc2[0]))

	.dataa(gnd),
	.datab(pc2[1]),
	.datac(\Equal19~1_combout ),
	.datad(pc2[0]),
	.cin(gnd),
	.combout(\Equal21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal21~0 .lut_mask = 16'h00C0;
defparam \Equal21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (pc[3] & ((pc[0]) # ((pc[5])))) # (!pc[3] & ((pc[0] & (!pc[4] & pc[5])) # (!pc[0] & (pc[4] & !pc[5]))))

	.dataa(pc[3]),
	.datab(pc[0]),
	.datac(pc[4]),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hAE98;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cycloneive_lcell_comb \WideOr5~1 (
// Equation(s):
// \WideOr5~1_combout  = (pc[3] & ((\WideOr5~0_combout ) # (!pc[1]))) # (!pc[3] & ((pc[1]) # (!\WideOr5~0_combout )))

	.dataa(gnd),
	.datab(pc[3]),
	.datac(pc[1]),
	.datad(\WideOr5~0_combout ),
	.cin(gnd),
	.combout(\WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~1 .lut_mask = 16'hFC3F;
defparam \WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneive_lcell_comb \Selector98~2 (
// Equation(s):
// \Selector98~2_combout  = (\slave_ack[0]~input_o  & ((\Equal5~0_combout ) # ((\ack_0~q  & \WideOr5~1_combout )))) # (!\slave_ack[0]~input_o  & (\ack_0~q  & ((\WideOr5~1_combout ))))

	.dataa(\slave_ack[0]~input_o ),
	.datab(\ack_0~q ),
	.datac(\Equal5~0_combout ),
	.datad(\WideOr5~1_combout ),
	.cin(gnd),
	.combout(\Selector98~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~2 .lut_mask = 16'hECA0;
defparam \Selector98~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneive_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (pc[5] & (!pc[1] & pc[0]))

	.dataa(gnd),
	.datab(pc[5]),
	.datac(pc[1]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = 16'h0C00;
defparam \Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneive_lcell_comb \Selector98~3 (
// Equation(s):
// \Selector98~3_combout  = (\Selector98~2_combout ) # ((\ack_0~0_combout  & ((\Equal9~0_combout ) # (!\Selector98~4_combout ))))

	.dataa(\Selector98~4_combout ),
	.datab(\Equal9~0_combout ),
	.datac(\ack_0~0_combout ),
	.datad(\Selector98~2_combout ),
	.cin(gnd),
	.combout(\Selector98~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~3 .lut_mask = 16'hFFD0;
defparam \Selector98~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cycloneive_lcell_comb \pc2[5]~7 (
// Equation(s):
// \pc2[5]~7_combout  = (!\master_req[0]~input_o  & ((pc[5]) # (!\master_req[1]~input_o )))

	.dataa(gnd),
	.datab(\master_req[0]~input_o ),
	.datac(\master_req[1]~input_o ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\pc2[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~7 .lut_mask = 16'h3303;
defparam \pc2[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\slave_ack[1]~input_o  & \slave_ack[0]~input_o )

	.dataa(\slave_ack[1]~input_o ),
	.datab(gnd),
	.datac(\slave_ack[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hA0A0;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneive_lcell_comb \Selector93~2 (
// Equation(s):
// \Selector93~2_combout  = (!pc[5] & (\Equal2~4_combout  & ((\addr_0[2]~3_combout ) # (!\Equal2~5_combout ))))

	.dataa(\addr_0[2]~3_combout ),
	.datab(pc[5]),
	.datac(\Equal2~4_combout ),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~2 .lut_mask = 16'h2030;
defparam \Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneive_lcell_comb \Selector93~3 (
// Equation(s):
// \Selector93~3_combout  = (pc[5] & (((pc[0] & pc[1])) # (!\Equal2~4_combout )))

	.dataa(pc[0]),
	.datab(pc[5]),
	.datac(pc[1]),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Selector93~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~3 .lut_mask = 16'h80CC;
defparam \Selector93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneive_lcell_comb \Selector93~4 (
// Equation(s):
// \Selector93~4_combout  = (\Selector93~3_combout ) # ((\Selector93~2_combout ) # ((pc[4] & \Equal3~0_combout )))

	.dataa(pc[4]),
	.datab(\Equal3~0_combout ),
	.datac(\Selector93~3_combout ),
	.datad(\Selector93~2_combout ),
	.cin(gnd),
	.combout(\Selector93~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~4 .lut_mask = 16'hFFF8;
defparam \Selector93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneive_lcell_comb \Selector93~5 (
// Equation(s):
// \Selector93~5_combout  = (\Selector93~4_combout ) # ((!\Selector98~4_combout  & !\ack_0~0_combout ))

	.dataa(\Selector98~4_combout ),
	.datab(gnd),
	.datac(\ack_0~0_combout ),
	.datad(\Selector93~4_combout ),
	.cin(gnd),
	.combout(\Selector93~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~5 .lut_mask = 16'hFF05;
defparam \Selector93~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (!\master_req[1]~input_o  & (pc2[7] & !\master_req[0]~input_o ))

	.dataa(gnd),
	.datab(\master_req[1]~input_o ),
	.datac(pc2[7]),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'h0030;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \Selector96~5 (
// Equation(s):
// \Selector96~5_combout  = (pc[4] & (!\cmd_0~q )) # (!pc[4] & (((\addr_0[2]~3_combout  & pc2[1]))))

	.dataa(\cmd_0~q ),
	.datab(\addr_0[2]~3_combout ),
	.datac(pc2[1]),
	.datad(pc[4]),
	.cin(gnd),
	.combout(\Selector96~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~5 .lut_mask = 16'h55C0;
defparam \Selector96~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneive_lcell_comb \Selector89~4 (
// Equation(s):
// \Selector89~4_combout  = (pc2[8] & !\Selector89~2_combout )

	.dataa(pc2[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector89~2_combout ),
	.cin(gnd),
	.combout(\Selector89~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~4 .lut_mask = 16'h00AA;
defparam \Selector89~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneive_lcell_comb \Selector97~7 (
// Equation(s):
// \Selector97~7_combout  = (\master_req[0]~input_o  & (((!\master_cmd[0]~input_o )))) # (!\master_req[0]~input_o  & (!\master_cmd[1]~input_o  & (\master_req[1]~input_o )))

	.dataa(\master_cmd[1]~input_o ),
	.datab(\master_req[1]~input_o ),
	.datac(\master_cmd[0]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\Selector97~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~7 .lut_mask = 16'h0F44;
defparam \Selector97~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneive_lcell_comb \pc2~12 (
// Equation(s):
// \pc2~12_combout  = (rr[0] & ((\master_cmd[0]~input_o ))) # (!rr[0] & (\master_cmd[1]~input_o ))

	.dataa(\master_cmd[1]~input_o ),
	.datab(gnd),
	.datac(\master_cmd[0]~input_o ),
	.datad(rr[0]),
	.cin(gnd),
	.combout(\pc2~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc2~12 .lut_mask = 16'hF0AA;
defparam \pc2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cycloneive_lcell_comb \addr_0[2]~4 (
// Equation(s):
// \addr_0[2]~4_combout  = (rr[0] & (((!pc[5]) # (!\Equal2~5_combout )) # (!\Equal2~4_combout )))

	.dataa(rr[0]),
	.datab(\Equal2~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\addr_0[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~4 .lut_mask = 16'h2AAA;
defparam \addr_0[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cycloneive_lcell_comb \addr_0[2]~5 (
// Equation(s):
// \addr_0[2]~5_combout  = (\addr_0[2]~11_combout  & (((!\addr_0[2]~4_combout ) # (!\Equal0~20_combout )) # (!\always0~0_combout )))

	.dataa(\always0~0_combout ),
	.datab(\Equal0~20_combout ),
	.datac(\addr_0[2]~4_combout ),
	.datad(\addr_0[2]~11_combout ),
	.cin(gnd),
	.combout(\addr_0[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~5 .lut_mask = 16'h7F00;
defparam \addr_0[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
cycloneive_lcell_comb \addr_0~8 (
// Equation(s):
// \addr_0~8_combout  = (!\master_req[0]~input_o  & ((\master_req[1]~input_o  & (\master_addr[1][31]~input_o )) # (!\master_req[1]~input_o  & ((addr_0[31])))))

	.dataa(\master_req[1]~input_o ),
	.datab(\master_addr[1][31]~input_o ),
	.datac(\master_req[0]~input_o ),
	.datad(addr_0[31]),
	.cin(gnd),
	.combout(\addr_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0~8 .lut_mask = 16'h0D08;
defparam \addr_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N26
cycloneive_lcell_comb \addr_0~9 (
// Equation(s):
// \addr_0~9_combout  = (\addr_0~8_combout ) # ((\master_addr[0][31]~input_o  & \master_req[0]~input_o ))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\addr_0~8_combout ),
	.datac(gnd),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\addr_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0~9 .lut_mask = 16'hEECC;
defparam \addr_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneive_lcell_comb \addr_1~12 (
// Equation(s):
// \addr_1~12_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][8]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][8]~input_o ))

	.dataa(\master_addr[1][8]~input_o ),
	.datab(\master_addr[0][8]~input_o ),
	.datac(gnd),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~12_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~12 .lut_mask = 16'hCCAA;
defparam \addr_1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneive_lcell_comb \addr_1~19 (
// Equation(s):
// \addr_1~19_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][15]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][15]~input_o )))

	.dataa(\master_addr[0][15]~input_o ),
	.datab(\master_addr[1][15]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~19_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~19 .lut_mask = 16'hACAC;
defparam \addr_1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneive_lcell_comb \addr_1~20 (
// Equation(s):
// \addr_1~20_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][16]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][16]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][16]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[0][16]~input_o ),
	.cin(gnd),
	.combout(\addr_1~20_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~20 .lut_mask = 16'hFC0C;
defparam \addr_1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneive_lcell_comb \addr_1~25 (
// Equation(s):
// \addr_1~25_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][21]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][21]~input_o ))

	.dataa(\master_addr[1][21]~input_o ),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[0][21]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~25_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~25 .lut_mask = 16'hE2E2;
defparam \addr_1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneive_lcell_comb \addr_1~26 (
// Equation(s):
// \addr_1~26_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][22]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][22]~input_o ))

	.dataa(\master_addr[1][22]~input_o ),
	.datab(\master_addr[0][22]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~26 .lut_mask = 16'hCACA;
defparam \addr_1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneive_lcell_comb \addr_1~30 (
// Equation(s):
// \addr_1~30_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][26]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][26]~input_o ))

	.dataa(\master_addr[1][26]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][26]~input_o ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~30_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~30 .lut_mask = 16'hF0AA;
defparam \addr_1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \cmd_0~3 (
// Equation(s):
// \cmd_0~3_combout  = (\master_req[1]~input_o  & (\master_cmd[1]~input_o )) # (!\master_req[1]~input_o  & ((\cmd_0~q )))

	.dataa(gnd),
	.datab(\master_req[1]~input_o ),
	.datac(\master_cmd[1]~input_o ),
	.datad(\cmd_0~q ),
	.cin(gnd),
	.combout(\cmd_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_0~3 .lut_mask = 16'hF3C0;
defparam \cmd_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cycloneive_lcell_comb \cmd_1~0 (
// Equation(s):
// \cmd_1~0_combout  = (\master_addr[0][31]~input_o  & (\master_cmd[0]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_cmd[1]~input_o )))

	.dataa(gnd),
	.datab(\master_cmd[0]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_cmd[1]~input_o ),
	.cin(gnd),
	.combout(\cmd_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_1~0 .lut_mask = 16'hCFC0;
defparam \cmd_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N6
cycloneive_lcell_comb \s~4 (
// Equation(s):
// \s~4_combout  = (\master_req[0]~input_o  & ((\Equal0~20_combout ) # (!\master_req[1]~input_o )))

	.dataa(gnd),
	.datab(\master_req[1]~input_o ),
	.datac(\Equal0~20_combout ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\s~4_combout ),
	.cout());
// synopsys translate_off
defparam \s~4 .lut_mask = 16'hF300;
defparam \s~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneive_lcell_comb \Selector98~4 (
// Equation(s):
// \Selector98~4_combout  = (pc[4]) # ((!\Equal3~0_combout  & ((pc[3]) # (!\Equal12~0_combout ))))

	.dataa(pc[3]),
	.datab(\Equal12~0_combout ),
	.datac(pc[4]),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Selector98~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~4 .lut_mask = 16'hF0FB;
defparam \Selector98~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneive_lcell_comb \Selector94~8 (
// Equation(s):
// \Selector94~8_combout  = (pc2[3] & (pc[3] & (!\ack_0~0_combout  & !pc[0])))

	.dataa(pc2[3]),
	.datab(pc[3]),
	.datac(\ack_0~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector94~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~8 .lut_mask = 16'h0008;
defparam \Selector94~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cycloneive_lcell_comb \addr_0[2]~11 (
// Equation(s):
// \addr_0[2]~11_combout  = (\Equal11~0_combout  & (!\m~q )) # (!\Equal11~0_combout  & (((\master_req[1]~input_o ) # (!\master_req[0]~input_o ))))

	.dataa(\m~q ),
	.datab(\master_req[0]~input_o ),
	.datac(\master_req[1]~input_o ),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\addr_0[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~11 .lut_mask = 16'h55F3;
defparam \addr_0[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N1
cycloneive_io_ibuf \slave_rdata[1][0]~input (
	.i(slave_rdata_1_0),
	.ibar(gnd),
	.o(\slave_rdata[1][0]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][0]~input .bus_hold = "false";
defparam \slave_rdata[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N29
cycloneive_io_ibuf \slave_rdata[1][1]~input (
	.i(slave_rdata_1_1),
	.ibar(gnd),
	.o(\slave_rdata[1][1]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][1]~input .bus_hold = "false";
defparam \slave_rdata[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N8
cycloneive_io_ibuf \slave_rdata[0][2]~input (
	.i(slave_rdata_0_2),
	.ibar(gnd),
	.o(\slave_rdata[0][2]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][2]~input .bus_hold = "false";
defparam \slave_rdata[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N15
cycloneive_io_ibuf \slave_rdata[0][3]~input (
	.i(slave_rdata_0_3),
	.ibar(gnd),
	.o(\slave_rdata[0][3]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][3]~input .bus_hold = "false";
defparam \slave_rdata[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneive_io_ibuf \slave_rdata[0][5]~input (
	.i(slave_rdata_0_5),
	.ibar(gnd),
	.o(\slave_rdata[0][5]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][5]~input .bus_hold = "false";
defparam \slave_rdata[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
cycloneive_io_ibuf \slave_rdata[1][8]~input (
	.i(slave_rdata_1_8),
	.ibar(gnd),
	.o(\slave_rdata[1][8]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][8]~input .bus_hold = "false";
defparam \slave_rdata[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneive_io_ibuf \slave_rdata[1][9]~input (
	.i(slave_rdata_1_9),
	.ibar(gnd),
	.o(\slave_rdata[1][9]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][9]~input .bus_hold = "false";
defparam \slave_rdata[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \slave_rdata[1][10]~input (
	.i(slave_rdata_1_10),
	.ibar(gnd),
	.o(\slave_rdata[1][10]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][10]~input .bus_hold = "false";
defparam \slave_rdata[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \slave_rdata[1][12]~input (
	.i(slave_rdata_1_12),
	.ibar(gnd),
	.o(\slave_rdata[1][12]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][12]~input .bus_hold = "false";
defparam \slave_rdata[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N22
cycloneive_io_ibuf \slave_rdata[0][13]~input (
	.i(slave_rdata_0_13),
	.ibar(gnd),
	.o(\slave_rdata[0][13]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][13]~input .bus_hold = "false";
defparam \slave_rdata[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N22
cycloneive_io_ibuf \slave_rdata[1][14]~input (
	.i(slave_rdata_1_14),
	.ibar(gnd),
	.o(\slave_rdata[1][14]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][14]~input .bus_hold = "false";
defparam \slave_rdata[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N15
cycloneive_io_ibuf \slave_rdata[0][15]~input (
	.i(slave_rdata_0_15),
	.ibar(gnd),
	.o(\slave_rdata[0][15]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][15]~input .bus_hold = "false";
defparam \slave_rdata[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N8
cycloneive_io_ibuf \slave_rdata[0][16]~input (
	.i(slave_rdata_0_16),
	.ibar(gnd),
	.o(\slave_rdata[0][16]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][16]~input .bus_hold = "false";
defparam \slave_rdata[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N1
cycloneive_io_ibuf \slave_rdata[1][18]~input (
	.i(slave_rdata_1_18),
	.ibar(gnd),
	.o(\slave_rdata[1][18]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][18]~input .bus_hold = "false";
defparam \slave_rdata[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N15
cycloneive_io_ibuf \slave_rdata[0][20]~input (
	.i(slave_rdata_0_20),
	.ibar(gnd),
	.o(\slave_rdata[0][20]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][20]~input .bus_hold = "false";
defparam \slave_rdata[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \slave_rdata[0][22]~input (
	.i(slave_rdata_0_22),
	.ibar(gnd),
	.o(\slave_rdata[0][22]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][22]~input .bus_hold = "false";
defparam \slave_rdata[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N15
cycloneive_io_ibuf \slave_rdata[1][23]~input (
	.i(slave_rdata_1_23),
	.ibar(gnd),
	.o(\slave_rdata[1][23]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][23]~input .bus_hold = "false";
defparam \slave_rdata[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \slave_rdata[0][28]~input (
	.i(slave_rdata_0_28),
	.ibar(gnd),
	.o(\slave_rdata[0][28]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][28]~input .bus_hold = "false";
defparam \slave_rdata[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \slave_rdata[1][29]~input (
	.i(slave_rdata_1_29),
	.ibar(gnd),
	.o(\slave_rdata[1][29]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][29]~input .bus_hold = "false";
defparam \slave_rdata[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N8
cycloneive_io_ibuf \slave_rdata[0][30]~input (
	.i(slave_rdata_0_30),
	.ibar(gnd),
	.o(\slave_rdata[0][30]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][30]~input .bus_hold = "false";
defparam \slave_rdata[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N29
cycloneive_io_ibuf \master_addr[1][0]~input (
	.i(master_addr_1_0),
	.ibar(gnd),
	.o(\master_addr[1][0]~input_o ));
// synopsys translate_off
defparam \master_addr[1][0]~input .bus_hold = "false";
defparam \master_addr[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N8
cycloneive_io_ibuf \master_addr[1][5]~input (
	.i(master_addr_1_5),
	.ibar(gnd),
	.o(\master_addr[1][5]~input_o ));
// synopsys translate_off
defparam \master_addr[1][5]~input .bus_hold = "false";
defparam \master_addr[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N22
cycloneive_io_ibuf \master_addr[1][9]~input (
	.i(master_addr_1_9),
	.ibar(gnd),
	.o(\master_addr[1][9]~input_o ));
// synopsys translate_off
defparam \master_addr[1][9]~input .bus_hold = "false";
defparam \master_addr[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N15
cycloneive_io_ibuf \master_addr[1][11]~input (
	.i(master_addr_1_11),
	.ibar(gnd),
	.o(\master_addr[1][11]~input_o ));
// synopsys translate_off
defparam \master_addr[1][11]~input .bus_hold = "false";
defparam \master_addr[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N1
cycloneive_io_ibuf \master_addr[0][13]~input (
	.i(master_addr_0_13),
	.ibar(gnd),
	.o(\master_addr[0][13]~input_o ));
// synopsys translate_off
defparam \master_addr[0][13]~input .bus_hold = "false";
defparam \master_addr[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N22
cycloneive_io_ibuf \master_addr[1][22]~input (
	.i(master_addr_1_22),
	.ibar(gnd),
	.o(\master_addr[1][22]~input_o ));
// synopsys translate_off
defparam \master_addr[1][22]~input .bus_hold = "false";
defparam \master_addr[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N1
cycloneive_io_ibuf \master_addr[0][25]~input (
	.i(master_addr_0_25),
	.ibar(gnd),
	.o(\master_addr[0][25]~input_o ));
// synopsys translate_off
defparam \master_addr[0][25]~input .bus_hold = "false";
defparam \master_addr[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N8
cycloneive_io_ibuf \master_addr[1][27]~input (
	.i(master_addr_1_27),
	.ibar(gnd),
	.o(\master_addr[1][27]~input_o ));
// synopsys translate_off
defparam \master_addr[1][27]~input .bus_hold = "false";
defparam \master_addr[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \master_addr[1][30]~input (
	.i(master_addr_1_30),
	.ibar(gnd),
	.o(\master_addr[1][30]~input_o ));
// synopsys translate_off
defparam \master_addr[1][30]~input .bus_hold = "false";
defparam \master_addr[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N22
cycloneive_io_ibuf \master_wdata[0][1]~input (
	.i(master_wdata_0_1),
	.ibar(gnd),
	.o(\master_wdata[0][1]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][1]~input .bus_hold = "false";
defparam \master_wdata[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \master_wdata[0][9]~input (
	.i(master_wdata_0_9),
	.ibar(gnd),
	.o(\master_wdata[0][9]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][9]~input .bus_hold = "false";
defparam \master_wdata[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N22
cycloneive_io_ibuf \master_wdata[0][11]~input (
	.i(master_wdata_0_11),
	.ibar(gnd),
	.o(\master_wdata[0][11]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][11]~input .bus_hold = "false";
defparam \master_wdata[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N1
cycloneive_io_ibuf \master_wdata[0][13]~input (
	.i(master_wdata_0_13),
	.ibar(gnd),
	.o(\master_wdata[0][13]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][13]~input .bus_hold = "false";
defparam \master_wdata[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N1
cycloneive_io_ibuf \master_wdata[0][17]~input (
	.i(master_wdata_0_17),
	.ibar(gnd),
	.o(\master_wdata[0][17]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][17]~input .bus_hold = "false";
defparam \master_wdata[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N29
cycloneive_io_ibuf \master_wdata[0][19]~input (
	.i(master_wdata_0_19),
	.ibar(gnd),
	.o(\master_wdata[0][19]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][19]~input .bus_hold = "false";
defparam \master_wdata[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \master_wdata[0][21]~input (
	.i(master_wdata_0_21),
	.ibar(gnd),
	.o(\master_wdata[0][21]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][21]~input .bus_hold = "false";
defparam \master_wdata[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N1
cycloneive_io_ibuf \master_wdata[0][23]~input (
	.i(master_wdata_0_23),
	.ibar(gnd),
	.o(\master_wdata[0][23]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][23]~input .bus_hold = "false";
defparam \master_wdata[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y0_N22
cycloneive_io_ibuf \master_wdata[0][27]~input (
	.i(master_wdata_0_27),
	.ibar(gnd),
	.o(\master_wdata[0][27]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][27]~input .bus_hold = "false";
defparam \master_wdata[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N22
cycloneive_io_ibuf \master_wdata[0][28]~input (
	.i(master_wdata_0_28),
	.ibar(gnd),
	.o(\master_wdata[0][28]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][28]~input .bus_hold = "false";
defparam \master_wdata[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N8
cycloneive_io_ibuf \master_wdata[0][29]~input (
	.i(master_wdata_0_29),
	.ibar(gnd),
	.o(\master_wdata[0][29]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][29]~input .bus_hold = "false";
defparam \master_wdata[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \master_wdata[0][30]~input (
	.i(master_wdata_0_30),
	.ibar(gnd),
	.o(\master_wdata[0][30]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][30]~input .bus_hold = "false";
defparam \master_wdata[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \data_1[16]~feeder (
// Equation(s):
// \data_1[16]~feeder_combout  = \master_wdata[1][16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[16]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
cycloneive_lcell_comb \data_1[23]~feeder (
// Equation(s):
// \data_1[23]~feeder_combout  = \master_wdata[1][23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[23]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \master_rdata[0][0]~output (
	.i(\master_rdata[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][0]~output .bus_hold = "false";
defparam \master_rdata[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N2
cycloneive_io_obuf \master_rdata[0][1]~output (
	.i(\master_rdata[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][1]~output .bus_hold = "false";
defparam \master_rdata[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \master_rdata[0][2]~output (
	.i(\master_rdata[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][2]~output .bus_hold = "false";
defparam \master_rdata[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N9
cycloneive_io_obuf \master_rdata[0][3]~output (
	.i(\master_rdata[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][3]~output .bus_hold = "false";
defparam \master_rdata[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \master_rdata[0][4]~output (
	.i(\master_rdata[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][4]~output .bus_hold = "false";
defparam \master_rdata[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \master_rdata[0][5]~output (
	.i(\master_rdata[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][5]~output .bus_hold = "false";
defparam \master_rdata[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \master_rdata[0][6]~output (
	.i(\master_rdata[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][6]~output .bus_hold = "false";
defparam \master_rdata[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N23
cycloneive_io_obuf \master_rdata[0][7]~output (
	.i(\master_rdata[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][7]~output .bus_hold = "false";
defparam \master_rdata[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \master_rdata[0][8]~output (
	.i(\master_rdata[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][8]~output .bus_hold = "false";
defparam \master_rdata[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \master_rdata[0][9]~output (
	.i(\master_rdata[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][9]~output .bus_hold = "false";
defparam \master_rdata[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \master_rdata[0][10]~output (
	.i(\master_rdata[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][10]~output .bus_hold = "false";
defparam \master_rdata[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
cycloneive_io_obuf \master_rdata[0][11]~output (
	.i(\master_rdata[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][11]~output .bus_hold = "false";
defparam \master_rdata[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \master_rdata[0][12]~output (
	.i(\master_rdata[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][12]~output .bus_hold = "false";
defparam \master_rdata[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \master_rdata[0][13]~output (
	.i(\master_rdata[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][13]~output .bus_hold = "false";
defparam \master_rdata[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \master_rdata[0][14]~output (
	.i(\master_rdata[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][14]~output .bus_hold = "false";
defparam \master_rdata[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \master_rdata[0][15]~output (
	.i(\master_rdata[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][15]~output .bus_hold = "false";
defparam \master_rdata[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \master_rdata[0][16]~output (
	.i(\master_rdata[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][16]~output .bus_hold = "false";
defparam \master_rdata[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \master_rdata[0][17]~output (
	.i(\master_rdata[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][17]~output .bus_hold = "false";
defparam \master_rdata[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \master_rdata[0][18]~output (
	.i(\master_rdata[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][18]~output .bus_hold = "false";
defparam \master_rdata[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \master_rdata[0][19]~output (
	.i(\master_rdata[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][19]~output .bus_hold = "false";
defparam \master_rdata[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N30
cycloneive_io_obuf \master_rdata[0][20]~output (
	.i(\master_rdata[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][20]~output .bus_hold = "false";
defparam \master_rdata[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \master_rdata[0][21]~output (
	.i(\master_rdata[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][21]~output .bus_hold = "false";
defparam \master_rdata[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \master_rdata[0][22]~output (
	.i(\master_rdata[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][22]~output .bus_hold = "false";
defparam \master_rdata[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \master_rdata[0][23]~output (
	.i(\master_rdata[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][23]~output .bus_hold = "false";
defparam \master_rdata[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \master_rdata[0][24]~output (
	.i(\master_rdata[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][24]~output .bus_hold = "false";
defparam \master_rdata[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \master_rdata[0][25]~output (
	.i(\master_rdata[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][25]~output .bus_hold = "false";
defparam \master_rdata[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \master_rdata[0][26]~output (
	.i(\master_rdata[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][26]~output .bus_hold = "false";
defparam \master_rdata[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \master_rdata[0][27]~output (
	.i(\master_rdata[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][27]~output .bus_hold = "false";
defparam \master_rdata[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \master_rdata[0][28]~output (
	.i(\master_rdata[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][28]~output .bus_hold = "false";
defparam \master_rdata[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N16
cycloneive_io_obuf \master_rdata[0][29]~output (
	.i(\master_rdata[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][29]~output .bus_hold = "false";
defparam \master_rdata[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \master_rdata[0][30]~output (
	.i(\master_rdata[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][30]~output .bus_hold = "false";
defparam \master_rdata[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \master_rdata[0][31]~output (
	.i(\master_rdata[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[0][31]~output .bus_hold = "false";
defparam \master_rdata[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N9
cycloneive_io_obuf \master_rdata[1][0]~output (
	.i(\master_rdata[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][0]~output .bus_hold = "false";
defparam \master_rdata[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N16
cycloneive_io_obuf \master_rdata[1][1]~output (
	.i(\master_rdata[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][1]~output .bus_hold = "false";
defparam \master_rdata[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \master_rdata[1][2]~output (
	.i(\master_rdata[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][2]~output .bus_hold = "false";
defparam \master_rdata[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \master_rdata[1][3]~output (
	.i(\master_rdata[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][3]~output .bus_hold = "false";
defparam \master_rdata[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N30
cycloneive_io_obuf \master_rdata[1][4]~output (
	.i(\master_rdata[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][4]~output .bus_hold = "false";
defparam \master_rdata[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \master_rdata[1][5]~output (
	.i(\master_rdata[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][5]~output .bus_hold = "false";
defparam \master_rdata[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
cycloneive_io_obuf \master_rdata[1][6]~output (
	.i(\master_rdata[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][6]~output .bus_hold = "false";
defparam \master_rdata[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N9
cycloneive_io_obuf \master_rdata[1][7]~output (
	.i(\master_rdata[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][7]~output .bus_hold = "false";
defparam \master_rdata[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \master_rdata[1][8]~output (
	.i(\master_rdata[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][8]~output .bus_hold = "false";
defparam \master_rdata[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \master_rdata[1][9]~output (
	.i(\master_rdata[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][9]~output .bus_hold = "false";
defparam \master_rdata[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
cycloneive_io_obuf \master_rdata[1][10]~output (
	.i(\master_rdata[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][10]~output .bus_hold = "false";
defparam \master_rdata[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \master_rdata[1][11]~output (
	.i(\master_rdata[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][11]~output .bus_hold = "false";
defparam \master_rdata[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N9
cycloneive_io_obuf \master_rdata[1][12]~output (
	.i(\master_rdata[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][12]~output .bus_hold = "false";
defparam \master_rdata[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N9
cycloneive_io_obuf \master_rdata[1][13]~output (
	.i(\master_rdata[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][13]~output .bus_hold = "false";
defparam \master_rdata[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \master_rdata[1][14]~output (
	.i(\master_rdata[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][14]~output .bus_hold = "false";
defparam \master_rdata[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N2
cycloneive_io_obuf \master_rdata[1][15]~output (
	.i(\master_rdata[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][15]~output .bus_hold = "false";
defparam \master_rdata[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \master_rdata[1][16]~output (
	.i(\master_rdata[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][16]~output .bus_hold = "false";
defparam \master_rdata[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \master_rdata[1][17]~output (
	.i(\master_rdata[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][17]~output .bus_hold = "false";
defparam \master_rdata[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \master_rdata[1][18]~output (
	.i(\master_rdata[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][18]~output .bus_hold = "false";
defparam \master_rdata[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \master_rdata[1][19]~output (
	.i(\master_rdata[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][19]~output .bus_hold = "false";
defparam \master_rdata[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N23
cycloneive_io_obuf \master_rdata[1][20]~output (
	.i(\master_rdata[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][20]~output .bus_hold = "false";
defparam \master_rdata[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \master_rdata[1][21]~output (
	.i(\master_rdata[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][21]~output .bus_hold = "false";
defparam \master_rdata[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \master_rdata[1][22]~output (
	.i(\master_rdata[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][22]~output .bus_hold = "false";
defparam \master_rdata[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \master_rdata[1][23]~output (
	.i(\master_rdata[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][23]~output .bus_hold = "false";
defparam \master_rdata[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \master_rdata[1][24]~output (
	.i(\master_rdata[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][24]~output .bus_hold = "false";
defparam \master_rdata[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \master_rdata[1][25]~output (
	.i(\master_rdata[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][25]~output .bus_hold = "false";
defparam \master_rdata[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \master_rdata[1][26]~output (
	.i(\master_rdata[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][26]~output .bus_hold = "false";
defparam \master_rdata[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N9
cycloneive_io_obuf \master_rdata[1][27]~output (
	.i(\master_rdata[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][27]~output .bus_hold = "false";
defparam \master_rdata[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \master_rdata[1][28]~output (
	.i(\master_rdata[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][28]~output .bus_hold = "false";
defparam \master_rdata[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \master_rdata[1][29]~output (
	.i(\master_rdata[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][29]~output .bus_hold = "false";
defparam \master_rdata[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \master_rdata[1][30]~output (
	.i(\master_rdata[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][30]~output .bus_hold = "false";
defparam \master_rdata[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \master_rdata[1][31]~output (
	.i(\master_rdata[1][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_rdata[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_rdata[1][31]~output .bus_hold = "false";
defparam \master_rdata[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \master_ack[0]~output (
	.i(\master_ack[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_ack[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_ack[0]~output .bus_hold = "false";
defparam \master_ack[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N23
cycloneive_io_obuf \master_ack[1]~output (
	.i(\master_ack[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\master_ack[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \master_ack[1]~output .bus_hold = "false";
defparam \master_ack[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N30
cycloneive_io_obuf \slave_addr[0][0]~output (
	.i(\slave_addr[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][0]~output .bus_hold = "false";
defparam \slave_addr[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N2
cycloneive_io_obuf \slave_addr[0][1]~output (
	.i(\slave_addr[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][1]~output .bus_hold = "false";
defparam \slave_addr[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \slave_addr[0][2]~output (
	.i(\slave_addr[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][2]~output .bus_hold = "false";
defparam \slave_addr[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N23
cycloneive_io_obuf \slave_addr[0][3]~output (
	.i(\slave_addr[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][3]~output .bus_hold = "false";
defparam \slave_addr[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \slave_addr[0][4]~output (
	.i(\slave_addr[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][4]~output .bus_hold = "false";
defparam \slave_addr[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \slave_addr[0][5]~output (
	.i(\slave_addr[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][5]~output .bus_hold = "false";
defparam \slave_addr[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \slave_addr[0][6]~output (
	.i(\slave_addr[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][6]~output .bus_hold = "false";
defparam \slave_addr[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
cycloneive_io_obuf \slave_addr[0][7]~output (
	.i(\slave_addr[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][7]~output .bus_hold = "false";
defparam \slave_addr[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N16
cycloneive_io_obuf \slave_addr[0][8]~output (
	.i(\slave_addr[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][8]~output .bus_hold = "false";
defparam \slave_addr[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \slave_addr[0][9]~output (
	.i(\slave_addr[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][9]~output .bus_hold = "false";
defparam \slave_addr[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \slave_addr[0][10]~output (
	.i(\slave_addr[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][10]~output .bus_hold = "false";
defparam \slave_addr[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \slave_addr[0][11]~output (
	.i(\slave_addr[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][11]~output .bus_hold = "false";
defparam \slave_addr[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y36_N9
cycloneive_io_obuf \slave_addr[0][12]~output (
	.i(\slave_addr[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][12]~output .bus_hold = "false";
defparam \slave_addr[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \slave_addr[0][13]~output (
	.i(\slave_addr[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][13]~output .bus_hold = "false";
defparam \slave_addr[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \slave_addr[0][14]~output (
	.i(\slave_addr[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][14]~output .bus_hold = "false";
defparam \slave_addr[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \slave_addr[0][15]~output (
	.i(\slave_addr[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][15]~output .bus_hold = "false";
defparam \slave_addr[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \slave_addr[0][16]~output (
	.i(\slave_addr[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][16]~output .bus_hold = "false";
defparam \slave_addr[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N2
cycloneive_io_obuf \slave_addr[0][17]~output (
	.i(\slave_addr[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][17]~output .bus_hold = "false";
defparam \slave_addr[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N9
cycloneive_io_obuf \slave_addr[0][18]~output (
	.i(\slave_addr[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][18]~output .bus_hold = "false";
defparam \slave_addr[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \slave_addr[0][19]~output (
	.i(\slave_addr[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][19]~output .bus_hold = "false";
defparam \slave_addr[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \slave_addr[0][20]~output (
	.i(\slave_addr[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][20]~output .bus_hold = "false";
defparam \slave_addr[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N23
cycloneive_io_obuf \slave_addr[0][21]~output (
	.i(\slave_addr[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][21]~output .bus_hold = "false";
defparam \slave_addr[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \slave_addr[0][22]~output (
	.i(\slave_addr[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][22]~output .bus_hold = "false";
defparam \slave_addr[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \slave_addr[0][23]~output (
	.i(\slave_addr[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][23]~output .bus_hold = "false";
defparam \slave_addr[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N2
cycloneive_io_obuf \slave_addr[0][24]~output (
	.i(\slave_addr[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][24]~output .bus_hold = "false";
defparam \slave_addr[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \slave_addr[0][25]~output (
	.i(\slave_addr[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][25]~output .bus_hold = "false";
defparam \slave_addr[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \slave_addr[0][26]~output (
	.i(\slave_addr[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][26]~output .bus_hold = "false";
defparam \slave_addr[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N2
cycloneive_io_obuf \slave_addr[0][27]~output (
	.i(\slave_addr[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][27]~output .bus_hold = "false";
defparam \slave_addr[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \slave_addr[0][28]~output (
	.i(\slave_addr[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][28]~output .bus_hold = "false";
defparam \slave_addr[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \slave_addr[0][29]~output (
	.i(\slave_addr[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][29]~output .bus_hold = "false";
defparam \slave_addr[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \slave_addr[0][30]~output (
	.i(\slave_addr[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][30]~output .bus_hold = "false";
defparam \slave_addr[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneive_io_obuf \slave_addr[0][31]~output (
	.i(\slave_addr[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[0][31]~output .bus_hold = "false";
defparam \slave_addr[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \slave_addr[1][0]~output (
	.i(\slave_addr[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][0]~output .bus_hold = "false";
defparam \slave_addr[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \slave_addr[1][1]~output (
	.i(\slave_addr[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][1]~output .bus_hold = "false";
defparam \slave_addr[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \slave_addr[1][2]~output (
	.i(\slave_addr[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][2]~output .bus_hold = "false";
defparam \slave_addr[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \slave_addr[1][3]~output (
	.i(\slave_addr[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][3]~output .bus_hold = "false";
defparam \slave_addr[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \slave_addr[1][4]~output (
	.i(\slave_addr[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][4]~output .bus_hold = "false";
defparam \slave_addr[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \slave_addr[1][5]~output (
	.i(\slave_addr[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][5]~output .bus_hold = "false";
defparam \slave_addr[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \slave_addr[1][6]~output (
	.i(\slave_addr[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][6]~output .bus_hold = "false";
defparam \slave_addr[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \slave_addr[1][7]~output (
	.i(\slave_addr[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][7]~output .bus_hold = "false";
defparam \slave_addr[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \slave_addr[1][8]~output (
	.i(\slave_addr[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][8]~output .bus_hold = "false";
defparam \slave_addr[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \slave_addr[1][9]~output (
	.i(\slave_addr[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][9]~output .bus_hold = "false";
defparam \slave_addr[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N16
cycloneive_io_obuf \slave_addr[1][10]~output (
	.i(\slave_addr[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][10]~output .bus_hold = "false";
defparam \slave_addr[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N16
cycloneive_io_obuf \slave_addr[1][11]~output (
	.i(\slave_addr[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][11]~output .bus_hold = "false";
defparam \slave_addr[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \slave_addr[1][12]~output (
	.i(\slave_addr[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][12]~output .bus_hold = "false";
defparam \slave_addr[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \slave_addr[1][13]~output (
	.i(\slave_addr[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][13]~output .bus_hold = "false";
defparam \slave_addr[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N2
cycloneive_io_obuf \slave_addr[1][14]~output (
	.i(\slave_addr[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][14]~output .bus_hold = "false";
defparam \slave_addr[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N23
cycloneive_io_obuf \slave_addr[1][15]~output (
	.i(\slave_addr[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][15]~output .bus_hold = "false";
defparam \slave_addr[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \slave_addr[1][16]~output (
	.i(\slave_addr[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][16]~output .bus_hold = "false";
defparam \slave_addr[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \slave_addr[1][17]~output (
	.i(\slave_addr[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][17]~output .bus_hold = "false";
defparam \slave_addr[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N2
cycloneive_io_obuf \slave_addr[1][18]~output (
	.i(\slave_addr[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][18]~output .bus_hold = "false";
defparam \slave_addr[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \slave_addr[1][19]~output (
	.i(\slave_addr[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][19]~output .bus_hold = "false";
defparam \slave_addr[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \slave_addr[1][20]~output (
	.i(\slave_addr[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][20]~output .bus_hold = "false";
defparam \slave_addr[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \slave_addr[1][21]~output (
	.i(\slave_addr[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][21]~output .bus_hold = "false";
defparam \slave_addr[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \slave_addr[1][22]~output (
	.i(\slave_addr[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][22]~output .bus_hold = "false";
defparam \slave_addr[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \slave_addr[1][23]~output (
	.i(\slave_addr[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][23]~output .bus_hold = "false";
defparam \slave_addr[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \slave_addr[1][24]~output (
	.i(\slave_addr[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][24]~output .bus_hold = "false";
defparam \slave_addr[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
cycloneive_io_obuf \slave_addr[1][25]~output (
	.i(\slave_addr[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][25]~output .bus_hold = "false";
defparam \slave_addr[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \slave_addr[1][26]~output (
	.i(\slave_addr[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][26]~output .bus_hold = "false";
defparam \slave_addr[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \slave_addr[1][27]~output (
	.i(\slave_addr[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][27]~output .bus_hold = "false";
defparam \slave_addr[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N9
cycloneive_io_obuf \slave_addr[1][28]~output (
	.i(\slave_addr[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][28]~output .bus_hold = "false";
defparam \slave_addr[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \slave_addr[1][29]~output (
	.i(\slave_addr[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][29]~output .bus_hold = "false";
defparam \slave_addr[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \slave_addr[1][30]~output (
	.i(\slave_addr[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][30]~output .bus_hold = "false";
defparam \slave_addr[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \slave_addr[1][31]~output (
	.i(\slave_addr[1][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_addr[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_addr[1][31]~output .bus_hold = "false";
defparam \slave_addr[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N2
cycloneive_io_obuf \slave_wdata[0][0]~output (
	.i(\slave_wdata[0][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][0]~output .bus_hold = "false";
defparam \slave_wdata[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \slave_wdata[0][1]~output (
	.i(\slave_wdata[0][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][1]~output .bus_hold = "false";
defparam \slave_wdata[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N23
cycloneive_io_obuf \slave_wdata[0][2]~output (
	.i(\slave_wdata[0][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][2]~output .bus_hold = "false";
defparam \slave_wdata[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N23
cycloneive_io_obuf \slave_wdata[0][3]~output (
	.i(\slave_wdata[0][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][3]~output .bus_hold = "false";
defparam \slave_wdata[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \slave_wdata[0][4]~output (
	.i(\slave_wdata[0][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][4]~output .bus_hold = "false";
defparam \slave_wdata[0][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \slave_wdata[0][5]~output (
	.i(\slave_wdata[0][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][5]~output .bus_hold = "false";
defparam \slave_wdata[0][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \slave_wdata[0][6]~output (
	.i(\slave_wdata[0][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][6]~output .bus_hold = "false";
defparam \slave_wdata[0][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \slave_wdata[0][7]~output (
	.i(\slave_wdata[0][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][7]~output .bus_hold = "false";
defparam \slave_wdata[0][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \slave_wdata[0][8]~output (
	.i(\slave_wdata[0][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][8]~output .bus_hold = "false";
defparam \slave_wdata[0][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
cycloneive_io_obuf \slave_wdata[0][9]~output (
	.i(\slave_wdata[0][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][9]~output .bus_hold = "false";
defparam \slave_wdata[0][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \slave_wdata[0][10]~output (
	.i(\slave_wdata[0][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][10]~output .bus_hold = "false";
defparam \slave_wdata[0][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \slave_wdata[0][11]~output (
	.i(\slave_wdata[0][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][11]~output .bus_hold = "false";
defparam \slave_wdata[0][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \slave_wdata[0][12]~output (
	.i(\slave_wdata[0][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][12]~output .bus_hold = "false";
defparam \slave_wdata[0][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \slave_wdata[0][13]~output (
	.i(\slave_wdata[0][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][13]~output .bus_hold = "false";
defparam \slave_wdata[0][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \slave_wdata[0][14]~output (
	.i(\slave_wdata[0][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][14]~output .bus_hold = "false";
defparam \slave_wdata[0][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \slave_wdata[0][15]~output (
	.i(\slave_wdata[0][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][15]~output .bus_hold = "false";
defparam \slave_wdata[0][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \slave_wdata[0][16]~output (
	.i(\slave_wdata[0][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][16]~output .bus_hold = "false";
defparam \slave_wdata[0][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \slave_wdata[0][17]~output (
	.i(\slave_wdata[0][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][17]~output .bus_hold = "false";
defparam \slave_wdata[0][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N9
cycloneive_io_obuf \slave_wdata[0][18]~output (
	.i(\slave_wdata[0][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][18]~output .bus_hold = "false";
defparam \slave_wdata[0][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
cycloneive_io_obuf \slave_wdata[0][19]~output (
	.i(\slave_wdata[0][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][19]~output .bus_hold = "false";
defparam \slave_wdata[0][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \slave_wdata[0][20]~output (
	.i(\slave_wdata[0][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][20]~output .bus_hold = "false";
defparam \slave_wdata[0][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneive_io_obuf \slave_wdata[0][21]~output (
	.i(\slave_wdata[0][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][21]~output .bus_hold = "false";
defparam \slave_wdata[0][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneive_io_obuf \slave_wdata[0][22]~output (
	.i(\slave_wdata[0][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][22]~output .bus_hold = "false";
defparam \slave_wdata[0][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \slave_wdata[0][23]~output (
	.i(\slave_wdata[0][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][23]~output .bus_hold = "false";
defparam \slave_wdata[0][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \slave_wdata[0][24]~output (
	.i(\slave_wdata[0][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][24]~output .bus_hold = "false";
defparam \slave_wdata[0][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneive_io_obuf \slave_wdata[0][25]~output (
	.i(\slave_wdata[0][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][25]~output .bus_hold = "false";
defparam \slave_wdata[0][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \slave_wdata[0][26]~output (
	.i(\slave_wdata[0][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][26]~output .bus_hold = "false";
defparam \slave_wdata[0][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y43_N9
cycloneive_io_obuf \slave_wdata[0][27]~output (
	.i(\slave_wdata[0][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][27]~output .bus_hold = "false";
defparam \slave_wdata[0][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N2
cycloneive_io_obuf \slave_wdata[0][28]~output (
	.i(\slave_wdata[0][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][28]~output .bus_hold = "false";
defparam \slave_wdata[0][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \slave_wdata[0][29]~output (
	.i(\slave_wdata[0][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][29]~output .bus_hold = "false";
defparam \slave_wdata[0][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \slave_wdata[0][30]~output (
	.i(\slave_wdata[0][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][30]~output .bus_hold = "false";
defparam \slave_wdata[0][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \slave_wdata[0][31]~output (
	.i(\slave_wdata[0][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[0][31]~output .bus_hold = "false";
defparam \slave_wdata[0][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \slave_wdata[1][0]~output (
	.i(\slave_wdata[1][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][0]~output .bus_hold = "false";
defparam \slave_wdata[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \slave_wdata[1][1]~output (
	.i(\slave_wdata[1][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][1]~output .bus_hold = "false";
defparam \slave_wdata[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
cycloneive_io_obuf \slave_wdata[1][2]~output (
	.i(\slave_wdata[1][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][2]~output .bus_hold = "false";
defparam \slave_wdata[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneive_io_obuf \slave_wdata[1][3]~output (
	.i(\slave_wdata[1][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][3]~output .bus_hold = "false";
defparam \slave_wdata[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N16
cycloneive_io_obuf \slave_wdata[1][4]~output (
	.i(\slave_wdata[1][4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][4]~output .bus_hold = "false";
defparam \slave_wdata[1][4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \slave_wdata[1][5]~output (
	.i(\slave_wdata[1][5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][5]~output .bus_hold = "false";
defparam \slave_wdata[1][5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N2
cycloneive_io_obuf \slave_wdata[1][6]~output (
	.i(\slave_wdata[1][6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][6]~output .bus_hold = "false";
defparam \slave_wdata[1][6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \slave_wdata[1][7]~output (
	.i(\slave_wdata[1][7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][7]~output .bus_hold = "false";
defparam \slave_wdata[1][7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N23
cycloneive_io_obuf \slave_wdata[1][8]~output (
	.i(\slave_wdata[1][8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][8]~output .bus_hold = "false";
defparam \slave_wdata[1][8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \slave_wdata[1][9]~output (
	.i(\slave_wdata[1][9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][9]~output .bus_hold = "false";
defparam \slave_wdata[1][9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \slave_wdata[1][10]~output (
	.i(\slave_wdata[1][10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][10]~output .bus_hold = "false";
defparam \slave_wdata[1][10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \slave_wdata[1][11]~output (
	.i(\slave_wdata[1][11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][11]~output .bus_hold = "false";
defparam \slave_wdata[1][11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \slave_wdata[1][12]~output (
	.i(\slave_wdata[1][12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][12]~output .bus_hold = "false";
defparam \slave_wdata[1][12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \slave_wdata[1][13]~output (
	.i(\slave_wdata[1][13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][13]~output .bus_hold = "false";
defparam \slave_wdata[1][13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \slave_wdata[1][14]~output (
	.i(\slave_wdata[1][14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][14]~output .bus_hold = "false";
defparam \slave_wdata[1][14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \slave_wdata[1][15]~output (
	.i(\slave_wdata[1][15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][15]~output .bus_hold = "false";
defparam \slave_wdata[1][15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \slave_wdata[1][16]~output (
	.i(\slave_wdata[1][16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][16]~output .bus_hold = "false";
defparam \slave_wdata[1][16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \slave_wdata[1][17]~output (
	.i(\slave_wdata[1][17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][17]~output .bus_hold = "false";
defparam \slave_wdata[1][17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \slave_wdata[1][18]~output (
	.i(\slave_wdata[1][18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][18]~output .bus_hold = "false";
defparam \slave_wdata[1][18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \slave_wdata[1][19]~output (
	.i(\slave_wdata[1][19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][19]~output .bus_hold = "false";
defparam \slave_wdata[1][19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \slave_wdata[1][20]~output (
	.i(\slave_wdata[1][20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][20]~output .bus_hold = "false";
defparam \slave_wdata[1][20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N30
cycloneive_io_obuf \slave_wdata[1][21]~output (
	.i(\slave_wdata[1][21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][21]~output .bus_hold = "false";
defparam \slave_wdata[1][21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
cycloneive_io_obuf \slave_wdata[1][22]~output (
	.i(\slave_wdata[1][22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][22]~output .bus_hold = "false";
defparam \slave_wdata[1][22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \slave_wdata[1][23]~output (
	.i(\slave_wdata[1][23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][23]~output .bus_hold = "false";
defparam \slave_wdata[1][23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \slave_wdata[1][24]~output (
	.i(\slave_wdata[1][24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][24]~output .bus_hold = "false";
defparam \slave_wdata[1][24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N30
cycloneive_io_obuf \slave_wdata[1][25]~output (
	.i(\slave_wdata[1][25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][25]~output .bus_hold = "false";
defparam \slave_wdata[1][25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneive_io_obuf \slave_wdata[1][26]~output (
	.i(\slave_wdata[1][26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][26]~output .bus_hold = "false";
defparam \slave_wdata[1][26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
cycloneive_io_obuf \slave_wdata[1][27]~output (
	.i(\slave_wdata[1][27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][27]~output .bus_hold = "false";
defparam \slave_wdata[1][27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N16
cycloneive_io_obuf \slave_wdata[1][28]~output (
	.i(\slave_wdata[1][28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][28]~output .bus_hold = "false";
defparam \slave_wdata[1][28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N23
cycloneive_io_obuf \slave_wdata[1][29]~output (
	.i(\slave_wdata[1][29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][29]~output .bus_hold = "false";
defparam \slave_wdata[1][29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N16
cycloneive_io_obuf \slave_wdata[1][30]~output (
	.i(\slave_wdata[1][30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][30]~output .bus_hold = "false";
defparam \slave_wdata[1][30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N9
cycloneive_io_obuf \slave_wdata[1][31]~output (
	.i(\slave_wdata[1][31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_wdata[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_wdata[1][31]~output .bus_hold = "false";
defparam \slave_wdata[1][31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \slave_cmd[0]~output (
	.i(\slave_cmd[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_cmd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_cmd[0]~output .bus_hold = "false";
defparam \slave_cmd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \slave_cmd[1]~output (
	.i(\slave_cmd[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\slave_cmd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \slave_cmd[1]~output .bus_hold = "false";
defparam \slave_cmd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
cycloneive_io_ibuf \master_req[1]~input (
	.i(master_req[1]),
	.ibar(gnd),
	.o(\master_req[1]~input_o ));
// synopsys translate_off
defparam \master_req[1]~input .bus_hold = "false";
defparam \master_req[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N22
cycloneive_io_ibuf \master_req[0]~input (
	.i(master_req[0]),
	.ibar(gnd),
	.o(\master_req[0]~input_o ));
// synopsys translate_off
defparam \master_req[0]~input .bus_hold = "false";
defparam \master_req[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneive_lcell_comb \s~3 (
// Equation(s):
// \s~3_combout  = (\master_req[1]~input_o  & ((\master_req[0]~input_o  & ((\s~q ))) # (!\master_req[0]~input_o  & (\master_addr[1][31]~input_o )))) # (!\master_req[1]~input_o  & (((\s~q ))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(\s~q ),
	.datac(\master_req[1]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\s~3_combout ),
	.cout());
// synopsys translate_off
defparam \s~3 .lut_mask = 16'hCCAC;
defparam \s~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \master_addr[0][31]~input (
	.i(master_addr_0_31),
	.ibar(gnd),
	.o(\master_addr[0][31]~input_o ));
// synopsys translate_off
defparam \master_addr[0][31]~input .bus_hold = "false";
defparam \master_addr[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneive_lcell_comb \s~0 (
// Equation(s):
// \s~0_combout  = (\s~4_combout  & ((\master_addr[0][31]~input_o ))) # (!\s~4_combout  & (\s~3_combout ))

	.dataa(\s~4_combout ),
	.datab(\s~3_combout ),
	.datac(gnd),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\s~0_combout ),
	.cout());
// synopsys translate_off
defparam \s~0 .lut_mask = 16'hEE44;
defparam \s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \slave_ack[0]~input (
	.i(slave_ack[0]),
	.ibar(gnd),
	.o(\slave_ack[0]~input_o ));
// synopsys translate_off
defparam \slave_ack[0]~input .bus_hold = "false";
defparam \slave_ack[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cycloneive_lcell_comb \ack_0~0 (
// Equation(s):
// \ack_0~0_combout  = (\s~q  & (\slave_ack[1]~input_o )) # (!\s~q  & ((\slave_ack[0]~input_o )))

	.dataa(\slave_ack[1]~input_o ),
	.datab(gnd),
	.datac(\slave_ack[0]~input_o ),
	.datad(\s~q ),
	.cin(gnd),
	.combout(\ack_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ack_0~0 .lut_mask = 16'hAAF0;
defparam \ack_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N15
cycloneive_io_ibuf \slave_ack[1]~input (
	.i(slave_ack[1]),
	.ibar(gnd),
	.o(\slave_ack[1]~input_o ));
// synopsys translate_off
defparam \slave_ack[1]~input .bus_hold = "false";
defparam \slave_ack[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \Selector96~4 (
// Equation(s):
// \Selector96~4_combout  = (pc2[1]) # ((\s~q  & (\slave_ack[1]~input_o )) # (!\s~q  & ((\slave_ack[0]~input_o ))))

	.dataa(\s~q ),
	.datab(\slave_ack[1]~input_o ),
	.datac(pc2[1]),
	.datad(\slave_ack[0]~input_o ),
	.cin(gnd),
	.combout(\Selector96~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~4 .lut_mask = 16'hFDF8;
defparam \Selector96~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneive_lcell_comb \Selector96~1 (
// Equation(s):
// \Selector96~1_combout  = (pc[0] & (pc[5] & ((!pc[1])))) # (!pc[0] & (((pc[3] & pc[1]))))

	.dataa(pc[5]),
	.datab(pc[0]),
	.datac(pc[3]),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector96~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~1 .lut_mask = 16'h3088;
defparam \Selector96~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N16
cycloneive_lcell_comb \Selector92~1 (
// Equation(s):
// \Selector92~1_combout  = (pc[4] & (pc[3])) # (!pc[4] & (!pc[0] & ((pc[3]) # (!\master_req[0]~input_o ))))

	.dataa(pc[3]),
	.datab(pc[0]),
	.datac(pc[4]),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~1 .lut_mask = 16'hA2A3;
defparam \Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\master_req[1]~input_o  & \master_req[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_req[1]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hF000;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N20
cycloneive_lcell_comb \pc2[5]~4 (
// Equation(s):
// \pc2[5]~4_combout  = (!pc[3] & (!pc[0] & ((pc[4]) # (\master_req[0]~input_o ))))

	.dataa(pc[3]),
	.datab(pc[0]),
	.datac(pc[4]),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\pc2[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~4 .lut_mask = 16'h1110;
defparam \pc2[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N30
cycloneive_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (!pc[4] & (\pc2[5]~4_combout  & ((\Equal0~20_combout ) # (!\always0~0_combout ))))

	.dataa(\Equal0~20_combout ),
	.datab(\always0~0_combout ),
	.datac(pc[4]),
	.datad(\pc2[5]~4_combout ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'h0B00;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneive_lcell_comb \Selector92~2 (
// Equation(s):
// \Selector92~2_combout  = (!pc[5] & ((\Selector92~1_combout ) # (\Selector92~0_combout )))

	.dataa(pc[5]),
	.datab(\Selector92~1_combout ),
	.datac(gnd),
	.datad(\Selector92~0_combout ),
	.cin(gnd),
	.combout(\Selector92~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~2 .lut_mask = 16'h5544;
defparam \Selector92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneive_lcell_comb \pc2[5]~5 (
// Equation(s):
// \pc2[5]~5_combout  = ((pc[0] & ((pc[1]) # (!\ack_0~0_combout )))) # (!\Equal2~4_combout )

	.dataa(\ack_0~0_combout ),
	.datab(pc[0]),
	.datac(pc[1]),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\pc2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~5 .lut_mask = 16'hC4FF;
defparam \pc2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cycloneive_lcell_comb \pc2[5]~6 (
// Equation(s):
// \pc2[5]~6_combout  = (pc[4] & (!pc[0] & ((!\slave_ack[0]~input_o ) # (!\slave_ack[1]~input_o )))) # (!pc[4] & (((pc[0]))))

	.dataa(\slave_ack[1]~input_o ),
	.datab(\slave_ack[0]~input_o ),
	.datac(pc[4]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\pc2[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~6 .lut_mask = 16'h0F70;
defparam \pc2[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cycloneive_lcell_comb \pc2[5]~13 (
// Equation(s):
// \pc2[5]~13_combout  = (pc[1] & (((!pc[3])) # (!pc[0]))) # (!pc[1] & (((pc[3]) # (\pc2[5]~6_combout ))))

	.dataa(pc[1]),
	.datab(pc[0]),
	.datac(pc[3]),
	.datad(\pc2[5]~6_combout ),
	.cin(gnd),
	.combout(\pc2[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~13 .lut_mask = 16'h7F7A;
defparam \pc2[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneive_lcell_comb \pc2[5]~8 (
// Equation(s):
// \pc2[5]~8_combout  = (pc[3] & ((pc[5]) # ((!\ack_0~0_combout )))) # (!pc[3] & (((!pc[4]))))

	.dataa(pc[5]),
	.datab(pc[3]),
	.datac(pc[4]),
	.datad(\ack_0~0_combout ),
	.cin(gnd),
	.combout(\pc2[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~8 .lut_mask = 16'h8BCF;
defparam \pc2[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneive_lcell_comb \pc2[5]~14 (
// Equation(s):
// \pc2[5]~14_combout  = (pc[1] & (((\pc2[5]~13_combout  & \pc2[5]~8_combout )))) # (!pc[1] & ((\pc2[5]~13_combout ) # ((\pc2[5]~7_combout  & \pc2[5]~8_combout ))))

	.dataa(\pc2[5]~7_combout ),
	.datab(pc[1]),
	.datac(\pc2[5]~13_combout ),
	.datad(\pc2[5]~8_combout ),
	.cin(gnd),
	.combout(\pc2[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~14 .lut_mask = 16'hF230;
defparam \pc2[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneive_lcell_comb \pc2[5]~9 (
// Equation(s):
// \pc2[5]~9_combout  = (pc[5] & (!\pc2[5]~5_combout )) # (!pc[5] & ((!\pc2[5]~14_combout )))

	.dataa(pc[5]),
	.datab(\pc2[5]~5_combout ),
	.datac(\pc2[5]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc2[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~9 .lut_mask = 16'h2727;
defparam \pc2[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \pc2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector92~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[5] .is_wysiwyg = "true";
defparam \pc2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneive_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (pc[4] & (((!pc[1])))) # (!pc[4] & ((\Equal0~20_combout ) # ((!\always0~0_combout ))))

	.dataa(\Equal0~20_combout ),
	.datab(\always0~0_combout ),
	.datac(pc[4]),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'h0BFB;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneive_lcell_comb \Selector95~1 (
// Equation(s):
// \Selector95~1_combout  = (!pc[5] & ((\pc2[5]~4_combout  & ((\Selector95~0_combout ))) # (!\pc2[5]~4_combout  & (!pc[0]))))

	.dataa(pc[5]),
	.datab(\pc2[5]~4_combout ),
	.datac(pc[0]),
	.datad(\Selector95~0_combout ),
	.cin(gnd),
	.combout(\Selector95~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~1 .lut_mask = 16'h4501;
defparam \Selector95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \pc2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector95~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc2[5]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[2] .is_wysiwyg = "true";
defparam \pc2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneive_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (!pc2[7] & (pc2[5] & pc2[2]))

	.dataa(pc2[7]),
	.datab(gnd),
	.datac(pc2[5]),
	.datad(pc2[2]),
	.cin(gnd),
	.combout(\Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = 16'h5000;
defparam \Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneive_lcell_comb \Equal25~1 (
// Equation(s):
// \Equal25~1_combout  = (\Equal25~0_combout  & (pc2[1] & \Equal14~0_combout ))

	.dataa(\Equal25~0_combout ),
	.datab(gnd),
	.datac(pc2[1]),
	.datad(\Equal14~0_combout ),
	.cin(gnd),
	.combout(\Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal25~1 .lut_mask = 16'hA000;
defparam \Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N22
cycloneive_io_ibuf \master_addr[0][21]~input (
	.i(master_addr_0_21),
	.ibar(gnd),
	.o(\master_addr[0][21]~input_o ));
// synopsys translate_off
defparam \master_addr[0][21]~input .bus_hold = "false";
defparam \master_addr[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \master_addr[1][21]~input (
	.i(master_addr_1_21),
	.ibar(gnd),
	.o(\master_addr[1][21]~input_o ));
// synopsys translate_off
defparam \master_addr[1][21]~input .bus_hold = "false";
defparam \master_addr[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \master_addr[1][20]~input (
	.i(master_addr_1_20),
	.ibar(gnd),
	.o(\master_addr[1][20]~input_o ));
// synopsys translate_off
defparam \master_addr[1][20]~input .bus_hold = "false";
defparam \master_addr[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneive_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = (\master_addr[0][20]~input_o  & (\master_addr[1][20]~input_o  & (\master_addr[0][21]~input_o  $ (!\master_addr[1][21]~input_o )))) # (!\master_addr[0][20]~input_o  & (!\master_addr[1][20]~input_o  & (\master_addr[0][21]~input_o  $ 
// (!\master_addr[1][21]~input_o ))))

	.dataa(\master_addr[0][20]~input_o ),
	.datab(\master_addr[0][21]~input_o ),
	.datac(\master_addr[1][21]~input_o ),
	.datad(\master_addr[1][20]~input_o ),
	.cin(gnd),
	.combout(\Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~12 .lut_mask = 16'h8241;
defparam \Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneive_io_ibuf \master_addr[0][17]~input (
	.i(master_addr_0_17),
	.ibar(gnd),
	.o(\master_addr[0][17]~input_o ));
// synopsys translate_off
defparam \master_addr[0][17]~input .bus_hold = "false";
defparam \master_addr[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N8
cycloneive_io_ibuf \master_addr[1][16]~input (
	.i(master_addr_1_16),
	.ibar(gnd),
	.o(\master_addr[1][16]~input_o ));
// synopsys translate_off
defparam \master_addr[1][16]~input .bus_hold = "false";
defparam \master_addr[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y43_N29
cycloneive_io_ibuf \master_addr[0][16]~input (
	.i(master_addr_0_16),
	.ibar(gnd),
	.o(\master_addr[0][16]~input_o ));
// synopsys translate_off
defparam \master_addr[0][16]~input .bus_hold = "false";
defparam \master_addr[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\master_addr[1][17]~input_o  & (\master_addr[0][17]~input_o  & (\master_addr[1][16]~input_o  $ (!\master_addr[0][16]~input_o )))) # (!\master_addr[1][17]~input_o  & (!\master_addr[0][17]~input_o  & (\master_addr[1][16]~input_o  $ 
// (!\master_addr[0][16]~input_o ))))

	.dataa(\master_addr[1][17]~input_o ),
	.datab(\master_addr[0][17]~input_o ),
	.datac(\master_addr[1][16]~input_o ),
	.datad(\master_addr[0][16]~input_o ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h9009;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N15
cycloneive_io_ibuf \master_addr[1][19]~input (
	.i(master_addr_1_19),
	.ibar(gnd),
	.o(\master_addr[1][19]~input_o ));
// synopsys translate_off
defparam \master_addr[1][19]~input .bus_hold = "false";
defparam \master_addr[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \master_addr[1][18]~input (
	.i(master_addr_1_18),
	.ibar(gnd),
	.o(\master_addr[1][18]~input_o ));
// synopsys translate_off
defparam \master_addr[1][18]~input .bus_hold = "false";
defparam \master_addr[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N1
cycloneive_io_ibuf \master_addr[0][19]~input (
	.i(master_addr_0_19),
	.ibar(gnd),
	.o(\master_addr[0][19]~input_o ));
// synopsys translate_off
defparam \master_addr[0][19]~input .bus_hold = "false";
defparam \master_addr[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneive_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = (\master_addr[0][18]~input_o  & (\master_addr[1][18]~input_o  & (\master_addr[1][19]~input_o  $ (!\master_addr[0][19]~input_o )))) # (!\master_addr[0][18]~input_o  & (!\master_addr[1][18]~input_o  & (\master_addr[1][19]~input_o  $ 
// (!\master_addr[0][19]~input_o ))))

	.dataa(\master_addr[0][18]~input_o ),
	.datab(\master_addr[1][19]~input_o ),
	.datac(\master_addr[1][18]~input_o ),
	.datad(\master_addr[0][19]~input_o ),
	.cin(gnd),
	.combout(\Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~11 .lut_mask = 16'h8421;
defparam \Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneive_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = (\Equal0~13_combout  & (\Equal0~12_combout  & (\Equal0~10_combout  & \Equal0~11_combout )))

	.dataa(\Equal0~13_combout ),
	.datab(\Equal0~12_combout ),
	.datac(\Equal0~10_combout ),
	.datad(\Equal0~11_combout ),
	.cin(gnd),
	.combout(\Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~14 .lut_mask = 16'h8000;
defparam \Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N15
cycloneive_io_ibuf \master_addr[1][15]~input (
	.i(master_addr_1_15),
	.ibar(gnd),
	.o(\master_addr[1][15]~input_o ));
// synopsys translate_off
defparam \master_addr[1][15]~input .bus_hold = "false";
defparam \master_addr[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N29
cycloneive_io_ibuf \master_addr[0][14]~input (
	.i(master_addr_0_14),
	.ibar(gnd),
	.o(\master_addr[0][14]~input_o ));
// synopsys translate_off
defparam \master_addr[0][14]~input .bus_hold = "false";
defparam \master_addr[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N1
cycloneive_io_ibuf \master_addr[0][15]~input (
	.i(master_addr_0_15),
	.ibar(gnd),
	.o(\master_addr[0][15]~input_o ));
// synopsys translate_off
defparam \master_addr[0][15]~input .bus_hold = "false";
defparam \master_addr[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\master_addr[1][14]~input_o  & (\master_addr[0][14]~input_o  & (\master_addr[1][15]~input_o  $ (!\master_addr[0][15]~input_o )))) # (!\master_addr[1][14]~input_o  & (!\master_addr[0][14]~input_o  & (\master_addr[1][15]~input_o  $ 
// (!\master_addr[0][15]~input_o ))))

	.dataa(\master_addr[1][14]~input_o ),
	.datab(\master_addr[1][15]~input_o ),
	.datac(\master_addr[0][14]~input_o ),
	.datad(\master_addr[0][15]~input_o ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8421;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N1
cycloneive_io_ibuf \master_addr[0][8]~input (
	.i(master_addr_0_8),
	.ibar(gnd),
	.o(\master_addr[0][8]~input_o ));
// synopsys translate_off
defparam \master_addr[0][8]~input .bus_hold = "false";
defparam \master_addr[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N22
cycloneive_io_ibuf \master_addr[0][9]~input (
	.i(master_addr_0_9),
	.ibar(gnd),
	.o(\master_addr[0][9]~input_o ));
// synopsys translate_off
defparam \master_addr[0][9]~input .bus_hold = "false";
defparam \master_addr[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N8
cycloneive_io_ibuf \master_addr[1][8]~input (
	.i(master_addr_1_8),
	.ibar(gnd),
	.o(\master_addr[1][8]~input_o ));
// synopsys translate_off
defparam \master_addr[1][8]~input .bus_hold = "false";
defparam \master_addr[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\master_addr[1][9]~input_o  & (\master_addr[0][9]~input_o  & (\master_addr[0][8]~input_o  $ (!\master_addr[1][8]~input_o )))) # (!\master_addr[1][9]~input_o  & (!\master_addr[0][9]~input_o  & (\master_addr[0][8]~input_o  $ 
// (!\master_addr[1][8]~input_o ))))

	.dataa(\master_addr[1][9]~input_o ),
	.datab(\master_addr[0][8]~input_o ),
	.datac(\master_addr[0][9]~input_o ),
	.datad(\master_addr[1][8]~input_o ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8421;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N29
cycloneive_io_ibuf \master_addr[0][10]~input (
	.i(master_addr_0_10),
	.ibar(gnd),
	.o(\master_addr[0][10]~input_o ));
// synopsys translate_off
defparam \master_addr[0][10]~input .bus_hold = "false";
defparam \master_addr[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N1
cycloneive_io_ibuf \master_addr[0][11]~input (
	.i(master_addr_0_11),
	.ibar(gnd),
	.o(\master_addr[0][11]~input_o ));
// synopsys translate_off
defparam \master_addr[0][11]~input .bus_hold = "false";
defparam \master_addr[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N8
cycloneive_io_ibuf \master_addr[1][10]~input (
	.i(master_addr_1_10),
	.ibar(gnd),
	.o(\master_addr[1][10]~input_o ));
// synopsys translate_off
defparam \master_addr[1][10]~input .bus_hold = "false";
defparam \master_addr[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\master_addr[1][11]~input_o  & (\master_addr[0][11]~input_o  & (\master_addr[0][10]~input_o  $ (!\master_addr[1][10]~input_o )))) # (!\master_addr[1][11]~input_o  & (!\master_addr[0][11]~input_o  & (\master_addr[0][10]~input_o  $ 
// (!\master_addr[1][10]~input_o ))))

	.dataa(\master_addr[1][11]~input_o ),
	.datab(\master_addr[0][10]~input_o ),
	.datac(\master_addr[0][11]~input_o ),
	.datad(\master_addr[1][10]~input_o ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h8421;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~7_combout  & (\Equal0~8_combout  & (\Equal0~5_combout  & \Equal0~6_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N1
cycloneive_io_ibuf \master_addr[1][29]~input (
	.i(master_addr_1_29),
	.ibar(gnd),
	.o(\master_addr[1][29]~input_o ));
// synopsys translate_off
defparam \master_addr[1][29]~input .bus_hold = "false";
defparam \master_addr[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N15
cycloneive_io_ibuf \master_addr[0][29]~input (
	.i(master_addr_0_29),
	.ibar(gnd),
	.o(\master_addr[0][29]~input_o ));
// synopsys translate_off
defparam \master_addr[0][29]~input .bus_hold = "false";
defparam \master_addr[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N22
cycloneive_io_ibuf \master_addr[0][28]~input (
	.i(master_addr_0_28),
	.ibar(gnd),
	.o(\master_addr[0][28]~input_o ));
// synopsys translate_off
defparam \master_addr[0][28]~input .bus_hold = "false";
defparam \master_addr[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneive_lcell_comb \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = (\master_addr[1][28]~input_o  & (\master_addr[0][28]~input_o  & (\master_addr[1][29]~input_o  $ (!\master_addr[0][29]~input_o )))) # (!\master_addr[1][28]~input_o  & (!\master_addr[0][28]~input_o  & (\master_addr[1][29]~input_o  $ 
// (!\master_addr[0][29]~input_o ))))

	.dataa(\master_addr[1][28]~input_o ),
	.datab(\master_addr[1][29]~input_o ),
	.datac(\master_addr[0][29]~input_o ),
	.datad(\master_addr[0][28]~input_o ),
	.cin(gnd),
	.combout(\Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~17 .lut_mask = 16'h8241;
defparam \Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N8
cycloneive_io_ibuf \master_addr[0][26]~input (
	.i(master_addr_0_26),
	.ibar(gnd),
	.o(\master_addr[0][26]~input_o ));
// synopsys translate_off
defparam \master_addr[0][26]~input .bus_hold = "false";
defparam \master_addr[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N22
cycloneive_io_ibuf \master_addr[1][26]~input (
	.i(master_addr_1_26),
	.ibar(gnd),
	.o(\master_addr[1][26]~input_o ));
// synopsys translate_off
defparam \master_addr[1][26]~input .bus_hold = "false";
defparam \master_addr[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N1
cycloneive_io_ibuf \master_addr[0][27]~input (
	.i(master_addr_0_27),
	.ibar(gnd),
	.o(\master_addr[0][27]~input_o ));
// synopsys translate_off
defparam \master_addr[0][27]~input .bus_hold = "false";
defparam \master_addr[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneive_lcell_comb \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = (\master_addr[1][27]~input_o  & (\master_addr[0][27]~input_o  & (\master_addr[0][26]~input_o  $ (!\master_addr[1][26]~input_o )))) # (!\master_addr[1][27]~input_o  & (!\master_addr[0][27]~input_o  & (\master_addr[0][26]~input_o  $ 
// (!\master_addr[1][26]~input_o ))))

	.dataa(\master_addr[1][27]~input_o ),
	.datab(\master_addr[0][26]~input_o ),
	.datac(\master_addr[1][26]~input_o ),
	.datad(\master_addr[0][27]~input_o ),
	.cin(gnd),
	.combout(\Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~16 .lut_mask = 16'h8241;
defparam \Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N1
cycloneive_io_ibuf \master_addr[1][24]~input (
	.i(master_addr_1_24),
	.ibar(gnd),
	.o(\master_addr[1][24]~input_o ));
// synopsys translate_off
defparam \master_addr[1][24]~input .bus_hold = "false";
defparam \master_addr[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N1
cycloneive_io_ibuf \master_addr[0][24]~input (
	.i(master_addr_0_24),
	.ibar(gnd),
	.o(\master_addr[0][24]~input_o ));
// synopsys translate_off
defparam \master_addr[0][24]~input .bus_hold = "false";
defparam \master_addr[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N1
cycloneive_io_ibuf \master_addr[1][25]~input (
	.i(master_addr_1_25),
	.ibar(gnd),
	.o(\master_addr[1][25]~input_o ));
// synopsys translate_off
defparam \master_addr[1][25]~input .bus_hold = "false";
defparam \master_addr[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneive_lcell_comb \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = (\master_addr[0][25]~input_o  & (\master_addr[1][25]~input_o  & (\master_addr[1][24]~input_o  $ (!\master_addr[0][24]~input_o )))) # (!\master_addr[0][25]~input_o  & (!\master_addr[1][25]~input_o  & (\master_addr[1][24]~input_o  $ 
// (!\master_addr[0][24]~input_o ))))

	.dataa(\master_addr[0][25]~input_o ),
	.datab(\master_addr[1][24]~input_o ),
	.datac(\master_addr[0][24]~input_o ),
	.datad(\master_addr[1][25]~input_o ),
	.cin(gnd),
	.combout(\Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~15 .lut_mask = 16'h8241;
defparam \Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneive_lcell_comb \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = (\Equal0~18_combout  & (\Equal0~17_combout  & (\Equal0~16_combout  & \Equal0~15_combout )))

	.dataa(\Equal0~18_combout ),
	.datab(\Equal0~17_combout ),
	.datac(\Equal0~16_combout ),
	.datad(\Equal0~15_combout ),
	.cin(gnd),
	.combout(\Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~19 .lut_mask = 16'h8000;
defparam \Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneive_lcell_comb \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = (\Equal0~4_combout  & (\Equal0~14_combout  & (\Equal0~9_combout  & \Equal0~19_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~14_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~19_combout ),
	.cin(gnd),
	.combout(\Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~20 .lut_mask = 16'h8000;
defparam \Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \addr_1[0]~36 (
// Equation(s):
// \addr_1[0]~36_combout  = (\master_req[1]~input_o  & (!\Equal0~20_combout  & \master_req[0]~input_o ))

	.dataa(gnd),
	.datab(\master_req[1]~input_o ),
	.datac(\Equal0~20_combout ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\addr_1[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1[0]~36 .lut_mask = 16'h0C00;
defparam \addr_1[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \Selector90~1 (
// Equation(s):
// \Selector90~1_combout  = (\Selector96~0_combout  & ((\Selector90~0_combout ) # ((pc[4]) # (\addr_1[0]~36_combout ))))

	.dataa(\Selector90~0_combout ),
	.datab(pc[4]),
	.datac(\addr_1[0]~36_combout ),
	.datad(\Selector96~0_combout ),
	.cin(gnd),
	.combout(\Selector90~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~1 .lut_mask = 16'hFE00;
defparam \Selector90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneive_lcell_comb \Selector90~2 (
// Equation(s):
// \Selector90~2_combout  = (\Selector90~1_combout ) # ((\Selector96~1_combout  & (!\ack_0~0_combout  & pc2[7])))

	.dataa(\Selector96~1_combout ),
	.datab(\ack_0~0_combout ),
	.datac(pc2[7]),
	.datad(\Selector90~1_combout ),
	.cin(gnd),
	.combout(\Selector90~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~2 .lut_mask = 16'hFF20;
defparam \Selector90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cycloneive_lcell_comb \Selector89~2 (
// Equation(s):
// \Selector89~2_combout  = (!pc[3] & ((pc[0]) # ((\slave_ack[1]~input_o  & \slave_ack[0]~input_o ))))

	.dataa(\slave_ack[1]~input_o ),
	.datab(\slave_ack[0]~input_o ),
	.datac(pc[0]),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector89~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~2 .lut_mask = 16'h00F8;
defparam \Selector89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneive_lcell_comb \Selector96~2 (
// Equation(s):
// \Selector96~2_combout  = (pc[5] & (\Equal2~4_combout  & ((!pc[0]) # (!pc[1])))) # (!pc[5] & ((pc[1] & ((!\Equal2~4_combout ))) # (!pc[1] & (!pc[0] & \Equal2~4_combout ))))

	.dataa(pc[5]),
	.datab(pc[1]),
	.datac(pc[0]),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Selector96~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~2 .lut_mask = 16'h2B44;
defparam \Selector96~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneive_lcell_comb \Selector96~3 (
// Equation(s):
// \Selector96~3_combout  = (\Selector96~2_combout ) # ((!pc[5] & (pc[4] & \Selector89~2_combout )))

	.dataa(pc[5]),
	.datab(pc[4]),
	.datac(\Selector89~2_combout ),
	.datad(\Selector96~2_combout ),
	.cin(gnd),
	.combout(\Selector96~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~3 .lut_mask = 16'hFF40;
defparam \Selector96~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \pc2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector90~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector96~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[7] .is_wysiwyg = "true";
defparam \pc2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneive_lcell_comb \Equal27~0 (
// Equation(s):
// \Equal27~0_combout  = (!pc2[4] & (!pc2[5] & (!pc2[7] & !pc2[2])))

	.dataa(pc2[4]),
	.datab(pc2[5]),
	.datac(pc2[7]),
	.datad(pc2[2]),
	.cin(gnd),
	.combout(\Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal27~0 .lut_mask = 16'h0001;
defparam \Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneive_lcell_comb \Equal27~2 (
// Equation(s):
// \Equal27~2_combout  = (pc2[8] & (pc2[6] & \Equal27~0_combout ))

	.dataa(pc2[8]),
	.datab(gnd),
	.datac(pc2[6]),
	.datad(\Equal27~0_combout ),
	.cin(gnd),
	.combout(\Equal27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal27~2 .lut_mask = 16'hA000;
defparam \Equal27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneive_lcell_comb \Equal30~0 (
// Equation(s):
// \Equal30~0_combout  = (pc2[3] & (pc2[1] & (pc2[0] & \Equal27~2_combout )))

	.dataa(pc2[3]),
	.datab(pc2[1]),
	.datac(pc2[0]),
	.datad(\Equal27~2_combout ),
	.cin(gnd),
	.combout(\Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal30~0 .lut_mask = 16'h8000;
defparam \Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneive_lcell_comb \Selector293~0 (
// Equation(s):
// \Selector293~0_combout  = ((\Equal30~0_combout ) # ((!pc2[0] & \Equal25~1_combout ))) # (!\Selector298~1_combout )

	.dataa(\Selector298~1_combout ),
	.datab(pc2[0]),
	.datac(\Equal25~1_combout ),
	.datad(\Equal30~0_combout ),
	.cin(gnd),
	.combout(\Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector293~0 .lut_mask = 16'hFF75;
defparam \Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N14
cycloneive_lcell_comb \Selector293~1 (
// Equation(s):
// \Selector293~1_combout  = (\Selector293~0_combout ) # ((!\WideNor1~combout  & pc[5]))

	.dataa(\WideNor1~combout ),
	.datab(gnd),
	.datac(pc[5]),
	.datad(\Selector293~0_combout ),
	.cin(gnd),
	.combout(\Selector293~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector293~1 .lut_mask = 16'hFF50;
defparam \Selector293~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \pc[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector293~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[5] .is_wysiwyg = "true";
defparam \pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneive_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (!pc[0] & (!pc[5] & !pc[1]))

	.dataa(gnd),
	.datab(pc[0]),
	.datac(pc[5]),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'h0003;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneive_lcell_comb \Selector96~6 (
// Equation(s):
// \Selector96~6_combout  = (\Selector96~5_combout  & ((\Selector96~0_combout ) # ((\Selector96~4_combout  & \Selector96~1_combout )))) # (!\Selector96~5_combout  & (\Selector96~4_combout  & (\Selector96~1_combout )))

	.dataa(\Selector96~5_combout ),
	.datab(\Selector96~4_combout ),
	.datac(\Selector96~1_combout ),
	.datad(\Selector96~0_combout ),
	.cin(gnd),
	.combout(\Selector96~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~6 .lut_mask = 16'hEAC0;
defparam \Selector96~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \pc2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector96~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector96~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[1] .is_wysiwyg = "true";
defparam \pc2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneive_lcell_comb \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = (\Equal16~0_combout  & (pc2[1] & \Equal14~0_combout ))

	.dataa(gnd),
	.datab(\Equal16~0_combout ),
	.datac(pc2[1]),
	.datad(\Equal14~0_combout ),
	.cin(gnd),
	.combout(\Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal16~1 .lut_mask = 16'hC000;
defparam \Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneive_lcell_comb \Selector295~0 (
// Equation(s):
// \Selector295~0_combout  = ((!\Equal25~1_combout  & !\Equal16~1_combout )) # (!pc2[0])

	.dataa(gnd),
	.datab(pc2[0]),
	.datac(\Equal25~1_combout ),
	.datad(\Equal16~1_combout ),
	.cin(gnd),
	.combout(\Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector295~0 .lut_mask = 16'h333F;
defparam \Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cycloneive_lcell_comb \Selector297~0 (
// Equation(s):
// \Selector297~0_combout  = (\WideNor1~1_combout  & (\Selector295~0_combout  & ((!pc2[1]) # (!\Equal19~1_combout ))))

	.dataa(\Equal19~1_combout ),
	.datab(pc2[1]),
	.datac(\WideNor1~1_combout ),
	.datad(\Selector295~0_combout ),
	.cin(gnd),
	.combout(\Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector297~0 .lut_mask = 16'h7000;
defparam \Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cycloneive_lcell_comb \Selector297~1 (
// Equation(s):
// \Selector297~1_combout  = (\Equal30~0_combout ) # (((!\WideNor1~combout  & pc[1])) # (!\Selector297~0_combout ))

	.dataa(\Equal30~0_combout ),
	.datab(\WideNor1~combout ),
	.datac(pc[1]),
	.datad(\Selector297~0_combout ),
	.cin(gnd),
	.combout(\Selector297~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector297~1 .lut_mask = 16'hBAFF;
defparam \Selector297~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N19
dffeas \pc[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector297~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[1] .is_wysiwyg = "true";
defparam \pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneive_lcell_comb \Selector91~2 (
// Equation(s):
// \Selector91~2_combout  = (pc[0] & ((pc2[6]) # ((\ack_0~0_combout  & !pc[1])))) # (!pc[0] & (((!pc[1]))))

	.dataa(pc2[6]),
	.datab(pc[0]),
	.datac(\ack_0~0_combout ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector91~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~2 .lut_mask = 16'h88FB;
defparam \Selector91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneive_lcell_comb \pc2[6]~2 (
// Equation(s):
// \pc2[6]~2_combout  = (\Equal2~4_combout  & ((\Selector91~2_combout ))) # (!\Equal2~4_combout  & (pc2[6]))

	.dataa(gnd),
	.datab(\Equal2~4_combout ),
	.datac(pc2[6]),
	.datad(\Selector91~2_combout ),
	.cin(gnd),
	.combout(\pc2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[6]~2 .lut_mask = 16'hFC30;
defparam \pc2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cycloneive_lcell_comb \Selector97~2 (
// Equation(s):
// \Selector97~2_combout  = (\slave_ack[1]~input_o  & (\slave_ack[0]~input_o  & (!pc[0] & !pc[3])))

	.dataa(\slave_ack[1]~input_o ),
	.datab(\slave_ack[0]~input_o ),
	.datac(pc[0]),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector97~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~2 .lut_mask = 16'h0008;
defparam \Selector97~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N18
cycloneive_lcell_comb \Selector91~3 (
// Equation(s):
// \Selector91~3_combout  = (\Selector97~2_combout ) # ((pc2[6] & ((pc[3]) # (!pc[0]))))

	.dataa(pc2[6]),
	.datab(pc[0]),
	.datac(\Selector97~2_combout ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector91~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~3 .lut_mask = 16'hFAF2;
defparam \Selector91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneive_lcell_comb \Selector91~9 (
// Equation(s):
// \Selector91~9_combout  = (pc2[6] & (pc[3] & (!\ack_0~0_combout  & !pc[0])))

	.dataa(pc2[6]),
	.datab(pc[3]),
	.datac(\ack_0~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector91~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~9 .lut_mask = 16'h0008;
defparam \Selector91~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneive_lcell_comb \pc2[5]~10 (
// Equation(s):
// \pc2[5]~10_combout  = (!pc[0] & !pc[3])

	.dataa(gnd),
	.datab(pc[0]),
	.datac(gnd),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\pc2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[5]~10 .lut_mask = 16'h0033;
defparam \pc2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneive_lcell_comb \Selector91~5 (
// Equation(s):
// \Selector91~5_combout  = (\pc2[5]~10_combout  & (!\always0~0_combout  & ((pc2[6]) # (!\addr_0[2]~3_combout )))) # (!\pc2[5]~10_combout  & (((pc2[6]))))

	.dataa(\addr_0[2]~3_combout ),
	.datab(\always0~0_combout ),
	.datac(\pc2[5]~10_combout ),
	.datad(pc2[6]),
	.cin(gnd),
	.combout(\Selector91~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~5 .lut_mask = 16'h3F10;
defparam \Selector91~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneive_lcell_comb \Selector91~6 (
// Equation(s):
// \Selector91~6_combout  = (\Selector91~5_combout ) # ((!\Equal0~20_combout  & (\always0~0_combout  & \pc2[5]~10_combout )))

	.dataa(\Equal0~20_combout ),
	.datab(\always0~0_combout ),
	.datac(\pc2[5]~10_combout ),
	.datad(\Selector91~5_combout ),
	.cin(gnd),
	.combout(\Selector91~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~6 .lut_mask = 16'hFF40;
defparam \Selector91~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneive_lcell_comb \Selector91~4 (
// Equation(s):
// \Selector91~4_combout  = (pc[3] & (!pc[0] & ((pc2[6]) # (\ack_0~0_combout )))) # (!pc[3] & (pc2[6]))

	.dataa(pc[3]),
	.datab(pc2[6]),
	.datac(\ack_0~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector91~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~4 .lut_mask = 16'h44EC;
defparam \Selector91~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneive_lcell_comb \Selector91~7 (
// Equation(s):
// \Selector91~7_combout  = (pc[4] & (pc[1])) # (!pc[4] & ((pc[1] & ((\Selector91~4_combout ))) # (!pc[1] & (\Selector91~6_combout ))))

	.dataa(pc[4]),
	.datab(pc[1]),
	.datac(\Selector91~6_combout ),
	.datad(\Selector91~4_combout ),
	.cin(gnd),
	.combout(\Selector91~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~7 .lut_mask = 16'hDC98;
defparam \Selector91~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N6
cycloneive_lcell_comb \Selector91~8 (
// Equation(s):
// \Selector91~8_combout  = (pc[4] & ((\Selector91~7_combout  & ((\Selector91~9_combout ))) # (!\Selector91~7_combout  & (\Selector91~3_combout )))) # (!pc[4] & (((\Selector91~7_combout ))))

	.dataa(pc[4]),
	.datab(\Selector91~3_combout ),
	.datac(\Selector91~9_combout ),
	.datad(\Selector91~7_combout ),
	.cin(gnd),
	.combout(\Selector91~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~8 .lut_mask = 16'hF588;
defparam \Selector91~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N9
dffeas \pc2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc2[6]~2_combout ),
	.asdata(\Selector91~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!pc[5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[6] .is_wysiwyg = "true";
defparam \pc2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!pc[0] & !pc[1])

	.dataa(gnd),
	.datab(pc[0]),
	.datac(gnd),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0033;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!pc[3] & (pc[4] & (!pc[5] & \Equal2~5_combout )))

	.dataa(pc[3]),
	.datab(pc[4]),
	.datac(pc[5]),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0400;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (pc[3] & (!pc[5] & (pc[1] & !pc[0])))

	.dataa(pc[3]),
	.datab(pc[5]),
	.datac(pc[1]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0020;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (pc[4] & \Equal3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(pc[4]),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'hF000;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneive_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\always0~1_combout  & ((\Equal5~0_combout ) # ((\ack_0~0_combout  & \Equal9~0_combout )))) # (!\always0~1_combout  & (\ack_0~0_combout  & ((\Equal9~0_combout ))))

	.dataa(\always0~1_combout ),
	.datab(\ack_0~0_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'hECA0;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneive_lcell_comb \Selector93~1 (
// Equation(s):
// \Selector93~1_combout  = (\Equal5~0_combout ) # ((pc[3] & !pc[1]))

	.dataa(pc[3]),
	.datab(pc[1]),
	.datac(\Equal5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~1 .lut_mask = 16'hF2F2;
defparam \Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneive_lcell_comb \Selector93~6 (
// Equation(s):
// \Selector93~6_combout  = (\Selector93~0_combout ) # ((pc2[4] & ((\Selector93~5_combout ) # (\Selector93~1_combout ))))

	.dataa(\Selector93~5_combout ),
	.datab(\Selector93~0_combout ),
	.datac(pc2[4]),
	.datad(\Selector93~1_combout ),
	.cin(gnd),
	.combout(\Selector93~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~6 .lut_mask = 16'hFCEC;
defparam \Selector93~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \pc2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector93~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[4] .is_wysiwyg = "true";
defparam \pc2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneive_lcell_comb \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (pc2[3] & (pc2[6] & (!pc2[4] & !pc2[8])))

	.dataa(pc2[3]),
	.datab(pc2[6]),
	.datac(pc2[4]),
	.datad(pc2[8]),
	.cin(gnd),
	.combout(\Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = 16'h0008;
defparam \Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneive_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (!pc2[0] & (!pc2[2] & (!pc2[5] & !pc2[1])))

	.dataa(pc2[0]),
	.datab(pc2[2]),
	.datac(pc2[5]),
	.datad(pc2[1]),
	.cin(gnd),
	.combout(\Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = 16'h0001;
defparam \Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneive_lcell_comb \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (\Equal16~0_combout  & (pc2[7] & \Equal18~0_combout ))

	.dataa(gnd),
	.datab(\Equal16~0_combout ),
	.datac(pc2[7]),
	.datad(\Equal18~0_combout ),
	.cin(gnd),
	.combout(\Equal18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = 16'hC000;
defparam \Equal18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N16
cycloneive_lcell_comb \Selector94~2 (
// Equation(s):
// \Selector94~2_combout  = (pc[0] & ((pc2[3]) # ((\ack_0~0_combout  & !pc[1]))))

	.dataa(pc2[3]),
	.datab(pc[0]),
	.datac(\ack_0~0_combout ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector94~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~2 .lut_mask = 16'h88C8;
defparam \Selector94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneive_lcell_comb \pc2[3]~1 (
// Equation(s):
// \pc2[3]~1_combout  = (\Equal2~4_combout  & ((\Selector94~2_combout ))) # (!\Equal2~4_combout  & (pc2[3]))

	.dataa(gnd),
	.datab(\Equal2~4_combout ),
	.datac(pc2[3]),
	.datad(\Selector94~2_combout ),
	.cin(gnd),
	.combout(\pc2[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[3]~1 .lut_mask = 16'hFC30;
defparam \pc2[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cycloneive_lcell_comb \addr_0[2]~3 (
// Equation(s):
// \addr_0[2]~3_combout  = (!\master_req[1]~input_o  & !\master_req[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_req[1]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\addr_0[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~3 .lut_mask = 16'h000F;
defparam \addr_0[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneive_lcell_comb \Selector94~5 (
// Equation(s):
// \Selector94~5_combout  = (\pc2[5]~10_combout  & ((\always0~0_combout ) # ((pc2[3] & \addr_0[2]~3_combout )))) # (!\pc2[5]~10_combout  & (pc2[3]))

	.dataa(pc2[3]),
	.datab(\pc2[5]~10_combout ),
	.datac(\addr_0[2]~3_combout ),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\Selector94~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~5 .lut_mask = 16'hEEA2;
defparam \Selector94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneive_lcell_comb \Selector94~4 (
// Equation(s):
// \Selector94~4_combout  = (pc[3] & (!pc[0] & ((pc2[3]) # (\ack_0~0_combout )))) # (!pc[3] & (pc2[3]))

	.dataa(pc2[3]),
	.datab(pc[3]),
	.datac(\ack_0~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector94~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~4 .lut_mask = 16'h22EA;
defparam \Selector94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneive_lcell_comb \Selector94~6 (
// Equation(s):
// \Selector94~6_combout  = (pc[4] & (pc[1])) # (!pc[4] & ((pc[1] & ((\Selector94~4_combout ))) # (!pc[1] & (\Selector94~5_combout ))))

	.dataa(pc[4]),
	.datab(pc[1]),
	.datac(\Selector94~5_combout ),
	.datad(\Selector94~4_combout ),
	.cin(gnd),
	.combout(\Selector94~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~6 .lut_mask = 16'hDC98;
defparam \Selector94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneive_lcell_comb \Selector94~3 (
// Equation(s):
// \Selector94~3_combout  = (\Selector97~2_combout ) # ((pc2[3] & ((pc[3]) # (!pc[0]))))

	.dataa(pc2[3]),
	.datab(pc[3]),
	.datac(\Selector97~2_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector94~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~3 .lut_mask = 16'hF8FA;
defparam \Selector94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneive_lcell_comb \Selector94~7 (
// Equation(s):
// \Selector94~7_combout  = (pc[4] & ((\Selector94~6_combout  & (\Selector94~8_combout )) # (!\Selector94~6_combout  & ((\Selector94~3_combout ))))) # (!pc[4] & (((\Selector94~6_combout ))))

	.dataa(\Selector94~8_combout ),
	.datab(pc[4]),
	.datac(\Selector94~6_combout ),
	.datad(\Selector94~3_combout ),
	.cin(gnd),
	.combout(\Selector94~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~7 .lut_mask = 16'hBCB0;
defparam \Selector94~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N27
dffeas \pc2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc2[3]~1_combout ),
	.asdata(\Selector94~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!pc[5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[3] .is_wysiwyg = "true";
defparam \pc2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneive_lcell_comb \Selector300~0 (
// Equation(s):
// \Selector300~0_combout  = (pc2[8] & (pc2[1] & (pc2[6] & pc2[3])))

	.dataa(pc2[8]),
	.datab(pc2[1]),
	.datac(pc2[6]),
	.datad(pc2[3]),
	.cin(gnd),
	.combout(\Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~0 .lut_mask = 16'h8000;
defparam \Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneive_lcell_comb \Selector300~1 (
// Equation(s):
// \Selector300~1_combout  = (!\Equal16~1_combout  & (!\Equal25~1_combout  & ((!\Selector300~0_combout ) # (!\Equal27~0_combout ))))

	.dataa(\Equal27~0_combout ),
	.datab(\Equal16~1_combout ),
	.datac(\Equal25~1_combout ),
	.datad(\Selector300~0_combout ),
	.cin(gnd),
	.combout(\Selector300~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~1 .lut_mask = 16'h0103;
defparam \Selector300~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneive_lcell_comb \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (!pc2[3] & (pc2[6] & !pc2[8]))

	.dataa(pc2[3]),
	.datab(gnd),
	.datac(pc2[6]),
	.datad(pc2[8]),
	.cin(gnd),
	.combout(\Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = 16'h0050;
defparam \Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneive_lcell_comb \Equal14~2 (
// Equation(s):
// \Equal14~2_combout  = (!pc2[4] & (\Equal14~1_combout  & (!pc2[1] & \Equal14~0_combout )))

	.dataa(pc2[4]),
	.datab(\Equal14~1_combout ),
	.datac(pc2[1]),
	.datad(\Equal14~0_combout ),
	.cin(gnd),
	.combout(\Equal14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal14~2 .lut_mask = 16'h0400;
defparam \Equal14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneive_lcell_comb \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (\Selector298~1_combout  & (!\Equal14~2_combout  & !\Equal23~1_combout ))

	.dataa(\Selector298~1_combout ),
	.datab(gnd),
	.datac(\Equal14~2_combout ),
	.datad(\Equal23~1_combout ),
	.cin(gnd),
	.combout(\WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = 16'h000A;
defparam \WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cycloneive_lcell_comb WideNor1(
// Equation(s):
// \WideNor1~combout  = ((\Equal18~1_combout ) # ((!\WideNor1~0_combout ) # (!\Selector300~1_combout ))) # (!\Selector300~3_combout )

	.dataa(\Selector300~3_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\Selector300~1_combout ),
	.datad(\WideNor1~0_combout ),
	.cin(gnd),
	.combout(\WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam WideNor1.lut_mask = 16'hDFFF;
defparam WideNor1.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneive_lcell_comb \Selector298~3 (
// Equation(s):
// \Selector298~3_combout  = (((pc2[0] & \Equal16~1_combout )) # (!\Selector298~2_combout )) # (!\Selector298~1_combout )

	.dataa(\Selector298~1_combout ),
	.datab(pc2[0]),
	.datac(\Equal16~1_combout ),
	.datad(\Selector298~2_combout ),
	.cin(gnd),
	.combout(\Selector298~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~3 .lut_mask = 16'hD5FF;
defparam \Selector298~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneive_lcell_comb \Selector298~4 (
// Equation(s):
// \Selector298~4_combout  = (\Selector298~3_combout ) # ((!\WideNor1~combout  & pc[0]))

	.dataa(gnd),
	.datab(\WideNor1~combout ),
	.datac(pc[0]),
	.datad(\Selector298~3_combout ),
	.cin(gnd),
	.combout(\Selector298~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~4 .lut_mask = 16'hFF30;
defparam \Selector298~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \pc[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector298~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[0] .is_wysiwyg = "true";
defparam \pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneive_lcell_comb \m~2 (
// Equation(s):
// \m~2_combout  = (\Equal0~20_combout  & (!rr[0])) # (!\Equal0~20_combout  & ((\master_addr[0][31]~input_o )))

	.dataa(rr[0]),
	.datab(\Equal0~20_combout ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m~2_combout ),
	.cout());
// synopsys translate_off
defparam \m~2 .lut_mask = 16'h7474;
defparam \m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cycloneive_lcell_comb \m~0 (
// Equation(s):
// \m~0_combout  = (\always0~0_combout  & ((\m~2_combout ))) # (!\always0~0_combout  & (\m~1_combout ))

	.dataa(\m~1_combout ),
	.datab(\m~2_combout ),
	.datac(gnd),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\m~0_combout ),
	.cout());
// synopsys translate_off
defparam \m~0 .lut_mask = 16'hCCAA;
defparam \m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = \m~q  $ (((pc[5] & (\Equal2~5_combout  & \Equal2~4_combout ))))

	.dataa(pc[5]),
	.datab(\Equal2~5_combout ),
	.datac(\m~q ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h78F0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas m(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m~0_combout ),
	.asdata(\Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal2~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m~q ),
	.prn(vcc));
// synopsys translate_off
defparam m.is_wysiwyg = "true";
defparam m.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \master_cmd[1]~input (
	.i(master_cmd[1]),
	.ibar(gnd),
	.o(\master_cmd[1]~input_o ));
// synopsys translate_off
defparam \master_cmd[1]~input .bus_hold = "false";
defparam \master_cmd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\m~q  & (\master_cmd[0]~input_o )) # (!\m~q  & ((\master_cmd[1]~input_o )))

	.dataa(\master_cmd[0]~input_o ),
	.datab(gnd),
	.datac(\m~q ),
	.datad(\master_cmd[1]~input_o ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hAFA0;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N1
cycloneive_io_ibuf \master_cmd[0]~input (
	.i(master_cmd[0]),
	.ibar(gnd),
	.o(\master_cmd[0]~input_o ));
// synopsys translate_off
defparam \master_cmd[0]~input .bus_hold = "false";
defparam \master_cmd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneive_lcell_comb \cmd_0~4 (
// Equation(s):
// \cmd_0~4_combout  = ((\master_req[1]~input_o  & \m~2_combout )) # (!\master_req[0]~input_o )

	.dataa(gnd),
	.datab(\master_req[1]~input_o ),
	.datac(\m~2_combout ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\cmd_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_0~4 .lut_mask = 16'hC0FF;
defparam \cmd_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cycloneive_lcell_comb \cmd_0~0 (
// Equation(s):
// \cmd_0~0_combout  = (\cmd_0~4_combout  & (\cmd_0~3_combout )) # (!\cmd_0~4_combout  & ((\master_cmd[0]~input_o )))

	.dataa(\cmd_0~3_combout ),
	.datab(\master_cmd[0]~input_o ),
	.datac(gnd),
	.datad(\cmd_0~4_combout ),
	.cin(gnd),
	.combout(\cmd_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cmd_0~0 .lut_mask = 16'hAACC;
defparam \cmd_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneive_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (!pc[1] & (!pc[0] & (\Equal2~4_combout  & pc[5])))

	.dataa(pc[1]),
	.datab(pc[0]),
	.datac(\Equal2~4_combout ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = 16'h1000;
defparam \Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\Equal11~0_combout  & (\always0~2_combout )) # (!\Equal11~0_combout  & ((\cmd_0~q )))

	.dataa(\always0~2_combout ),
	.datab(\Equal11~0_combout ),
	.datac(\cmd_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hB8B8;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas cmd_0(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cmd_0~0_combout ),
	.asdata(\Selector33~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal2~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cmd_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam cmd_0.is_wysiwyg = "true";
defparam cmd_0.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneive_lcell_comb \pc2~11 (
// Equation(s):
// \pc2~11_combout  = (\ack_0~0_combout  & (!\cmd_0~q )) # (!\ack_0~0_combout  & ((pc2[0])))

	.dataa(gnd),
	.datab(\cmd_0~q ),
	.datac(pc2[0]),
	.datad(\ack_0~0_combout ),
	.cin(gnd),
	.combout(\pc2~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc2~11 .lut_mask = 16'h33F0;
defparam \pc2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cycloneive_lcell_comb \Selector97~4 (
// Equation(s):
// \Selector97~4_combout  = (pc[0] & ((pc[1] & (pc2[0])) # (!pc[1] & ((\pc2~11_combout )))))

	.dataa(pc2[0]),
	.datab(pc[0]),
	.datac(pc[1]),
	.datad(\pc2~11_combout ),
	.cin(gnd),
	.combout(\Selector97~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~4 .lut_mask = 16'h8C80;
defparam \Selector97~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneive_lcell_comb \Selector97~14 (
// Equation(s):
// \Selector97~14_combout  = (\Selector97~4_combout ) # ((!pc[1] & (!pc[0] & !\always0~2_combout )))

	.dataa(pc[1]),
	.datab(pc[0]),
	.datac(\always0~2_combout ),
	.datad(\Selector97~4_combout ),
	.cin(gnd),
	.combout(\Selector97~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~14 .lut_mask = 16'hFF01;
defparam \Selector97~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneive_lcell_comb \pc2[0]~0 (
// Equation(s):
// \pc2[0]~0_combout  = (\Equal2~4_combout  & ((\Selector97~14_combout ))) # (!\Equal2~4_combout  & (pc2[0]))

	.dataa(\Equal2~4_combout ),
	.datab(gnd),
	.datac(pc2[0]),
	.datad(\Selector97~14_combout ),
	.cin(gnd),
	.combout(\pc2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[0]~0 .lut_mask = 16'hFA50;
defparam \pc2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N30
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!pc[0] & pc[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(pc[0]),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0F00;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cycloneive_lcell_comb \Selector97~12 (
// Equation(s):
// \Selector97~12_combout  = (\Equal3~1_combout  & ((\ack_0~0_combout  & (!\cmd_0~q )) # (!\ack_0~0_combout  & ((pc2[0])))))

	.dataa(\ack_0~0_combout ),
	.datab(\cmd_0~q ),
	.datac(pc2[0]),
	.datad(\Equal3~1_combout ),
	.cin(gnd),
	.combout(\Selector97~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~12 .lut_mask = 16'h7200;
defparam \Selector97~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cycloneive_lcell_comb \Selector97~5 (
// Equation(s):
// \Selector97~5_combout  = (\cmd_1~q  & (pc2[0] & (!\Selector89~2_combout ))) # (!\cmd_1~q  & ((\Selector97~2_combout ) # ((pc2[0] & !\Selector89~2_combout ))))

	.dataa(\cmd_1~q ),
	.datab(pc2[0]),
	.datac(\Selector89~2_combout ),
	.datad(\Selector97~2_combout ),
	.cin(gnd),
	.combout(\Selector97~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~5 .lut_mask = 16'h5D0C;
defparam \Selector97~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cycloneive_lcell_comb \Selector97~6 (
// Equation(s):
// \Selector97~6_combout  = (pc[3] & (((!pc[0] & \pc2~11_combout )))) # (!pc[3] & (pc2[0]))

	.dataa(pc2[0]),
	.datab(pc[0]),
	.datac(pc[3]),
	.datad(\pc2~11_combout ),
	.cin(gnd),
	.combout(\Selector97~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~6 .lut_mask = 16'h3A0A;
defparam \Selector97~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneive_lcell_comb \Selector97~3 (
// Equation(s):
// \Selector97~3_combout  = (\master_req[1]~input_o  & (!pc[0] & (\master_req[0]~input_o  & !pc[3])))

	.dataa(\master_req[1]~input_o ),
	.datab(pc[0]),
	.datac(\master_req[0]~input_o ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector97~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~3 .lut_mask = 16'h0020;
defparam \Selector97~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneive_lcell_comb \Selector97~8 (
// Equation(s):
// \Selector97~8_combout  = (\Selector97~7_combout  & (!pc[3] & (!\always0~0_combout  & !pc[0])))

	.dataa(\Selector97~7_combout ),
	.datab(pc[3]),
	.datac(\always0~0_combout ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\Selector97~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~8 .lut_mask = 16'h0002;
defparam \Selector97~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneive_lcell_comb \Selector97~9 (
// Equation(s):
// \Selector97~9_combout  = (\Selector97~8_combout ) # ((pc2[0] & ((\addr_0[2]~3_combout ) # (!\pc2[5]~10_combout ))))

	.dataa(\addr_0[2]~3_combout ),
	.datab(pc2[0]),
	.datac(\Selector97~8_combout ),
	.datad(\pc2[5]~10_combout ),
	.cin(gnd),
	.combout(\Selector97~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~9 .lut_mask = 16'hF8FC;
defparam \Selector97~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneive_lcell_comb \Selector97~10 (
// Equation(s):
// \Selector97~10_combout  = (\Selector97~9_combout ) # ((!\pc2~12_combout  & (\Selector97~3_combout  & \Equal0~20_combout )))

	.dataa(\pc2~12_combout ),
	.datab(\Selector97~3_combout ),
	.datac(\Equal0~20_combout ),
	.datad(\Selector97~9_combout ),
	.cin(gnd),
	.combout(\Selector97~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~10 .lut_mask = 16'hFF40;
defparam \Selector97~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cycloneive_lcell_comb \Selector97~11 (
// Equation(s):
// \Selector97~11_combout  = (pc[4] & (pc[1])) # (!pc[4] & ((pc[1] & (\Selector97~6_combout )) # (!pc[1] & ((\Selector97~10_combout )))))

	.dataa(pc[4]),
	.datab(pc[1]),
	.datac(\Selector97~6_combout ),
	.datad(\Selector97~10_combout ),
	.cin(gnd),
	.combout(\Selector97~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~11 .lut_mask = 16'hD9C8;
defparam \Selector97~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cycloneive_lcell_comb \Selector97~13 (
// Equation(s):
// \Selector97~13_combout  = (pc[4] & ((\Selector97~11_combout  & (\Selector97~12_combout )) # (!\Selector97~11_combout  & ((\Selector97~5_combout ))))) # (!pc[4] & (((\Selector97~11_combout ))))

	.dataa(pc[4]),
	.datab(\Selector97~12_combout ),
	.datac(\Selector97~5_combout ),
	.datad(\Selector97~11_combout ),
	.cin(gnd),
	.combout(\Selector97~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~13 .lut_mask = 16'hDDA0;
defparam \Selector97~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \pc2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc2[0]~0_combout ),
	.asdata(\Selector97~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!pc[5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[0] .is_wysiwyg = "true";
defparam \pc2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneive_lcell_comb \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = (pc2[3] & (!pc2[8] & (pc2[6] & pc2[2])))

	.dataa(pc2[3]),
	.datab(pc2[8]),
	.datac(pc2[6]),
	.datad(pc2[2]),
	.cin(gnd),
	.combout(\Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = 16'h2000;
defparam \Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cycloneive_lcell_comb \Equal19~1 (
// Equation(s):
// \Equal19~1_combout  = (!pc2[5] & (pc2[4] & (pc2[7] & \Equal19~0_combout )))

	.dataa(pc2[5]),
	.datab(pc2[4]),
	.datac(pc2[7]),
	.datad(\Equal19~0_combout ),
	.cin(gnd),
	.combout(\Equal19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal19~1 .lut_mask = 16'h4000;
defparam \Equal19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneive_lcell_comb \Selector298~2 (
// Equation(s):
// \Selector298~2_combout  = ((!\Equal25~1_combout  & !\Equal19~1_combout )) # (!pc2[0])

	.dataa(\Equal25~1_combout ),
	.datab(pc2[0]),
	.datac(\Equal19~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector298~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector298~2 .lut_mask = 16'h3737;
defparam \Selector298~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneive_lcell_comb \Selector294~0 (
// Equation(s):
// \Selector294~0_combout  = (\Equal21~0_combout ) # ((\Equal23~1_combout ) # (!\Selector298~2_combout ))

	.dataa(\Equal21~0_combout ),
	.datab(\Equal23~1_combout ),
	.datac(gnd),
	.datad(\Selector298~2_combout ),
	.cin(gnd),
	.combout(\Selector294~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector294~0 .lut_mask = 16'hEEFF;
defparam \Selector294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cycloneive_lcell_comb \Selector294~1 (
// Equation(s):
// \Selector294~1_combout  = (\Equal18~1_combout ) # ((\Selector294~0_combout ) # ((pc[4] & !\WideNor1~combout )))

	.dataa(\Equal18~1_combout ),
	.datab(\Selector294~0_combout ),
	.datac(pc[4]),
	.datad(\WideNor1~combout ),
	.cin(gnd),
	.combout(\Selector294~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector294~1 .lut_mask = 16'hEEFE;
defparam \Selector294~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N31
dffeas \pc[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector294~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[4] .is_wysiwyg = "true";
defparam \pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (!pc[4] & !pc[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(pc[4]),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h000F;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneive_lcell_comb \Selector89~3 (
// Equation(s):
// \Selector89~3_combout  = (pc[0] & ((pc2[8]) # ((!pc[1] & \ack_0~0_combout )))) # (!pc[0] & (!pc[1]))

	.dataa(pc[1]),
	.datab(pc[0]),
	.datac(pc2[8]),
	.datad(\ack_0~0_combout ),
	.cin(gnd),
	.combout(\Selector89~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~3 .lut_mask = 16'hD5D1;
defparam \Selector89~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneive_lcell_comb \pc2[8]~3 (
// Equation(s):
// \pc2[8]~3_combout  = (\Equal2~4_combout  & ((\Selector89~3_combout ))) # (!\Equal2~4_combout  & (pc2[8]))

	.dataa(gnd),
	.datab(\Equal2~4_combout ),
	.datac(pc2[8]),
	.datad(\Selector89~3_combout ),
	.cin(gnd),
	.combout(\pc2[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc2[8]~3 .lut_mask = 16'hFC30;
defparam \pc2[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneive_lcell_comb \Selector89~10 (
// Equation(s):
// \Selector89~10_combout  = (pc[3] & (!pc[0] & ((pc2[8]) # (\ack_0~0_combout ))))

	.dataa(pc2[8]),
	.datab(pc[3]),
	.datac(pc[0]),
	.datad(\ack_0~0_combout ),
	.cin(gnd),
	.combout(\Selector89~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~10 .lut_mask = 16'h0C08;
defparam \Selector89~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneive_lcell_comb \Selector89~5 (
// Equation(s):
// \Selector89~5_combout  = (pc2[8] & (((!pc[0] & !\ack_0~0_combout )) # (!pc[3])))

	.dataa(pc2[8]),
	.datab(pc[3]),
	.datac(pc[0]),
	.datad(\ack_0~0_combout ),
	.cin(gnd),
	.combout(\Selector89~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~5 .lut_mask = 16'h222A;
defparam \Selector89~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneive_lcell_comb \Selector89~6 (
// Equation(s):
// \Selector89~6_combout  = (!pc[0] & (!pc[3] & ((\master_req[1]~input_o ) # (\master_req[0]~input_o ))))

	.dataa(\master_req[1]~input_o ),
	.datab(pc[0]),
	.datac(\master_req[0]~input_o ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector89~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~6 .lut_mask = 16'h0032;
defparam \Selector89~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneive_lcell_comb \Selector89~7 (
// Equation(s):
// \Selector89~7_combout  = (\Equal0~20_combout  & ((\Selector97~3_combout ) # ((pc2[8] & !\Selector89~6_combout )))) # (!\Equal0~20_combout  & (pc2[8] & (!\Selector89~6_combout )))

	.dataa(\Equal0~20_combout ),
	.datab(pc2[8]),
	.datac(\Selector89~6_combout ),
	.datad(\Selector97~3_combout ),
	.cin(gnd),
	.combout(\Selector89~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~7 .lut_mask = 16'hAE0C;
defparam \Selector89~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneive_lcell_comb \Selector89~8 (
// Equation(s):
// \Selector89~8_combout  = (pc[1] & ((\Selector89~5_combout ) # ((pc[4])))) # (!pc[1] & (((!pc[4] & \Selector89~7_combout ))))

	.dataa(pc[1]),
	.datab(\Selector89~5_combout ),
	.datac(pc[4]),
	.datad(\Selector89~7_combout ),
	.cin(gnd),
	.combout(\Selector89~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~8 .lut_mask = 16'hADA8;
defparam \Selector89~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneive_lcell_comb \Selector89~9 (
// Equation(s):
// \Selector89~9_combout  = (pc[4] & ((\Selector89~8_combout  & ((\Selector89~10_combout ))) # (!\Selector89~8_combout  & (\Selector89~4_combout )))) # (!pc[4] & (((\Selector89~8_combout ))))

	.dataa(\Selector89~4_combout ),
	.datab(\Selector89~10_combout ),
	.datac(pc[4]),
	.datad(\Selector89~8_combout ),
	.cin(gnd),
	.combout(\Selector89~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~9 .lut_mask = 16'hCFA0;
defparam \Selector89~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas \pc2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc2[8]~3_combout ),
	.asdata(\Selector89~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!pc[5]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc2[8] .is_wysiwyg = "true";
defparam \pc2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneive_lcell_comb \Equal23~0 (
// Equation(s):
// \Equal23~0_combout  = (pc2[3] & (pc2[8] & !pc2[6]))

	.dataa(pc2[3]),
	.datab(pc2[8]),
	.datac(pc2[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal23~0 .lut_mask = 16'h0808;
defparam \Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneive_lcell_comb \Equal23~1 (
// Equation(s):
// \Equal23~1_combout  = (!pc2[4] & (\Equal23~0_combout  & (!pc2[1] & \Equal14~0_combout )))

	.dataa(pc2[4]),
	.datab(\Equal23~0_combout ),
	.datac(pc2[1]),
	.datad(\Equal14~0_combout ),
	.cin(gnd),
	.combout(\Equal23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal23~1 .lut_mask = 16'h0400;
defparam \Equal23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneive_lcell_comb \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal14~2_combout  & !\Equal23~1_combout )

	.dataa(\Equal14~2_combout ),
	.datab(gnd),
	.datac(\Equal23~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = 16'h0505;
defparam \WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cycloneive_lcell_comb \Selector295~1 (
// Equation(s):
// \Selector295~1_combout  = (((pc[3] & !\WideNor1~combout )) # (!\WideNor1~1_combout )) # (!\Selector295~0_combout )

	.dataa(\Selector295~0_combout ),
	.datab(\WideNor1~1_combout ),
	.datac(pc[3]),
	.datad(\WideNor1~combout ),
	.cin(gnd),
	.combout(\Selector295~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector295~1 .lut_mask = 16'h77F7;
defparam \Selector295~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \pc[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector295~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[3] .is_wysiwyg = "true";
defparam \pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (pc[4]) # ((pc[3]) # ((pc[5]) # (!\Equal2~5_combout )))

	.dataa(pc[4]),
	.datab(pc[3]),
	.datac(pc[5]),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'hFEFF;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N9
dffeas s(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\s~0_combout ),
	.asdata(\s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal2~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s~q ),
	.prn(vcc));
// synopsys translate_off
defparam s.is_wysiwyg = "true";
defparam s.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneive_lcell_comb \Selector162~0 (
// Equation(s):
// \Selector162~0_combout  = ((pc[0] & \m~q )) # (!pc[1])

	.dataa(gnd),
	.datab(pc[0]),
	.datac(\m~q ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~0 .lut_mask = 16'hC0FF;
defparam \Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneive_lcell_comb \Selector162~1 (
// Equation(s):
// \Selector162~1_combout  = (pc[5] & (\s~q )) # (!pc[5] & ((pc[3] & (\s~q )) # (!pc[3] & ((\Selector162~0_combout )))))

	.dataa(pc[5]),
	.datab(\s~q ),
	.datac(\Selector162~0_combout ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\Selector162~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~1 .lut_mask = 16'hCCD8;
defparam \Selector162~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N29
cycloneive_io_ibuf \slave_rdata[0][0]~input (
	.i(slave_rdata_0_0),
	.ibar(gnd),
	.o(\slave_rdata[0][0]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][0]~input .bus_hold = "false";
defparam \slave_rdata[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N8
cycloneive_lcell_comb \Selector162~2 (
// Equation(s):
// \Selector162~2_combout  = (\Selector162~1_combout  & (\slave_rdata[1][0]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][0]~input_o )))

	.dataa(\slave_rdata[1][0]~input_o ),
	.datab(gnd),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[0][0]~input_o ),
	.cin(gnd),
	.combout(\Selector162~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector162~2 .lut_mask = 16'hAFA0;
defparam \Selector162~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneive_lcell_comb \master_rdata[0][29]~1 (
// Equation(s):
// \master_rdata[0][29]~1_combout  = (pc[5] & ((pc[4]) # (pc[0])))

	.dataa(pc[5]),
	.datab(gnd),
	.datac(pc[4]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\master_rdata[0][29]~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[0][29]~1 .lut_mask = 16'hAAA0;
defparam \master_rdata[0][29]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneive_lcell_comb \master_rdata[0][29]~0 (
// Equation(s):
// \master_rdata[0][29]~0_combout  = (\m~q  & ((pc[3]) # ((!pc[0])))) # (!\m~q  & (((pc[3] & !pc[0])) # (!pc[1])))

	.dataa(\m~q ),
	.datab(pc[3]),
	.datac(pc[1]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\master_rdata[0][29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[0][29]~0 .lut_mask = 16'h8DEF;
defparam \master_rdata[0][29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cycloneive_lcell_comb \master_rdata[0][29]~2 (
// Equation(s):
// \master_rdata[0][29]~2_combout  = (!\master_rdata[0][29]~1_combout  & (!\master_rdata[0][29]~0_combout  & ((pc[5]) # (!\Equal2~4_combout ))))

	.dataa(\Equal2~4_combout ),
	.datab(pc[5]),
	.datac(\master_rdata[0][29]~1_combout ),
	.datad(\master_rdata[0][29]~0_combout ),
	.cin(gnd),
	.combout(\master_rdata[0][29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[0][29]~2 .lut_mask = 16'h000D;
defparam \master_rdata[0][29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N9
dffeas \master_rdata[0][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector162~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][0]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N8
cycloneive_io_ibuf \slave_rdata[0][1]~input (
	.i(slave_rdata_0_1),
	.ibar(gnd),
	.o(\slave_rdata[0][1]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][1]~input .bus_hold = "false";
defparam \slave_rdata[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N26
cycloneive_lcell_comb \Selector161~0 (
// Equation(s):
// \Selector161~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][1]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][1]~input_o )))

	.dataa(\slave_rdata[1][1]~input_o ),
	.datab(gnd),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[0][1]~input_o ),
	.cin(gnd),
	.combout(\Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector161~0 .lut_mask = 16'hAFA0;
defparam \Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N27
dffeas \master_rdata[0][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector161~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][1]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N15
cycloneive_io_ibuf \slave_rdata[1][2]~input (
	.i(slave_rdata_1_2),
	.ibar(gnd),
	.o(\slave_rdata[1][2]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][2]~input .bus_hold = "false";
defparam \slave_rdata[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N12
cycloneive_lcell_comb \Selector160~0 (
// Equation(s):
// \Selector160~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][2]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][2]~input_o ))

	.dataa(\slave_rdata[0][2]~input_o ),
	.datab(\slave_rdata[1][2]~input_o ),
	.datac(\Selector162~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector160~0 .lut_mask = 16'hCACA;
defparam \Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N13
dffeas \master_rdata[0][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][2]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N29
cycloneive_io_ibuf \slave_rdata[1][3]~input (
	.i(slave_rdata_1_3),
	.ibar(gnd),
	.o(\slave_rdata[1][3]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][3]~input .bus_hold = "false";
defparam \slave_rdata[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N30
cycloneive_lcell_comb \Selector159~0 (
// Equation(s):
// \Selector159~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][3]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][3]~input_o ))

	.dataa(\slave_rdata[0][3]~input_o ),
	.datab(\slave_rdata[1][3]~input_o ),
	.datac(\Selector162~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector159~0 .lut_mask = 16'hCACA;
defparam \Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N31
dffeas \master_rdata[0][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector159~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][3]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N15
cycloneive_io_ibuf \slave_rdata[0][4]~input (
	.i(slave_rdata_0_4),
	.ibar(gnd),
	.o(\slave_rdata[0][4]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][4]~input .bus_hold = "false";
defparam \slave_rdata[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N15
cycloneive_io_ibuf \slave_rdata[1][4]~input (
	.i(slave_rdata_1_4),
	.ibar(gnd),
	.o(\slave_rdata[1][4]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][4]~input .bus_hold = "false";
defparam \slave_rdata[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N0
cycloneive_lcell_comb \Selector158~0 (
// Equation(s):
// \Selector158~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][4]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][4]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][4]~input_o ),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[1][4]~input_o ),
	.cin(gnd),
	.combout(\Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector158~0 .lut_mask = 16'hFC0C;
defparam \Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N1
dffeas \master_rdata[0][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector158~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][4]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneive_io_ibuf \slave_rdata[1][5]~input (
	.i(slave_rdata_1_5),
	.ibar(gnd),
	.o(\slave_rdata[1][5]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][5]~input .bus_hold = "false";
defparam \slave_rdata[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N2
cycloneive_lcell_comb \Selector157~0 (
// Equation(s):
// \Selector157~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][5]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][5]~input_o ))

	.dataa(\slave_rdata[0][5]~input_o ),
	.datab(gnd),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[1][5]~input_o ),
	.cin(gnd),
	.combout(\Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector157~0 .lut_mask = 16'hFA0A;
defparam \Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N3
dffeas \master_rdata[0][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][5]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N8
cycloneive_io_ibuf \slave_rdata[1][6]~input (
	.i(slave_rdata_1_6),
	.ibar(gnd),
	.o(\slave_rdata[1][6]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][6]~input .bus_hold = "false";
defparam \slave_rdata[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N15
cycloneive_io_ibuf \slave_rdata[0][6]~input (
	.i(slave_rdata_0_6),
	.ibar(gnd),
	.o(\slave_rdata[0][6]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][6]~input .bus_hold = "false";
defparam \slave_rdata[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N28
cycloneive_lcell_comb \Selector156~0 (
// Equation(s):
// \Selector156~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][6]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][6]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][6]~input_o ),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[0][6]~input_o ),
	.cin(gnd),
	.combout(\Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector156~0 .lut_mask = 16'hCFC0;
defparam \Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N29
dffeas \master_rdata[0][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector156~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][6]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N8
cycloneive_io_ibuf \slave_rdata[1][7]~input (
	.i(slave_rdata_1_7),
	.ibar(gnd),
	.o(\slave_rdata[1][7]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][7]~input .bus_hold = "false";
defparam \slave_rdata[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N22
cycloneive_io_ibuf \slave_rdata[0][7]~input (
	.i(slave_rdata_0_7),
	.ibar(gnd),
	.o(\slave_rdata[0][7]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][7]~input .bus_hold = "false";
defparam \slave_rdata[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \Selector155~0 (
// Equation(s):
// \Selector155~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][7]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][7]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][7]~input_o ),
	.datac(\slave_rdata[0][7]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector155~0 .lut_mask = 16'hCCF0;
defparam \Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \master_rdata[0][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector155~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][7]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N22
cycloneive_io_ibuf \slave_rdata[0][8]~input (
	.i(slave_rdata_0_8),
	.ibar(gnd),
	.o(\slave_rdata[0][8]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][8]~input .bus_hold = "false";
defparam \slave_rdata[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \Selector154~0 (
// Equation(s):
// \Selector154~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][8]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][8]~input_o )))

	.dataa(\slave_rdata[1][8]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][8]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector154~0 .lut_mask = 16'hAAF0;
defparam \Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \master_rdata[0][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector154~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][8]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \slave_rdata[0][9]~input (
	.i(slave_rdata_0_9),
	.ibar(gnd),
	.o(\slave_rdata[0][9]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][9]~input .bus_hold = "false";
defparam \slave_rdata[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneive_lcell_comb \Selector153~0 (
// Equation(s):
// \Selector153~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][9]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][9]~input_o )))

	.dataa(\slave_rdata[1][9]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][9]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector153~0 .lut_mask = 16'hAAF0;
defparam \Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \master_rdata[0][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector153~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][9]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N22
cycloneive_io_ibuf \slave_rdata[0][10]~input (
	.i(slave_rdata_0_10),
	.ibar(gnd),
	.o(\slave_rdata[0][10]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][10]~input .bus_hold = "false";
defparam \slave_rdata[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \Selector152~0 (
// Equation(s):
// \Selector152~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][10]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][10]~input_o )))

	.dataa(\slave_rdata[1][10]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][10]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector152~0 .lut_mask = 16'hAAF0;
defparam \Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \master_rdata[0][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector152~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][10]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N8
cycloneive_io_ibuf \slave_rdata[1][11]~input (
	.i(slave_rdata_1_11),
	.ibar(gnd),
	.o(\slave_rdata[1][11]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][11]~input .bus_hold = "false";
defparam \slave_rdata[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N15
cycloneive_io_ibuf \slave_rdata[0][11]~input (
	.i(slave_rdata_0_11),
	.ibar(gnd),
	.o(\slave_rdata[0][11]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][11]~input .bus_hold = "false";
defparam \slave_rdata[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cycloneive_lcell_comb \Selector151~0 (
// Equation(s):
// \Selector151~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][11]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][11]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][11]~input_o ),
	.datac(\slave_rdata[0][11]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector151~0 .lut_mask = 16'hCCF0;
defparam \Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \master_rdata[0][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector151~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][11]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y6_N22
cycloneive_io_ibuf \slave_rdata[0][12]~input (
	.i(slave_rdata_0_12),
	.ibar(gnd),
	.o(\slave_rdata[0][12]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][12]~input .bus_hold = "false";
defparam \slave_rdata[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N2
cycloneive_lcell_comb \Selector150~0 (
// Equation(s):
// \Selector150~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][12]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][12]~input_o )))

	.dataa(\slave_rdata[1][12]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][12]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector150~0 .lut_mask = 16'hAAF0;
defparam \Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N3
dffeas \master_rdata[0][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector150~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][12]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N1
cycloneive_io_ibuf \slave_rdata[1][13]~input (
	.i(slave_rdata_1_13),
	.ibar(gnd),
	.o(\slave_rdata[1][13]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][13]~input .bus_hold = "false";
defparam \slave_rdata[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N12
cycloneive_lcell_comb \Selector149~0 (
// Equation(s):
// \Selector149~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][13]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][13]~input_o ))

	.dataa(\slave_rdata[0][13]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][13]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector149~0 .lut_mask = 16'hF0AA;
defparam \Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N13
dffeas \master_rdata[0][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector149~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][13]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N22
cycloneive_io_ibuf \slave_rdata[0][14]~input (
	.i(slave_rdata_0_14),
	.ibar(gnd),
	.o(\slave_rdata[0][14]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][14]~input .bus_hold = "false";
defparam \slave_rdata[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N16
cycloneive_lcell_comb \Selector148~0 (
// Equation(s):
// \Selector148~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][14]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][14]~input_o )))

	.dataa(\slave_rdata[1][14]~input_o ),
	.datab(\slave_rdata[0][14]~input_o ),
	.datac(gnd),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector148~0 .lut_mask = 16'hAACC;
defparam \Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N17
dffeas \master_rdata[0][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector148~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][14]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y29_N8
cycloneive_io_ibuf \slave_rdata[1][15]~input (
	.i(slave_rdata_1_15),
	.ibar(gnd),
	.o(\slave_rdata[1][15]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][15]~input .bus_hold = "false";
defparam \slave_rdata[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \Selector147~0 (
// Equation(s):
// \Selector147~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][15]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][15]~input_o ))

	.dataa(\slave_rdata[0][15]~input_o ),
	.datab(\slave_rdata[1][15]~input_o ),
	.datac(gnd),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector147~0 .lut_mask = 16'hCCAA;
defparam \Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \master_rdata[0][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector147~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][15]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneive_io_ibuf \slave_rdata[1][16]~input (
	.i(slave_rdata_1_16),
	.ibar(gnd),
	.o(\slave_rdata[1][16]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][16]~input .bus_hold = "false";
defparam \slave_rdata[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N2
cycloneive_lcell_comb \Selector146~0 (
// Equation(s):
// \Selector146~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][16]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][16]~input_o ))

	.dataa(\slave_rdata[0][16]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][16]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector146~0 .lut_mask = 16'hF0AA;
defparam \Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N3
dffeas \master_rdata[0][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector146~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][16]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y43_N1
cycloneive_io_ibuf \slave_rdata[0][17]~input (
	.i(slave_rdata_0_17),
	.ibar(gnd),
	.o(\slave_rdata[0][17]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][17]~input .bus_hold = "false";
defparam \slave_rdata[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N1
cycloneive_io_ibuf \slave_rdata[1][17]~input (
	.i(slave_rdata_1_17),
	.ibar(gnd),
	.o(\slave_rdata[1][17]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][17]~input .bus_hold = "false";
defparam \slave_rdata[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N14
cycloneive_lcell_comb \Selector145~0 (
// Equation(s):
// \Selector145~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][17]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][17]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][17]~input_o ),
	.datac(\Selector162~1_combout ),
	.datad(\slave_rdata[1][17]~input_o ),
	.cin(gnd),
	.combout(\Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector145~0 .lut_mask = 16'hFC0C;
defparam \Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N15
dffeas \master_rdata[0][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector145~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][17]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \slave_rdata[0][18]~input (
	.i(slave_rdata_0_18),
	.ibar(gnd),
	.o(\slave_rdata[0][18]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][18]~input .bus_hold = "false";
defparam \slave_rdata[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N20
cycloneive_lcell_comb \Selector144~0 (
// Equation(s):
// \Selector144~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][18]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][18]~input_o )))

	.dataa(\slave_rdata[1][18]~input_o ),
	.datab(\slave_rdata[0][18]~input_o ),
	.datac(gnd),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector144~0 .lut_mask = 16'hAACC;
defparam \Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N21
dffeas \master_rdata[0][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector144~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][18]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \slave_rdata[1][19]~input (
	.i(slave_rdata_1_19),
	.ibar(gnd),
	.o(\slave_rdata[1][19]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][19]~input .bus_hold = "false";
defparam \slave_rdata[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N8
cycloneive_io_ibuf \slave_rdata[0][19]~input (
	.i(slave_rdata_0_19),
	.ibar(gnd),
	.o(\slave_rdata[0][19]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][19]~input .bus_hold = "false";
defparam \slave_rdata[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N6
cycloneive_lcell_comb \Selector143~0 (
// Equation(s):
// \Selector143~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][19]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][19]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][19]~input_o ),
	.datac(\slave_rdata[0][19]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector143~0 .lut_mask = 16'hCCF0;
defparam \Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N7
dffeas \master_rdata[0][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector143~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][19]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N1
cycloneive_io_ibuf \slave_rdata[1][20]~input (
	.i(slave_rdata_1_20),
	.ibar(gnd),
	.o(\slave_rdata[1][20]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][20]~input .bus_hold = "false";
defparam \slave_rdata[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N8
cycloneive_lcell_comb \Selector142~0 (
// Equation(s):
// \Selector142~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][20]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][20]~input_o ))

	.dataa(\slave_rdata[0][20]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][20]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector142~0 .lut_mask = 16'hF0AA;
defparam \Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N9
dffeas \master_rdata[0][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector142~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][20]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \slave_rdata[0][21]~input (
	.i(slave_rdata_0_21),
	.ibar(gnd),
	.o(\slave_rdata[0][21]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][21]~input .bus_hold = "false";
defparam \slave_rdata[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N15
cycloneive_io_ibuf \slave_rdata[1][21]~input (
	.i(slave_rdata_1_21),
	.ibar(gnd),
	.o(\slave_rdata[1][21]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][21]~input .bus_hold = "false";
defparam \slave_rdata[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N26
cycloneive_lcell_comb \Selector141~0 (
// Equation(s):
// \Selector141~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][21]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][21]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][21]~input_o ),
	.datac(\slave_rdata[1][21]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector141~0 .lut_mask = 16'hF0CC;
defparam \Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N27
dffeas \master_rdata[0][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector141~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][21]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \slave_rdata[1][22]~input (
	.i(slave_rdata_1_22),
	.ibar(gnd),
	.o(\slave_rdata[1][22]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][22]~input .bus_hold = "false";
defparam \slave_rdata[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N4
cycloneive_lcell_comb \Selector140~0 (
// Equation(s):
// \Selector140~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][22]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][22]~input_o ))

	.dataa(\slave_rdata[0][22]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][22]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector140~0 .lut_mask = 16'hF0AA;
defparam \Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N5
dffeas \master_rdata[0][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector140~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][22]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y43_N1
cycloneive_io_ibuf \slave_rdata[0][23]~input (
	.i(slave_rdata_0_23),
	.ibar(gnd),
	.o(\slave_rdata[0][23]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][23]~input .bus_hold = "false";
defparam \slave_rdata[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N22
cycloneive_lcell_comb \Selector139~0 (
// Equation(s):
// \Selector139~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][23]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][23]~input_o )))

	.dataa(\slave_rdata[1][23]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][23]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector139~0 .lut_mask = 16'hAAF0;
defparam \Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N23
dffeas \master_rdata[0][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector139~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][23]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N8
cycloneive_io_ibuf \slave_rdata[1][24]~input (
	.i(slave_rdata_1_24),
	.ibar(gnd),
	.o(\slave_rdata[1][24]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][24]~input .bus_hold = "false";
defparam \slave_rdata[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N15
cycloneive_io_ibuf \slave_rdata[0][24]~input (
	.i(slave_rdata_0_24),
	.ibar(gnd),
	.o(\slave_rdata[0][24]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][24]~input .bus_hold = "false";
defparam \slave_rdata[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \Selector138~0 (
// Equation(s):
// \Selector138~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][24]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][24]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][24]~input_o ),
	.datac(\slave_rdata[0][24]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector138~0 .lut_mask = 16'hCCF0;
defparam \Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \master_rdata[0][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector138~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][24]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N22
cycloneive_io_ibuf \slave_rdata[1][25]~input (
	.i(slave_rdata_1_25),
	.ibar(gnd),
	.o(\slave_rdata[1][25]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][25]~input .bus_hold = "false";
defparam \slave_rdata[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N22
cycloneive_io_ibuf \slave_rdata[0][25]~input (
	.i(slave_rdata_0_25),
	.ibar(gnd),
	.o(\slave_rdata[0][25]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][25]~input .bus_hold = "false";
defparam \slave_rdata[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \Selector137~0 (
// Equation(s):
// \Selector137~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][25]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][25]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][25]~input_o ),
	.datac(\slave_rdata[0][25]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector137~0 .lut_mask = 16'hCCF0;
defparam \Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \master_rdata[0][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector137~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][25]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N1
cycloneive_io_ibuf \slave_rdata[0][26]~input (
	.i(slave_rdata_0_26),
	.ibar(gnd),
	.o(\slave_rdata[0][26]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][26]~input .bus_hold = "false";
defparam \slave_rdata[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N15
cycloneive_io_ibuf \slave_rdata[1][26]~input (
	.i(slave_rdata_1_26),
	.ibar(gnd),
	.o(\slave_rdata[1][26]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][26]~input .bus_hold = "false";
defparam \slave_rdata[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \Selector136~0 (
// Equation(s):
// \Selector136~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][26]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][26]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][26]~input_o ),
	.datac(\slave_rdata[1][26]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector136~0 .lut_mask = 16'hF0CC;
defparam \Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \master_rdata[0][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector136~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][26]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N29
cycloneive_io_ibuf \slave_rdata[0][27]~input (
	.i(slave_rdata_0_27),
	.ibar(gnd),
	.o(\slave_rdata[0][27]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][27]~input .bus_hold = "false";
defparam \slave_rdata[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
cycloneive_io_ibuf \slave_rdata[1][27]~input (
	.i(slave_rdata_1_27),
	.ibar(gnd),
	.o(\slave_rdata[1][27]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][27]~input .bus_hold = "false";
defparam \slave_rdata[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][27]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][27]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][27]~input_o ),
	.datac(\slave_rdata[1][27]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector135~0 .lut_mask = 16'hF0CC;
defparam \Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \master_rdata[0][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][27]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N1
cycloneive_io_ibuf \slave_rdata[1][28]~input (
	.i(slave_rdata_1_28),
	.ibar(gnd),
	.o(\slave_rdata[1][28]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][28]~input .bus_hold = "false";
defparam \slave_rdata[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][28]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][28]~input_o ))

	.dataa(\slave_rdata[0][28]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][28]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector134~0 .lut_mask = 16'hF0AA;
defparam \Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \master_rdata[0][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][28]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N1
cycloneive_io_ibuf \slave_rdata[0][29]~input (
	.i(slave_rdata_0_29),
	.ibar(gnd),
	.o(\slave_rdata[0][29]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][29]~input .bus_hold = "false";
defparam \slave_rdata[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][29]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][29]~input_o )))

	.dataa(\slave_rdata[1][29]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][29]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector133~0 .lut_mask = 16'hAAF0;
defparam \Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \master_rdata[0][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][29]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N8
cycloneive_io_ibuf \slave_rdata[1][30]~input (
	.i(slave_rdata_1_30),
	.ibar(gnd),
	.o(\slave_rdata[1][30]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][30]~input .bus_hold = "false";
defparam \slave_rdata[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = (\Selector162~1_combout  & ((\slave_rdata[1][30]~input_o ))) # (!\Selector162~1_combout  & (\slave_rdata[0][30]~input_o ))

	.dataa(\slave_rdata[0][30]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][30]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector132~0 .lut_mask = 16'hF0AA;
defparam \Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \master_rdata[0][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][30]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N22
cycloneive_io_ibuf \slave_rdata[1][31]~input (
	.i(slave_rdata_1_31),
	.ibar(gnd),
	.o(\slave_rdata[1][31]~input_o ));
// synopsys translate_off
defparam \slave_rdata[1][31]~input .bus_hold = "false";
defparam \slave_rdata[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneive_io_ibuf \slave_rdata[0][31]~input (
	.i(slave_rdata_0_31),
	.ibar(gnd),
	.o(\slave_rdata[0][31]~input_o ));
// synopsys translate_off
defparam \slave_rdata[0][31]~input .bus_hold = "false";
defparam \slave_rdata[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = (\Selector162~1_combout  & (\slave_rdata[1][31]~input_o )) # (!\Selector162~1_combout  & ((\slave_rdata[0][31]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][31]~input_o ),
	.datac(\slave_rdata[0][31]~input_o ),
	.datad(\Selector162~1_combout ),
	.cin(gnd),
	.combout(\Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = 16'hCCF0;
defparam \Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \master_rdata[0][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[0][29]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[0][31]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneive_lcell_comb \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = ((pc[0] & !\m~q )) # (!pc[1])

	.dataa(gnd),
	.datab(pc[0]),
	.datac(\m~q ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~0 .lut_mask = 16'h0CFF;
defparam \Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N10
cycloneive_lcell_comb \Selector130~1 (
// Equation(s):
// \Selector130~1_combout  = (pc[5] & (\s~q )) # (!pc[5] & ((pc[3] & (\s~q )) # (!pc[3] & ((\Selector130~0_combout )))))

	.dataa(pc[5]),
	.datab(\s~q ),
	.datac(pc[3]),
	.datad(\Selector130~0_combout ),
	.cin(gnd),
	.combout(\Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~1 .lut_mask = 16'hCDC8;
defparam \Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N24
cycloneive_lcell_comb \Selector130~2 (
// Equation(s):
// \Selector130~2_combout  = (\Selector130~1_combout  & (\slave_rdata[1][0]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][0]~input_o )))

	.dataa(\slave_rdata[1][0]~input_o ),
	.datab(gnd),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[0][0]~input_o ),
	.cin(gnd),
	.combout(\Selector130~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector130~2 .lut_mask = 16'hAFA0;
defparam \Selector130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneive_lcell_comb \master_rdata[1][12]~3 (
// Equation(s):
// \master_rdata[1][12]~3_combout  = (pc[3] & ((pc[5]) # ((!pc[0]) # (!\m~q ))))

	.dataa(pc[5]),
	.datab(pc[3]),
	.datac(\m~q ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\master_rdata[1][12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][12]~3 .lut_mask = 16'h8CCC;
defparam \master_rdata[1][12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneive_lcell_comb \master_rdata[1][12]~4 (
// Equation(s):
// \master_rdata[1][12]~4_combout  = (pc[0] & (pc[5] & ((pc[4])))) # (!pc[0] & ((pc[5] $ (!pc[4])) # (!\m~q )))

	.dataa(pc[5]),
	.datab(\m~q ),
	.datac(pc[4]),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\master_rdata[1][12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][12]~4 .lut_mask = 16'hA0B7;
defparam \master_rdata[1][12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneive_lcell_comb \master_rdata[1][12]~5 (
// Equation(s):
// \master_rdata[1][12]~5_combout  = (\m~q  & (((pc[0] & \Equal2~4_combout )) # (!pc[1]))) # (!\m~q  & (pc[0] & ((\Equal2~4_combout ))))

	.dataa(\m~q ),
	.datab(pc[0]),
	.datac(pc[1]),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\master_rdata[1][12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][12]~5 .lut_mask = 16'hCE0A;
defparam \master_rdata[1][12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneive_lcell_comb \master_rdata[1][12]~6 (
// Equation(s):
// \master_rdata[1][12]~6_combout  = (!\master_rdata[1][12]~3_combout  & (!\master_rdata[1][12]~4_combout  & !\master_rdata[1][12]~5_combout ))

	.dataa(gnd),
	.datab(\master_rdata[1][12]~3_combout ),
	.datac(\master_rdata[1][12]~4_combout ),
	.datad(\master_rdata[1][12]~5_combout ),
	.cin(gnd),
	.combout(\master_rdata[1][12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \master_rdata[1][12]~6 .lut_mask = 16'h0003;
defparam \master_rdata[1][12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N25
dffeas \master_rdata[1][0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector130~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][0]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N10
cycloneive_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][1]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][1]~input_o )))

	.dataa(\slave_rdata[1][1]~input_o ),
	.datab(gnd),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[0][1]~input_o ),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'hAFA0;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N11
dffeas \master_rdata[1][1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][1]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N4
cycloneive_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][2]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][2]~input_o ))

	.dataa(\slave_rdata[0][2]~input_o ),
	.datab(\slave_rdata[1][2]~input_o ),
	.datac(\Selector130~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'hCACA;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N5
dffeas \master_rdata[1][2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][2]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N6
cycloneive_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][3]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][3]~input_o ))

	.dataa(\slave_rdata[0][3]~input_o ),
	.datab(\slave_rdata[1][3]~input_o ),
	.datac(\Selector130~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'hCACA;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N7
dffeas \master_rdata[1][3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][3]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N16
cycloneive_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][4]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][4]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][4]~input_o ),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[1][4]~input_o ),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hFC0C;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N17
dffeas \master_rdata[1][4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][4]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N18
cycloneive_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][5]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][5]~input_o ))

	.dataa(\slave_rdata[0][5]~input_o ),
	.datab(gnd),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[1][5]~input_o ),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hFA0A;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N19
dffeas \master_rdata[1][5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][5]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N20
cycloneive_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][6]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][6]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][6]~input_o ),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[0][6]~input_o ),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'hCFC0;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N21
dffeas \master_rdata[1][6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][6]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][7]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][7]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][7]~input_o ),
	.datac(\slave_rdata[0][7]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hCCF0;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \master_rdata[1][7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][7]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][8]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][8]~input_o )))

	.dataa(\slave_rdata[1][8]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][8]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'hAAF0;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \master_rdata[1][8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][8]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][9]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][9]~input_o )))

	.dataa(\slave_rdata[1][9]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][9]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'hAAF0;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \master_rdata[1][9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][9]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N6
cycloneive_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][10]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][10]~input_o )))

	.dataa(\slave_rdata[1][10]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][10]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'hAAF0;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \master_rdata[1][10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][10]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cycloneive_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][11]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][11]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][11]~input_o ),
	.datac(\slave_rdata[0][11]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'hCCF0;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \master_rdata[1][11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][11]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneive_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][12]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][12]~input_o )))

	.dataa(\slave_rdata[1][12]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][12]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hAAF0;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \master_rdata[1][12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][12]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cycloneive_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][13]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][13]~input_o ))

	.dataa(\slave_rdata[0][13]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][13]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hF0AA;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \master_rdata[1][13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][13]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N24
cycloneive_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][14]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][14]~input_o )))

	.dataa(\slave_rdata[1][14]~input_o ),
	.datab(\slave_rdata[0][14]~input_o ),
	.datac(gnd),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'hAACC;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N25
dffeas \master_rdata[1][14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][14]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][15]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][15]~input_o ))

	.dataa(\slave_rdata[0][15]~input_o ),
	.datab(\slave_rdata[1][15]~input_o ),
	.datac(gnd),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'hCCAA;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \master_rdata[1][15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][15]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N18
cycloneive_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][16]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][16]~input_o ))

	.dataa(\slave_rdata[0][16]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][16]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hF0AA;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N19
dffeas \master_rdata[1][16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][16]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N22
cycloneive_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][17]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][17]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][17]~input_o ),
	.datac(\Selector130~1_combout ),
	.datad(\slave_rdata[1][17]~input_o ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'hFC0C;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N23
dffeas \master_rdata[1][17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][17]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N28
cycloneive_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][18]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][18]~input_o )))

	.dataa(\slave_rdata[1][18]~input_o ),
	.datab(\slave_rdata[0][18]~input_o ),
	.datac(gnd),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'hAACC;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N29
dffeas \master_rdata[1][18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][18]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N14
cycloneive_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][19]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][19]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][19]~input_o ),
	.datac(\slave_rdata[0][19]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'hCCF0;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N15
dffeas \master_rdata[1][19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][19]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N0
cycloneive_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][20]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][20]~input_o ))

	.dataa(\slave_rdata[0][20]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][20]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'hF0AA;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N1
dffeas \master_rdata[1][20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][20]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N10
cycloneive_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][21]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][21]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][21]~input_o ),
	.datac(\slave_rdata[1][21]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'hF0CC;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N11
dffeas \master_rdata[1][21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][21]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N12
cycloneive_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][22]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][22]~input_o ))

	.dataa(\slave_rdata[0][22]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][22]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'hF0AA;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N13
dffeas \master_rdata[1][22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][22]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y28_N30
cycloneive_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][23]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][23]~input_o )))

	.dataa(\slave_rdata[1][23]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][23]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'hAAF0;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y28_N31
dffeas \master_rdata[1][23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][23]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][24]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][24]~input_o )))

	.dataa(gnd),
	.datab(\slave_rdata[1][24]~input_o ),
	.datac(\slave_rdata[0][24]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'hCCF0;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \master_rdata[1][24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][24]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][25]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][25]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][25]~input_o ),
	.datac(\slave_rdata[1][25]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hF0CC;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \master_rdata[1][25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][25]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][26]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][26]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][26]~input_o ),
	.datac(\slave_rdata[1][26]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hF0CC;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \master_rdata[1][26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][26]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][27]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][27]~input_o ))

	.dataa(gnd),
	.datab(\slave_rdata[0][27]~input_o ),
	.datac(\slave_rdata[1][27]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'hF0CC;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \master_rdata[1][27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][27]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][28]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][28]~input_o ))

	.dataa(\slave_rdata[0][28]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][28]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'hF0AA;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \master_rdata[1][28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][28]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\Selector130~1_combout  & (\slave_rdata[1][29]~input_o )) # (!\Selector130~1_combout  & ((\slave_rdata[0][29]~input_o )))

	.dataa(\slave_rdata[1][29]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[0][29]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hAAF0;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \master_rdata[1][29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][29]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][30]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][30]~input_o ))

	.dataa(\slave_rdata[0][30]~input_o ),
	.datab(gnd),
	.datac(\slave_rdata[1][30]~input_o ),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'hF0AA;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \master_rdata[1][30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][30]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\Selector130~1_combout  & ((\slave_rdata[1][31]~input_o ))) # (!\Selector130~1_combout  & (\slave_rdata[0][31]~input_o ))

	.dataa(\slave_rdata[0][31]~input_o ),
	.datab(\slave_rdata[1][31]~input_o ),
	.datac(gnd),
	.datad(\Selector130~1_combout ),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hCCAA;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \master_rdata[1][31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_rdata[1][12]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_rdata[1][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_rdata[1][31]~reg0 .is_wysiwyg = "true";
defparam \master_rdata[1][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cycloneive_lcell_comb \Selector300~3 (
// Equation(s):
// \Selector300~3_combout  = (pc2[5]) # (((!\Equal19~0_combout ) # (!pc2[7])) # (!pc2[4]))

	.dataa(pc2[5]),
	.datab(pc2[4]),
	.datac(pc2[7]),
	.datad(\Equal19~0_combout ),
	.cin(gnd),
	.combout(\Selector300~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~3 .lut_mask = 16'hBFFF;
defparam \Selector300~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cycloneive_lcell_comb \Selector300~4 (
// Equation(s):
// \Selector300~4_combout  = (!\Selector300~3_combout  & ((\m~q  & (\slave_ack[1]~input_o )) # (!\m~q  & ((\slave_ack[0]~input_o )))))

	.dataa(\slave_ack[1]~input_o ),
	.datab(\m~q ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\Selector300~3_combout ),
	.cin(gnd),
	.combout(\Selector300~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~4 .lut_mask = 16'h00B8;
defparam \Selector300~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cycloneive_lcell_comb \Selector300~2 (
// Equation(s):
// \Selector300~2_combout  = (!\Selector300~1_combout  & ((\m~q  & ((\master_ack[0]~reg0_q ))) # (!\m~q  & (\ack_0~q ))))

	.dataa(\ack_0~q ),
	.datab(\m~q ),
	.datac(\Selector300~1_combout ),
	.datad(\master_ack[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector300~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~2 .lut_mask = 16'h0E02;
defparam \Selector300~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N0
cycloneive_lcell_comb \Selector300~5 (
// Equation(s):
// \Selector300~5_combout  = (\Selector300~4_combout ) # ((\Selector300~2_combout ) # ((\WideOr19~combout  & \master_ack[0]~reg0_q )))

	.dataa(\WideOr19~combout ),
	.datab(\Selector300~4_combout ),
	.datac(\master_ack[0]~reg0_q ),
	.datad(\Selector300~2_combout ),
	.cin(gnd),
	.combout(\Selector300~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector300~5 .lut_mask = 16'hFFEC;
defparam \Selector300~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N1
dffeas \master_ack[0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector300~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_ack[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_ack[0]~reg0 .is_wysiwyg = "true";
defparam \master_ack[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cycloneive_lcell_comb \Selector299~1 (
// Equation(s):
// \Selector299~1_combout  = (!\Selector300~3_combout  & ((\m~q  & ((\slave_ack[0]~input_o ))) # (!\m~q  & (\slave_ack[1]~input_o ))))

	.dataa(\slave_ack[1]~input_o ),
	.datab(\m~q ),
	.datac(\slave_ack[0]~input_o ),
	.datad(\Selector300~3_combout ),
	.cin(gnd),
	.combout(\Selector299~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector299~1 .lut_mask = 16'h00E2;
defparam \Selector299~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cycloneive_lcell_comb \Selector299~0 (
// Equation(s):
// \Selector299~0_combout  = (!\Selector300~1_combout  & ((\m~q  & (\ack_0~q )) # (!\m~q  & ((\master_ack[1]~reg0_q )))))

	.dataa(\ack_0~q ),
	.datab(\m~q ),
	.datac(\Selector300~1_combout ),
	.datad(\master_ack[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector299~0 .lut_mask = 16'h0B08;
defparam \Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N2
cycloneive_lcell_comb \Selector299~2 (
// Equation(s):
// \Selector299~2_combout  = (\Selector299~1_combout ) # ((\Selector299~0_combout ) # ((\WideOr19~combout  & \master_ack[1]~reg0_q )))

	.dataa(\WideOr19~combout ),
	.datab(\Selector299~1_combout ),
	.datac(\master_ack[1]~reg0_q ),
	.datad(\Selector299~0_combout ),
	.cin(gnd),
	.combout(\Selector299~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector299~2 .lut_mask = 16'hFFEC;
defparam \Selector299~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N3
dffeas \master_ack[1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector299~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_ack[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_ack[1]~reg0 .is_wysiwyg = "true";
defparam \master_ack[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N15
cycloneive_io_ibuf \master_addr[0][0]~input (
	.i(master_addr_0_0),
	.ibar(gnd),
	.o(\master_addr[0][0]~input_o ));
// synopsys translate_off
defparam \master_addr[0][0]~input .bus_hold = "false";
defparam \master_addr[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cycloneive_lcell_comb \addr_0[2]~6 (
// Equation(s):
// \addr_0[2]~6_combout  = ((\addr_1[0]~36_combout  & (!\master_addr[0][31]~input_o  & !\Equal11~0_combout ))) # (!\addr_0[2]~5_combout )

	.dataa(\addr_0[2]~5_combout ),
	.datab(\addr_1[0]~36_combout ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\addr_0[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~6 .lut_mask = 16'h555D;
defparam \addr_0[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][0]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][0]~input_o ))

	.dataa(\master_addr[1][0]~input_o ),
	.datab(\master_addr[0][0]~input_o ),
	.datac(gnd),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hCCAA;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cycloneive_lcell_comb \addr_0[2]~7 (
// Equation(s):
// \addr_0[2]~7_combout  = (\Equal2~4_combout  & (\Equal2~5_combout  & ((pc[5]) # (!\addr_0[2]~3_combout ))))

	.dataa(\addr_0[2]~3_combout ),
	.datab(\Equal2~4_combout ),
	.datac(pc[5]),
	.datad(\Equal2~5_combout ),
	.cin(gnd),
	.combout(\addr_0[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[2]~7 .lut_mask = 16'hC400;
defparam \addr_0[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \addr_0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[0] .is_wysiwyg = "true";
defparam \addr_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneive_lcell_comb \slave_addr[0][0]~reg0feeder (
// Equation(s):
// \slave_addr[0][0]~reg0feeder_combout  = addr_0[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneive_lcell_comb \Equal28~0 (
// Equation(s):
// \Equal28~0_combout  = (pc2[8] & (pc2[6] & pc2[0]))

	.dataa(gnd),
	.datab(pc2[8]),
	.datac(pc2[6]),
	.datad(pc2[0]),
	.cin(gnd),
	.combout(\Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal28~0 .lut_mask = 16'hC000;
defparam \Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneive_lcell_comb \Equal28~1 (
// Equation(s):
// \Equal28~1_combout  = (\Equal27~0_combout  & (!pc2[1] & (!pc2[3] & \Equal28~0_combout )))

	.dataa(\Equal27~0_combout ),
	.datab(pc2[1]),
	.datac(pc2[3]),
	.datad(\Equal28~0_combout ),
	.cin(gnd),
	.combout(\Equal28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal28~1 .lut_mask = 16'h0200;
defparam \Equal28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneive_lcell_comb \slave_addr[0][25]~0 (
// Equation(s):
// \slave_addr[0][25]~0_combout  = (!\Equal28~1_combout  & (((!\Equal23~1_combout  & !\Equal14~2_combout )) # (!pc2[0])))

	.dataa(pc2[0]),
	.datab(\Equal23~1_combout ),
	.datac(\Equal14~2_combout ),
	.datad(\Equal28~1_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][25]~0 .lut_mask = 16'h0057;
defparam \slave_addr[0][25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cycloneive_lcell_comb \slave_wdata[1][28]~0 (
// Equation(s):
// \slave_wdata[1][28]~0_combout  = (((pc2[3]) # (pc2[1])) # (!pc2[6])) # (!pc2[8])

	.dataa(pc2[8]),
	.datab(pc2[6]),
	.datac(pc2[3]),
	.datad(pc2[1]),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~0 .lut_mask = 16'hFFF7;
defparam \slave_wdata[1][28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cycloneive_lcell_comb \slave_wdata[1][28]~1 (
// Equation(s):
// \slave_wdata[1][28]~1_combout  = (!\Equal14~2_combout  & ((\slave_wdata[1][28]~0_combout ) # (!\Equal27~0_combout )))

	.dataa(gnd),
	.datab(\Equal27~0_combout ),
	.datac(\slave_wdata[1][28]~0_combout ),
	.datad(\Equal14~2_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~1 .lut_mask = 16'h00F3;
defparam \slave_wdata[1][28]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneive_lcell_comb \slave_wdata[1][28]~2 (
// Equation(s):
// \slave_wdata[1][28]~2_combout  = (pc2[0]) # (((!\Equal23~1_combout  & \slave_wdata[1][28]~1_combout )) # (!\s~q ))

	.dataa(pc2[0]),
	.datab(\Equal23~1_combout ),
	.datac(\s~q ),
	.datad(\slave_wdata[1][28]~1_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~2 .lut_mask = 16'hBFAF;
defparam \slave_wdata[1][28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneive_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (\Selector300~3_combout  & (\Selector300~1_combout  & ((\Equal18~1_combout ) # (!\WideNor1~0_combout ))))

	.dataa(\Selector300~3_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\Selector300~1_combout ),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'h8A00;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneive_lcell_comb \slave_addr[0][25]~1 (
// Equation(s):
// \slave_addr[0][25]~1_combout  = (\slave_wdata[1][28]~2_combout  & (\WideOr7~0_combout  & ((\slave_addr[0][25]~0_combout ) # (!\s~q ))))

	.dataa(\s~q ),
	.datab(\slave_addr[0][25]~0_combout ),
	.datac(\slave_wdata[1][28]~2_combout ),
	.datad(\WideOr7~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[0][25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][25]~1 .lut_mask = 16'hD000;
defparam \slave_addr[0][25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N25
dffeas \slave_addr[0][0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][0]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N8
cycloneive_io_ibuf \master_addr[1][1]~input (
	.i(master_addr_1_1),
	.ibar(gnd),
	.o(\master_addr[1][1]~input_o ));
// synopsys translate_off
defparam \master_addr[1][1]~input .bus_hold = "false";
defparam \master_addr[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \master_addr[0][1]~input (
	.i(master_addr_0_1),
	.ibar(gnd),
	.o(\master_addr[0][1]~input_o ));
// synopsys translate_off
defparam \master_addr[0][1]~input .bus_hold = "false";
defparam \master_addr[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][1]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][1]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][1]~input_o ),
	.datac(\master_addr[0][1]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hF0CC;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \addr_0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[1] .is_wysiwyg = "true";
defparam \addr_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneive_lcell_comb \slave_addr[0][1]~reg0feeder (
// Equation(s):
// \slave_addr[0][1]~reg0feeder_combout  = addr_0[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[1]),
	.cin(gnd),
	.combout(\slave_addr[0][1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][1]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N27
dffeas \slave_addr[0][1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][1]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N22
cycloneive_io_ibuf \master_addr[0][2]~input (
	.i(master_addr_0_2),
	.ibar(gnd),
	.o(\master_addr[0][2]~input_o ));
// synopsys translate_off
defparam \master_addr[0][2]~input .bus_hold = "false";
defparam \master_addr[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][2]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][2]~input_o ))

	.dataa(\master_addr[1][2]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][2]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hF0AA;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \addr_0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[2] .is_wysiwyg = "true";
defparam \addr_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneive_lcell_comb \slave_addr[0][2]~reg0feeder (
// Equation(s):
// \slave_addr[0][2]~reg0feeder_combout  = addr_0[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N5
dffeas \slave_addr[0][2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][2]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N15
cycloneive_io_ibuf \master_addr[0][3]~input (
	.i(master_addr_0_3),
	.ibar(gnd),
	.o(\master_addr[0][3]~input_o ));
// synopsys translate_off
defparam \master_addr[0][3]~input .bus_hold = "false";
defparam \master_addr[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N29
cycloneive_io_ibuf \master_addr[1][3]~input (
	.i(master_addr_1_3),
	.ibar(gnd),
	.o(\master_addr[1][3]~input_o ));
// synopsys translate_off
defparam \master_addr[1][3]~input .bus_hold = "false";
defparam \master_addr[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][3]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][3]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][3]~input_o ),
	.datac(\master_addr[1][3]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hCCF0;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \addr_0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[3] .is_wysiwyg = "true";
defparam \addr_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneive_lcell_comb \slave_addr[0][3]~reg0feeder (
// Equation(s):
// \slave_addr[0][3]~reg0feeder_combout  = addr_0[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[3]),
	.cin(gnd),
	.combout(\slave_addr[0][3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][3]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N23
dffeas \slave_addr[0][3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][3]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N1
cycloneive_io_ibuf \master_addr[0][4]~input (
	.i(master_addr_0_4),
	.ibar(gnd),
	.o(\master_addr[0][4]~input_o ));
// synopsys translate_off
defparam \master_addr[0][4]~input .bus_hold = "false";
defparam \master_addr[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \master_addr[1][4]~input (
	.i(master_addr_1_4),
	.ibar(gnd),
	.o(\master_addr[1][4]~input_o ));
// synopsys translate_off
defparam \master_addr[1][4]~input .bus_hold = "false";
defparam \master_addr[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][4]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][4]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][4]~input_o ),
	.datac(\master_addr[1][4]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hCCF0;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \addr_0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[4] .is_wysiwyg = "true";
defparam \addr_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneive_lcell_comb \slave_addr[0][4]~reg0feeder (
// Equation(s):
// \slave_addr[0][4]~reg0feeder_combout  = addr_0[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \slave_addr[0][4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][4]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N1
cycloneive_io_ibuf \master_addr[0][5]~input (
	.i(master_addr_0_5),
	.ibar(gnd),
	.o(\master_addr[0][5]~input_o ));
// synopsys translate_off
defparam \master_addr[0][5]~input .bus_hold = "false";
defparam \master_addr[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][5]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][5]~input_o ))

	.dataa(\master_addr[1][5]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][5]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF0AA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \addr_0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[5] .is_wysiwyg = "true";
defparam \addr_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneive_lcell_comb \slave_addr[0][5]~reg0feeder (
// Equation(s):
// \slave_addr[0][5]~reg0feeder_combout  = addr_0[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[5]),
	.cin(gnd),
	.combout(\slave_addr[0][5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][5]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N3
dffeas \slave_addr[0][5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][5]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneive_io_ibuf \master_addr[0][6]~input (
	.i(master_addr_0_6),
	.ibar(gnd),
	.o(\master_addr[0][6]~input_o ));
// synopsys translate_off
defparam \master_addr[0][6]~input .bus_hold = "false";
defparam \master_addr[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \master_addr[1][6]~input (
	.i(master_addr_1_6),
	.ibar(gnd),
	.o(\master_addr[1][6]~input_o ));
// synopsys translate_off
defparam \master_addr[1][6]~input .bus_hold = "false";
defparam \master_addr[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneive_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][6]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][6]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][6]~input_o ),
	.datac(\master_addr[1][6]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hCCF0;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \addr_0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[6] .is_wysiwyg = "true";
defparam \addr_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cycloneive_lcell_comb \slave_addr[0][6]~reg0feeder (
// Equation(s):
// \slave_addr[0][6]~reg0feeder_combout  = addr_0[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[6]),
	.cin(gnd),
	.combout(\slave_addr[0][6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][6]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N29
dffeas \slave_addr[0][6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][6]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N15
cycloneive_io_ibuf \master_addr[1][7]~input (
	.i(master_addr_1_7),
	.ibar(gnd),
	.o(\master_addr[1][7]~input_o ));
// synopsys translate_off
defparam \master_addr[1][7]~input .bus_hold = "false";
defparam \master_addr[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y32_N1
cycloneive_io_ibuf \master_addr[0][7]~input (
	.i(master_addr_0_7),
	.ibar(gnd),
	.o(\master_addr[0][7]~input_o ));
// synopsys translate_off
defparam \master_addr[0][7]~input .bus_hold = "false";
defparam \master_addr[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][7]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][7]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][7]~input_o ),
	.datac(\master_addr[0][7]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hF0CC;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N9
dffeas \addr_0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[7] .is_wysiwyg = "true";
defparam \addr_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cycloneive_lcell_comb \slave_addr[0][7]~reg0feeder (
// Equation(s):
// \slave_addr[0][7]~reg0feeder_combout  = addr_0[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[7]),
	.cin(gnd),
	.combout(\slave_addr[0][7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][7]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N31
dffeas \slave_addr[0][7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][7]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][8]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][8]~input_o ))

	.dataa(\master_addr[1][8]~input_o ),
	.datab(\master_addr[0][8]~input_o ),
	.datac(gnd),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hCCAA;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N11
dffeas \addr_0[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[8] .is_wysiwyg = "true";
defparam \addr_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
cycloneive_lcell_comb \slave_addr[0][8]~reg0feeder (
// Equation(s):
// \slave_addr[0][8]~reg0feeder_combout  = addr_0[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[8]),
	.cin(gnd),
	.combout(\slave_addr[0][8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][8]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \slave_addr[0][8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][8]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][9]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][9]~input_o ))

	.dataa(\master_addr[1][9]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][9]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hF0AA;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N13
dffeas \addr_0[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[9] .is_wysiwyg = "true";
defparam \addr_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cycloneive_lcell_comb \slave_addr[0][9]~reg0feeder (
// Equation(s):
// \slave_addr[0][9]~reg0feeder_combout  = addr_0[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[9]),
	.cin(gnd),
	.combout(\slave_addr[0][9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][9]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \slave_addr[0][9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][9]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][10]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][10]~input_o ))

	.dataa(\master_addr[1][10]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][10]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hF0AA;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N7
dffeas \addr_0[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[10] .is_wysiwyg = "true";
defparam \addr_0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
cycloneive_lcell_comb \slave_addr[0][10]~reg0feeder (
// Equation(s):
// \slave_addr[0][10]~reg0feeder_combout  = addr_0[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \slave_addr[0][10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][10]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][11]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][11]~input_o ))

	.dataa(\master_addr[1][11]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][11]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hF0AA;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N25
dffeas \addr_0[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[11] .is_wysiwyg = "true";
defparam \addr_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
cycloneive_lcell_comb \slave_addr[0][11]~reg0feeder (
// Equation(s):
// \slave_addr[0][11]~reg0feeder_combout  = addr_0[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[11]),
	.cin(gnd),
	.combout(\slave_addr[0][11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][11]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \slave_addr[0][11]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][11]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \master_addr[1][12]~input (
	.i(master_addr_1_12),
	.ibar(gnd),
	.o(\master_addr[1][12]~input_o ));
// synopsys translate_off
defparam \master_addr[1][12]~input .bus_hold = "false";
defparam \master_addr[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N15
cycloneive_io_ibuf \master_addr[0][12]~input (
	.i(master_addr_0_12),
	.ibar(gnd),
	.o(\master_addr[0][12]~input_o ));
// synopsys translate_off
defparam \master_addr[0][12]~input .bus_hold = "false";
defparam \master_addr[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][12]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][12]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][12]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[0][12]~input_o ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hFC0C;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \addr_0[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[12] .is_wysiwyg = "true";
defparam \addr_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cycloneive_lcell_comb \slave_addr[0][12]~reg0feeder (
// Equation(s):
// \slave_addr[0][12]~reg0feeder_combout  = addr_0[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][12]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \slave_addr[0][12]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][12]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N29
cycloneive_io_ibuf \master_addr[1][13]~input (
	.i(master_addr_1_13),
	.ibar(gnd),
	.o(\master_addr[1][13]~input_o ));
// synopsys translate_off
defparam \master_addr[1][13]~input .bus_hold = "false";
defparam \master_addr[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][13]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][13]~input_o )))

	.dataa(\master_addr[0][13]~input_o ),
	.datab(gnd),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[1][13]~input_o ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hAFA0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \addr_0[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[13] .is_wysiwyg = "true";
defparam \addr_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cycloneive_lcell_comb \slave_addr[0][13]~reg0feeder (
// Equation(s):
// \slave_addr[0][13]~reg0feeder_combout  = addr_0[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[13]),
	.cin(gnd),
	.combout(\slave_addr[0][13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][13]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N11
dffeas \slave_addr[0][13]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][13]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][14]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][14]~input_o ))

	.dataa(\master_addr[1][14]~input_o ),
	.datab(\master_addr[0][14]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hCACA;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \addr_0[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[14] .is_wysiwyg = "true";
defparam \addr_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneive_lcell_comb \slave_addr[0][14]~reg0feeder (
// Equation(s):
// \slave_addr[0][14]~reg0feeder_combout  = addr_0[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[14]),
	.cin(gnd),
	.combout(\slave_addr[0][14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][14]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \slave_addr[0][14]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][14]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][15]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][15]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][15]~input_o ),
	.datac(\master_addr[1][15]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hCCF0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \addr_0[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[15] .is_wysiwyg = "true";
defparam \addr_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cycloneive_lcell_comb \slave_addr[0][15]~reg0feeder (
// Equation(s):
// \slave_addr[0][15]~reg0feeder_combout  = addr_0[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[15]),
	.cin(gnd),
	.combout(\slave_addr[0][15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][15]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \slave_addr[0][15]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][15]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][16]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][16]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][16]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[0][16]~input_o ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hFC0C;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N7
dffeas \addr_0[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[16] .is_wysiwyg = "true";
defparam \addr_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneive_lcell_comb \slave_addr[0][16]~reg0feeder (
// Equation(s):
// \slave_addr[0][16]~reg0feeder_combout  = addr_0[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[16]),
	.cin(gnd),
	.combout(\slave_addr[0][16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][16]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N9
dffeas \slave_addr[0][16]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][16]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][17]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][17]~input_o ))

	.dataa(\master_addr[1][17]~input_o ),
	.datab(\master_addr[0][17]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hCACA;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \addr_0[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[17] .is_wysiwyg = "true";
defparam \addr_0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneive_lcell_comb \slave_addr[0][17]~reg0feeder (
// Equation(s):
// \slave_addr[0][17]~reg0feeder_combout  = addr_0[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][17]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \slave_addr[0][17]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][17]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N8
cycloneive_io_ibuf \master_addr[0][18]~input (
	.i(master_addr_0_18),
	.ibar(gnd),
	.o(\master_addr[0][18]~input_o ));
// synopsys translate_off
defparam \master_addr[0][18]~input .bus_hold = "false";
defparam \master_addr[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][18]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][18]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][18]~input_o ),
	.datac(\master_addr[0][18]~input_o ),
	.datad(\addr_0[2]~6_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF0CC;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \addr_0[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[18] .is_wysiwyg = "true";
defparam \addr_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneive_lcell_comb \slave_addr[0][18]~reg0feeder (
// Equation(s):
// \slave_addr[0][18]~reg0feeder_combout  = addr_0[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[18]),
	.cin(gnd),
	.combout(\slave_addr[0][18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][18]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \slave_addr[0][18]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][18]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][19]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][19]~input_o ))

	.dataa(\master_addr[1][19]~input_o ),
	.datab(\master_addr[0][19]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hCACA;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N1
dffeas \addr_0[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[19] .is_wysiwyg = "true";
defparam \addr_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneive_lcell_comb \slave_addr[0][19]~reg0feeder (
// Equation(s):
// \slave_addr[0][19]~reg0feeder_combout  = addr_0[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][19]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N7
dffeas \slave_addr[0][19]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][19]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][20]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][20]~input_o )))

	.dataa(\master_addr[0][20]~input_o ),
	.datab(\master_addr[1][20]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hACAC;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \addr_0[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[20] .is_wysiwyg = "true";
defparam \addr_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneive_lcell_comb \slave_addr[0][20]~reg0feeder (
// Equation(s):
// \slave_addr[0][20]~reg0feeder_combout  = addr_0[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][20]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N1
dffeas \slave_addr[0][20]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][20]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][21]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][21]~input_o ))

	.dataa(\master_addr[1][21]~input_o ),
	.datab(\master_addr[0][21]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCACA;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \addr_0[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[21] .is_wysiwyg = "true";
defparam \addr_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneive_lcell_comb \slave_addr[0][21]~reg0feeder (
// Equation(s):
// \slave_addr[0][21]~reg0feeder_combout  = addr_0[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][21]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \slave_addr[0][21]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][21]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N8
cycloneive_io_ibuf \master_addr[0][22]~input (
	.i(master_addr_0_22),
	.ibar(gnd),
	.o(\master_addr[0][22]~input_o ));
// synopsys translate_off
defparam \master_addr[0][22]~input .bus_hold = "false";
defparam \master_addr[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][22]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][22]~input_o ))

	.dataa(\master_addr[1][22]~input_o ),
	.datab(\master_addr[0][22]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCACA;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \addr_0[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[22] .is_wysiwyg = "true";
defparam \addr_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneive_lcell_comb \slave_addr[0][22]~reg0feeder (
// Equation(s):
// \slave_addr[0][22]~reg0feeder_combout  = addr_0[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[22]),
	.cin(gnd),
	.combout(\slave_addr[0][22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][22]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \slave_addr[0][22]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][22]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N22
cycloneive_io_ibuf \master_addr[0][23]~input (
	.i(master_addr_0_23),
	.ibar(gnd),
	.o(\master_addr[0][23]~input_o ));
// synopsys translate_off
defparam \master_addr[0][23]~input .bus_hold = "false";
defparam \master_addr[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y40_N22
cycloneive_io_ibuf \master_addr[1][23]~input (
	.i(master_addr_1_23),
	.ibar(gnd),
	.o(\master_addr[1][23]~input_o ));
// synopsys translate_off
defparam \master_addr[1][23]~input .bus_hold = "false";
defparam \master_addr[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][23]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][23]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][23]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[1][23]~input_o ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hCFC0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \addr_0[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[23] .is_wysiwyg = "true";
defparam \addr_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneive_lcell_comb \slave_addr[0][23]~reg0feeder (
// Equation(s):
// \slave_addr[0][23]~reg0feeder_combout  = addr_0[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][23]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][23]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][23]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N31
dffeas \slave_addr[0][23]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][23]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][24]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][24]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][24]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[1][24]~input_o ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCFC0;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \addr_0[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[24]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[24] .is_wysiwyg = "true";
defparam \addr_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneive_lcell_comb \slave_addr[0][24]~reg0feeder (
// Equation(s):
// \slave_addr[0][24]~reg0feeder_combout  = addr_0[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][24]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \slave_addr[0][24]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][24]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][25]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][25]~input_o )))

	.dataa(\master_addr[0][25]~input_o ),
	.datab(\master_addr[1][25]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hACAC;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \addr_0[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[25]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[25] .is_wysiwyg = "true";
defparam \addr_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
cycloneive_lcell_comb \slave_addr[0][25]~reg0feeder (
// Equation(s):
// \slave_addr[0][25]~reg0feeder_combout  = addr_0[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[25]),
	.cin(gnd),
	.combout(\slave_addr[0][25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][25]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \slave_addr[0][25]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][25]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][26]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][26]~input_o ))

	.dataa(\master_addr[1][26]~input_o ),
	.datab(\master_addr[0][26]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hCACA;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \addr_0[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[26]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[26] .is_wysiwyg = "true";
defparam \addr_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
cycloneive_lcell_comb \slave_addr[0][26]~reg0feeder (
// Equation(s):
// \slave_addr[0][26]~reg0feeder_combout  = addr_0[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[26]),
	.cin(gnd),
	.combout(\slave_addr[0][26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][26]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \slave_addr[0][26]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][26]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][27]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][27]~input_o ))

	.dataa(\master_addr[1][27]~input_o ),
	.datab(\master_addr[0][27]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCACA;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \addr_0[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[27]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[27] .is_wysiwyg = "true";
defparam \addr_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N4
cycloneive_lcell_comb \slave_addr[0][27]~reg0feeder (
// Equation(s):
// \slave_addr[0][27]~reg0feeder_combout  = addr_0[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_0[27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_addr[0][27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][27]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_addr[0][27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \slave_addr[0][27]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][27]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][28]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][28]~input_o ))

	.dataa(\master_addr[1][28]~input_o ),
	.datab(gnd),
	.datac(\addr_0[2]~6_combout ),
	.datad(\master_addr[0][28]~input_o ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFA0A;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \addr_0[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[28]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[28] .is_wysiwyg = "true";
defparam \addr_0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
cycloneive_lcell_comb \slave_addr[0][28]~reg0feeder (
// Equation(s):
// \slave_addr[0][28]~reg0feeder_combout  = addr_0[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[28]),
	.cin(gnd),
	.combout(\slave_addr[0][28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][28]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N15
dffeas \slave_addr[0][28]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][28]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\addr_0[2]~6_combout  & (\master_addr[0][29]~input_o )) # (!\addr_0[2]~6_combout  & ((\master_addr[1][29]~input_o )))

	.dataa(\master_addr[0][29]~input_o ),
	.datab(\master_addr[1][29]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hACAC;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \addr_0[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[29]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[29] .is_wysiwyg = "true";
defparam \addr_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N8
cycloneive_lcell_comb \slave_addr[0][29]~reg0feeder (
// Equation(s):
// \slave_addr[0][29]~reg0feeder_combout  = addr_0[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[29]),
	.cin(gnd),
	.combout(\slave_addr[0][29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][29]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \slave_addr[0][29]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][29]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N1
cycloneive_io_ibuf \master_addr[0][30]~input (
	.i(master_addr_0_30),
	.ibar(gnd),
	.o(\master_addr[0][30]~input_o ));
// synopsys translate_off
defparam \master_addr[0][30]~input .bus_hold = "false";
defparam \master_addr[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\addr_0[2]~6_combout  & ((\master_addr[0][30]~input_o ))) # (!\addr_0[2]~6_combout  & (\master_addr[1][30]~input_o ))

	.dataa(\master_addr[1][30]~input_o ),
	.datab(\master_addr[0][30]~input_o ),
	.datac(\addr_0[2]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hCACA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \addr_0[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_0[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[30]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[30] .is_wysiwyg = "true";
defparam \addr_0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
cycloneive_lcell_comb \slave_addr[0][30]~reg0feeder (
// Equation(s):
// \slave_addr[0][30]~reg0feeder_combout  = addr_0[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[30]),
	.cin(gnd),
	.combout(\slave_addr[0][30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][30]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \slave_addr[0][30]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][30]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cycloneive_lcell_comb \rr[0]~0 (
// Equation(s):
// \rr[0]~0_combout  = !rr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(rr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rr[0]~0 .lut_mask = 16'h0F0F;
defparam \rr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \rr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr[0] .is_wysiwyg = "true";
defparam \rr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N12
cycloneive_lcell_comb \addr_0~10 (
// Equation(s):
// \addr_0~10_combout  = (\Equal0~20_combout  & ((rr[0] & ((\master_addr[0][31]~input_o ))) # (!rr[0] & (\master_addr[1][31]~input_o )))) # (!\Equal0~20_combout  & (\master_addr[1][31]~input_o  & ((\master_addr[0][31]~input_o ))))

	.dataa(\master_addr[1][31]~input_o ),
	.datab(rr[0]),
	.datac(\Equal0~20_combout ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0~10 .lut_mask = 16'hEA20;
defparam \addr_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneive_lcell_comb \addr_0[31]~0 (
// Equation(s):
// \addr_0[31]~0_combout  = (\always0~0_combout  & ((\addr_0~10_combout ))) # (!\always0~0_combout  & (\addr_0~9_combout ))

	.dataa(\addr_0~9_combout ),
	.datab(\always0~0_combout ),
	.datac(gnd),
	.datad(\addr_0~10_combout ),
	.cin(gnd),
	.combout(\addr_0[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_0[31]~0 .lut_mask = 16'hEE22;
defparam \addr_0[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N8
cycloneive_io_ibuf \master_addr[1][31]~input (
	.i(master_addr_1_31),
	.ibar(gnd),
	.o(\master_addr[1][31]~input_o ));
// synopsys translate_off
defparam \master_addr[1][31]~input .bus_hold = "false";
defparam \master_addr[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N6
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\m~q  & (\master_addr[0][31]~input_o )) # (!\m~q  & ((\master_addr[1][31]~input_o )))

	.dataa(gnd),
	.datab(\m~q ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[1][31]~input_o ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF3C0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N22
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Equal11~0_combout  & ((\Selector1~0_combout ))) # (!\Equal11~0_combout  & (addr_0[31]))

	.dataa(addr_0[31]),
	.datab(\Selector1~0_combout ),
	.datac(gnd),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hCCAA;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y31_N19
dffeas \addr_0[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_0[31]~0_combout ),
	.asdata(\Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal2~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_0[31] .is_wysiwyg = "true";
defparam \addr_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cycloneive_lcell_comb \slave_addr[0][31]~reg0feeder (
// Equation(s):
// \slave_addr[0][31]~reg0feeder_combout  = addr_0[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_0[31]),
	.cin(gnd),
	.combout(\slave_addr[0][31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[0][31]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_addr[0][31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N21
dffeas \slave_addr[0][31]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_addr[0][31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[0][31]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \addr_1~4 (
// Equation(s):
// \addr_1~4_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][0]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][0]~input_o ))

	.dataa(\master_addr[1][0]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[0][0]~input_o ),
	.cin(gnd),
	.combout(\addr_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~4 .lut_mask = 16'hFA0A;
defparam \addr_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneive_lcell_comb \addr_1[0]~37 (
// Equation(s):
// \addr_1[0]~37_combout  = (\master_req[1]~input_o  & (\master_req[0]~input_o  & (!\Equal0~20_combout  & !\Equal2~6_combout )))

	.dataa(\master_req[1]~input_o ),
	.datab(\master_req[0]~input_o ),
	.datac(\Equal0~20_combout ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\addr_1[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1[0]~37 .lut_mask = 16'h0008;
defparam \addr_1[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \addr_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[0] .is_wysiwyg = "true";
defparam \addr_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneive_lcell_comb \Selector194~0 (
// Equation(s):
// \Selector194~0_combout  = (\Equal18~1_combout  & ((addr_1[0]))) # (!\Equal18~1_combout  & (addr_0[0]))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(addr_0[0]),
	.datad(addr_1[0]),
	.cin(gnd),
	.combout(\Selector194~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector194~0 .lut_mask = 16'hFA50;
defparam \Selector194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneive_lcell_comb \slave_addr[1][17]~2 (
// Equation(s):
// \slave_addr[1][17]~2_combout  = (\WideOr7~0_combout  & ((\s~q ) # (\WideNor1~0_combout )))

	.dataa(gnd),
	.datab(\s~q ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr7~0_combout ),
	.cin(gnd),
	.combout(\slave_addr[1][17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slave_addr[1][17]~2 .lut_mask = 16'hFC00;
defparam \slave_addr[1][17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N9
dffeas \slave_addr[1][0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector194~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][0]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \addr_1~5 (
// Equation(s):
// \addr_1~5_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][1]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][1]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][1]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[1][1]~input_o ),
	.cin(gnd),
	.combout(\addr_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~5 .lut_mask = 16'hCFC0;
defparam \addr_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N31
dffeas \addr_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[1] .is_wysiwyg = "true";
defparam \addr_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneive_lcell_comb \Selector193~0 (
// Equation(s):
// \Selector193~0_combout  = (\Equal18~1_combout  & ((addr_1[1]))) # (!\Equal18~1_combout  & (addr_0[1]))

	.dataa(\Equal18~1_combout ),
	.datab(addr_0[1]),
	.datac(addr_1[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector193~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector193~0 .lut_mask = 16'hE4E4;
defparam \Selector193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N19
dffeas \slave_addr[1][1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector193~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][1]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y24_N1
cycloneive_io_ibuf \master_addr[1][2]~input (
	.i(master_addr_1_2),
	.ibar(gnd),
	.o(\master_addr[1][2]~input_o ));
// synopsys translate_off
defparam \master_addr[1][2]~input .bus_hold = "false";
defparam \master_addr[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \addr_1~6 (
// Equation(s):
// \addr_1~6_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][2]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][2]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[0][2]~input_o ),
	.datad(\master_addr[1][2]~input_o ),
	.cin(gnd),
	.combout(\addr_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~6 .lut_mask = 16'hF3C0;
defparam \addr_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \addr_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[2] .is_wysiwyg = "true";
defparam \addr_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneive_lcell_comb \Selector192~0 (
// Equation(s):
// \Selector192~0_combout  = (\Equal18~1_combout  & ((addr_1[2]))) # (!\Equal18~1_combout  & (addr_0[2]))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(addr_0[2]),
	.datad(addr_1[2]),
	.cin(gnd),
	.combout(\Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector192~0 .lut_mask = 16'hFA50;
defparam \Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N13
dffeas \slave_addr[1][2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector192~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][2]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \addr_1~7 (
// Equation(s):
// \addr_1~7_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][3]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][3]~input_o ))

	.dataa(\master_addr[1][3]~input_o ),
	.datab(\master_addr[0][3]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~7 .lut_mask = 16'hCACA;
defparam \addr_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \addr_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[3] .is_wysiwyg = "true";
defparam \addr_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneive_lcell_comb \Selector191~0 (
// Equation(s):
// \Selector191~0_combout  = (\Equal18~1_combout  & ((addr_1[3]))) # (!\Equal18~1_combout  & (addr_0[3]))

	.dataa(addr_0[3]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[3]),
	.cin(gnd),
	.combout(\Selector191~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector191~0 .lut_mask = 16'hFA0A;
defparam \Selector191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N15
dffeas \slave_addr[1][3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector191~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][3]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \addr_1~8 (
// Equation(s):
// \addr_1~8_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][4]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][4]~input_o ))

	.dataa(\master_addr[1][4]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[0][4]~input_o ),
	.cin(gnd),
	.combout(\addr_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~8 .lut_mask = 16'hFA0A;
defparam \addr_1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \addr_1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[4] .is_wysiwyg = "true";
defparam \addr_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneive_lcell_comb \Selector190~0 (
// Equation(s):
// \Selector190~0_combout  = (\Equal18~1_combout  & ((addr_1[4]))) # (!\Equal18~1_combout  & (addr_0[4]))

	.dataa(\Equal18~1_combout ),
	.datab(addr_0[4]),
	.datac(addr_1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector190~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector190~0 .lut_mask = 16'hE4E4;
defparam \Selector190~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N17
dffeas \slave_addr[1][4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector190~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][4]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N20
cycloneive_lcell_comb \addr_1~9 (
// Equation(s):
// \addr_1~9_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][5]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][5]~input_o ))

	.dataa(\master_addr[1][5]~input_o ),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[0][5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~9_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~9 .lut_mask = 16'hE2E2;
defparam \addr_1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N21
dffeas \addr_1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[5] .is_wysiwyg = "true";
defparam \addr_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneive_lcell_comb \Selector189~0 (
// Equation(s):
// \Selector189~0_combout  = (\Equal18~1_combout  & ((addr_1[5]))) # (!\Equal18~1_combout  & (addr_0[5]))

	.dataa(gnd),
	.datab(addr_0[5]),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[5]),
	.cin(gnd),
	.combout(\Selector189~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector189~0 .lut_mask = 16'hFC0C;
defparam \Selector189~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N11
dffeas \slave_addr[1][5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector189~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][5]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneive_lcell_comb \addr_1~10 (
// Equation(s):
// \addr_1~10_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][6]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][6]~input_o ))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(gnd),
	.datac(\master_addr[1][6]~input_o ),
	.datad(\master_addr[0][6]~input_o ),
	.cin(gnd),
	.combout(\addr_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~10 .lut_mask = 16'hFA50;
defparam \addr_1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \addr_1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[6] .is_wysiwyg = "true";
defparam \addr_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneive_lcell_comb \Selector188~0 (
// Equation(s):
// \Selector188~0_combout  = (\Equal18~1_combout  & ((addr_1[6]))) # (!\Equal18~1_combout  & (addr_0[6]))

	.dataa(\Equal18~1_combout ),
	.datab(addr_0[6]),
	.datac(addr_1[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector188~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector188~0 .lut_mask = 16'hE4E4;
defparam \Selector188~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N21
dffeas \slave_addr[1][6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector188~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][6]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \addr_1~11 (
// Equation(s):
// \addr_1~11_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][7]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][7]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[0][7]~input_o ),
	.datad(\master_addr[1][7]~input_o ),
	.cin(gnd),
	.combout(\addr_1~11_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~11 .lut_mask = 16'hF3C0;
defparam \addr_1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N5
dffeas \addr_1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[7] .is_wysiwyg = "true";
defparam \addr_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneive_lcell_comb \Selector187~0 (
// Equation(s):
// \Selector187~0_combout  = (\Equal18~1_combout  & ((addr_1[7]))) # (!\Equal18~1_combout  & (addr_0[7]))

	.dataa(gnd),
	.datab(addr_0[7]),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[7]),
	.cin(gnd),
	.combout(\Selector187~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector187~0 .lut_mask = 16'hFC0C;
defparam \Selector187~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N7
dffeas \slave_addr[1][7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector187~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][7]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cycloneive_lcell_comb \Selector186~0 (
// Equation(s):
// \Selector186~0_combout  = (\Equal18~1_combout  & (addr_1[8])) # (!\Equal18~1_combout  & ((addr_0[8])))

	.dataa(addr_1[8]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(addr_0[8]),
	.cin(gnd),
	.combout(\Selector186~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector186~0 .lut_mask = 16'hAFA0;
defparam \Selector186~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \slave_addr[1][8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector186~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][8]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \addr_1~13 (
// Equation(s):
// \addr_1~13_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][9]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][9]~input_o ))

	.dataa(\master_addr[1][9]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][9]~input_o ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~13_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~13 .lut_mask = 16'hF0AA;
defparam \addr_1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N17
dffeas \addr_1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[9] .is_wysiwyg = "true";
defparam \addr_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cycloneive_lcell_comb \Selector185~0 (
// Equation(s):
// \Selector185~0_combout  = (\Equal18~1_combout  & ((addr_1[9]))) # (!\Equal18~1_combout  & (addr_0[9]))

	.dataa(addr_0[9]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[9]),
	.cin(gnd),
	.combout(\Selector185~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector185~0 .lut_mask = 16'hFA0A;
defparam \Selector185~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \slave_addr[1][9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector185~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][9]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \addr_1~14 (
// Equation(s):
// \addr_1~14_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][10]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][10]~input_o ))

	.dataa(\master_addr[1][10]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][10]~input_o ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~14_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~14 .lut_mask = 16'hF0AA;
defparam \addr_1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N19
dffeas \addr_1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[10] .is_wysiwyg = "true";
defparam \addr_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cycloneive_lcell_comb \Selector184~0 (
// Equation(s):
// \Selector184~0_combout  = (\Equal18~1_combout  & ((addr_1[10]))) # (!\Equal18~1_combout  & (addr_0[10]))

	.dataa(gnd),
	.datab(addr_0[10]),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[10]),
	.cin(gnd),
	.combout(\Selector184~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector184~0 .lut_mask = 16'hFC0C;
defparam \Selector184~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \slave_addr[1][10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector184~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][10]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneive_lcell_comb \addr_1~15 (
// Equation(s):
// \addr_1~15_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][11]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][11]~input_o ))

	.dataa(\master_addr[1][11]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][11]~input_o ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~15_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~15 .lut_mask = 16'hF0AA;
defparam \addr_1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N21
dffeas \addr_1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[11] .is_wysiwyg = "true";
defparam \addr_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
cycloneive_lcell_comb \Selector183~0 (
// Equation(s):
// \Selector183~0_combout  = (\Equal18~1_combout  & ((addr_1[11]))) # (!\Equal18~1_combout  & (addr_0[11]))

	.dataa(gnd),
	.datab(addr_0[11]),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[11]),
	.cin(gnd),
	.combout(\Selector183~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector183~0 .lut_mask = 16'hFC0C;
defparam \Selector183~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \slave_addr[1][11]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector183~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][11]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneive_lcell_comb \addr_1~16 (
// Equation(s):
// \addr_1~16_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][12]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][12]~input_o )))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[0][12]~input_o ),
	.datac(\master_addr[1][12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~16 .lut_mask = 16'hD8D8;
defparam \addr_1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \addr_1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[12] .is_wysiwyg = "true";
defparam \addr_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cycloneive_lcell_comb \Selector182~0 (
// Equation(s):
// \Selector182~0_combout  = (\Equal18~1_combout  & ((addr_1[12]))) # (!\Equal18~1_combout  & (addr_0[12]))

	.dataa(gnd),
	.datab(\Equal18~1_combout ),
	.datac(addr_0[12]),
	.datad(addr_1[12]),
	.cin(gnd),
	.combout(\Selector182~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector182~0 .lut_mask = 16'hFC30;
defparam \Selector182~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \slave_addr[1][12]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector182~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][12]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneive_lcell_comb \addr_1~17 (
// Equation(s):
// \addr_1~17_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][13]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][13]~input_o )))

	.dataa(\master_addr[0][13]~input_o ),
	.datab(\master_addr[1][13]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~17_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~17 .lut_mask = 16'hACAC;
defparam \addr_1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \addr_1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[13] .is_wysiwyg = "true";
defparam \addr_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneive_lcell_comb \Selector181~0 (
// Equation(s):
// \Selector181~0_combout  = (\Equal18~1_combout  & ((addr_1[13]))) # (!\Equal18~1_combout  & (addr_0[13]))

	.dataa(gnd),
	.datab(addr_0[13]),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[13]),
	.cin(gnd),
	.combout(\Selector181~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector181~0 .lut_mask = 16'hFC0C;
defparam \Selector181~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \slave_addr[1][13]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector181~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][13]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N1
cycloneive_io_ibuf \master_addr[1][14]~input (
	.i(master_addr_1_14),
	.ibar(gnd),
	.o(\master_addr[1][14]~input_o ));
// synopsys translate_off
defparam \master_addr[1][14]~input .bus_hold = "false";
defparam \master_addr[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \addr_1~18 (
// Equation(s):
// \addr_1~18_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][14]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][14]~input_o )))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[0][14]~input_o ),
	.datac(\master_addr[1][14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~18 .lut_mask = 16'hD8D8;
defparam \addr_1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \addr_1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[14] .is_wysiwyg = "true";
defparam \addr_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneive_lcell_comb \Selector180~0 (
// Equation(s):
// \Selector180~0_combout  = (\Equal18~1_combout  & ((addr_1[14]))) # (!\Equal18~1_combout  & (addr_0[14]))

	.dataa(addr_0[14]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(addr_1[14]),
	.cin(gnd),
	.combout(\Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector180~0 .lut_mask = 16'hFA0A;
defparam \Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \slave_addr[1][14]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector180~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][14]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneive_lcell_comb \Selector179~0 (
// Equation(s):
// \Selector179~0_combout  = (\Equal18~1_combout  & (addr_1[15])) # (!\Equal18~1_combout  & ((addr_0[15])))

	.dataa(addr_1[15]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(addr_0[15]),
	.cin(gnd),
	.combout(\Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector179~0 .lut_mask = 16'hAFA0;
defparam \Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \slave_addr[1][15]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector179~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][15]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneive_lcell_comb \Selector178~0 (
// Equation(s):
// \Selector178~0_combout  = (\Equal18~1_combout  & (addr_1[16])) # (!\Equal18~1_combout  & ((addr_0[16])))

	.dataa(addr_1[16]),
	.datab(addr_0[16]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector178~0 .lut_mask = 16'hAACC;
defparam \Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N3
dffeas \slave_addr[1][16]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][16]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \master_addr[1][17]~input (
	.i(master_addr_1_17),
	.ibar(gnd),
	.o(\master_addr[1][17]~input_o ));
// synopsys translate_off
defparam \master_addr[1][17]~input .bus_hold = "false";
defparam \master_addr[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneive_lcell_comb \addr_1~21 (
// Equation(s):
// \addr_1~21_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][17]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][17]~input_o )))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[0][17]~input_o ),
	.datac(\master_addr[1][17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~21_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~21 .lut_mask = 16'hD8D8;
defparam \addr_1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \addr_1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[17] .is_wysiwyg = "true";
defparam \addr_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneive_lcell_comb \Selector177~0 (
// Equation(s):
// \Selector177~0_combout  = (\Equal18~1_combout  & ((addr_1[17]))) # (!\Equal18~1_combout  & (addr_0[17]))

	.dataa(addr_0[17]),
	.datab(gnd),
	.datac(addr_1[17]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector177~0 .lut_mask = 16'hF0AA;
defparam \Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \slave_addr[1][17]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector177~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][17]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneive_lcell_comb \addr_1~22 (
// Equation(s):
// \addr_1~22_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][18]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][18]~input_o )))

	.dataa(\master_addr[0][18]~input_o ),
	.datab(\master_addr[1][18]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_1~22_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~22 .lut_mask = 16'hACAC;
defparam \addr_1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \addr_1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[18] .is_wysiwyg = "true";
defparam \addr_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneive_lcell_comb \Selector176~0 (
// Equation(s):
// \Selector176~0_combout  = (\Equal18~1_combout  & (addr_1[18])) # (!\Equal18~1_combout  & ((addr_0[18])))

	.dataa(gnd),
	.datab(\Equal18~1_combout ),
	.datac(addr_1[18]),
	.datad(addr_0[18]),
	.cin(gnd),
	.combout(\Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector176~0 .lut_mask = 16'hF3C0;
defparam \Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \slave_addr[1][18]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector176~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][18]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneive_lcell_comb \addr_1~23 (
// Equation(s):
// \addr_1~23_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][19]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][19]~input_o )))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[0][19]~input_o ),
	.datac(gnd),
	.datad(\master_addr[1][19]~input_o ),
	.cin(gnd),
	.combout(\addr_1~23_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~23 .lut_mask = 16'hDD88;
defparam \addr_1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N3
dffeas \addr_1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[19] .is_wysiwyg = "true";
defparam \addr_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneive_lcell_comb \Selector175~0 (
// Equation(s):
// \Selector175~0_combout  = (\Equal18~1_combout  & ((addr_1[19]))) # (!\Equal18~1_combout  & (addr_0[19]))

	.dataa(addr_0[19]),
	.datab(\Equal18~1_combout ),
	.datac(gnd),
	.datad(addr_1[19]),
	.cin(gnd),
	.combout(\Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector175~0 .lut_mask = 16'hEE22;
defparam \Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N15
dffeas \slave_addr[1][19]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][19]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N15
cycloneive_io_ibuf \master_addr[0][20]~input (
	.i(master_addr_0_20),
	.ibar(gnd),
	.o(\master_addr[0][20]~input_o ));
// synopsys translate_off
defparam \master_addr[0][20]~input .bus_hold = "false";
defparam \master_addr[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneive_lcell_comb \addr_1~24 (
// Equation(s):
// \addr_1~24_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][20]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][20]~input_o ))

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_addr[1][20]~input_o ),
	.datac(gnd),
	.datad(\master_addr[0][20]~input_o ),
	.cin(gnd),
	.combout(\addr_1~24_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~24 .lut_mask = 16'hEE44;
defparam \addr_1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \addr_1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[20] .is_wysiwyg = "true";
defparam \addr_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneive_lcell_comb \Selector174~0 (
// Equation(s):
// \Selector174~0_combout  = (\Equal18~1_combout  & ((addr_1[20]))) # (!\Equal18~1_combout  & (addr_0[20]))

	.dataa(addr_0[20]),
	.datab(\Equal18~1_combout ),
	.datac(gnd),
	.datad(addr_1[20]),
	.cin(gnd),
	.combout(\Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector174~0 .lut_mask = 16'hEE22;
defparam \Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \slave_addr[1][20]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector174~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][20]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneive_lcell_comb \Selector173~0 (
// Equation(s):
// \Selector173~0_combout  = (\Equal18~1_combout  & (addr_1[21])) # (!\Equal18~1_combout  & ((addr_0[21])))

	.dataa(addr_1[21]),
	.datab(addr_0[21]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector173~0 .lut_mask = 16'hAACC;
defparam \Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N27
dffeas \slave_addr[1][21]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][21]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneive_lcell_comb \Selector172~0 (
// Equation(s):
// \Selector172~0_combout  = (\Equal18~1_combout  & (addr_1[22])) # (!\Equal18~1_combout  & ((addr_0[22])))

	.dataa(addr_1[22]),
	.datab(addr_0[22]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector172~0 .lut_mask = 16'hAACC;
defparam \Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N21
dffeas \slave_addr[1][22]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][22]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneive_lcell_comb \addr_1~27 (
// Equation(s):
// \addr_1~27_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][23]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][23]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][23]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[1][23]~input_o ),
	.cin(gnd),
	.combout(\addr_1~27_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~27 .lut_mask = 16'hCFC0;
defparam \addr_1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N19
dffeas \addr_1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[23] .is_wysiwyg = "true";
defparam \addr_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneive_lcell_comb \Selector171~0 (
// Equation(s):
// \Selector171~0_combout  = (\Equal18~1_combout  & ((addr_1[23]))) # (!\Equal18~1_combout  & (addr_0[23]))

	.dataa(addr_0[23]),
	.datab(addr_1[23]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector171~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector171~0 .lut_mask = 16'hCCAA;
defparam \Selector171~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \slave_addr[1][23]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector171~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][23]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneive_lcell_comb \addr_1~28 (
// Equation(s):
// \addr_1~28_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][24]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][24]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[1][24]~input_o ),
	.datac(\master_addr[0][24]~input_o ),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~28_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~28 .lut_mask = 16'hF0CC;
defparam \addr_1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \addr_1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[24] .is_wysiwyg = "true";
defparam \addr_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cycloneive_lcell_comb \Selector170~0 (
// Equation(s):
// \Selector170~0_combout  = (\Equal18~1_combout  & ((addr_1[24]))) # (!\Equal18~1_combout  & (addr_0[24]))

	.dataa(gnd),
	.datab(\Equal18~1_combout ),
	.datac(addr_0[24]),
	.datad(addr_1[24]),
	.cin(gnd),
	.combout(\Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector170~0 .lut_mask = 16'hFC30;
defparam \Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N13
dffeas \slave_addr[1][24]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector170~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][24]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneive_lcell_comb \addr_1~29 (
// Equation(s):
// \addr_1~29_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][25]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][25]~input_o )))

	.dataa(\master_addr[0][25]~input_o ),
	.datab(\master_addr[0][31]~input_o ),
	.datac(gnd),
	.datad(\master_addr[1][25]~input_o ),
	.cin(gnd),
	.combout(\addr_1~29_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~29 .lut_mask = 16'hBB88;
defparam \addr_1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \addr_1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[25] .is_wysiwyg = "true";
defparam \addr_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cycloneive_lcell_comb \Selector169~0 (
// Equation(s):
// \Selector169~0_combout  = (\Equal18~1_combout  & ((addr_1[25]))) # (!\Equal18~1_combout  & (addr_0[25]))

	.dataa(\Equal18~1_combout ),
	.datab(addr_0[25]),
	.datac(gnd),
	.datad(addr_1[25]),
	.cin(gnd),
	.combout(\Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector169~0 .lut_mask = 16'hEE44;
defparam \Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \slave_addr[1][25]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][25]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
cycloneive_lcell_comb \Selector168~0 (
// Equation(s):
// \Selector168~0_combout  = (\Equal18~1_combout  & (addr_1[26])) # (!\Equal18~1_combout  & ((addr_0[26])))

	.dataa(addr_1[26]),
	.datab(addr_0[26]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector168~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector168~0 .lut_mask = 16'hAACC;
defparam \Selector168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N17
dffeas \slave_addr[1][26]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector168~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][26]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneive_lcell_comb \addr_1~31 (
// Equation(s):
// \addr_1~31_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][27]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][27]~input_o ))

	.dataa(\master_addr[1][27]~input_o ),
	.datab(\master_addr[0][27]~input_o ),
	.datac(gnd),
	.datad(\master_addr[0][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~31_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~31 .lut_mask = 16'hCCAA;
defparam \addr_1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \addr_1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[27] .is_wysiwyg = "true";
defparam \addr_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
cycloneive_lcell_comb \Selector167~0 (
// Equation(s):
// \Selector167~0_combout  = (\Equal18~1_combout  & ((addr_1[27]))) # (!\Equal18~1_combout  & (addr_0[27]))

	.dataa(addr_0[27]),
	.datab(gnd),
	.datac(addr_1[27]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector167~0 .lut_mask = 16'hF0AA;
defparam \Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \slave_addr[1][27]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector167~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][27]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y33_N15
cycloneive_io_ibuf \master_addr[1][28]~input (
	.i(master_addr_1_28),
	.ibar(gnd),
	.o(\master_addr[1][28]~input_o ));
// synopsys translate_off
defparam \master_addr[1][28]~input .bus_hold = "false";
defparam \master_addr[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneive_lcell_comb \addr_1~32 (
// Equation(s):
// \addr_1~32_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][28]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][28]~input_o ))

	.dataa(gnd),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[1][28]~input_o ),
	.datad(\master_addr[0][28]~input_o ),
	.cin(gnd),
	.combout(\addr_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~32 .lut_mask = 16'hFC30;
defparam \addr_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N31
dffeas \addr_1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[28] .is_wysiwyg = "true";
defparam \addr_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cycloneive_lcell_comb \Selector166~0 (
// Equation(s):
// \Selector166~0_combout  = (\Equal18~1_combout  & ((addr_1[28]))) # (!\Equal18~1_combout  & (addr_0[28]))

	.dataa(addr_0[28]),
	.datab(addr_1[28]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector166~0 .lut_mask = 16'hCCAA;
defparam \Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \slave_addr[1][28]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][28]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneive_lcell_comb \addr_1~33 (
// Equation(s):
// \addr_1~33_combout  = (\master_addr[0][31]~input_o  & (\master_addr[0][29]~input_o )) # (!\master_addr[0][31]~input_o  & ((\master_addr[1][29]~input_o )))

	.dataa(gnd),
	.datab(\master_addr[0][31]~input_o ),
	.datac(\master_addr[0][29]~input_o ),
	.datad(\master_addr[1][29]~input_o ),
	.cin(gnd),
	.combout(\addr_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~33 .lut_mask = 16'hF3C0;
defparam \addr_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \addr_1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[29] .is_wysiwyg = "true";
defparam \addr_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
cycloneive_lcell_comb \Selector165~0 (
// Equation(s):
// \Selector165~0_combout  = (\Equal18~1_combout  & (addr_1[29])) # (!\Equal18~1_combout  & ((addr_0[29])))

	.dataa(\Equal18~1_combout ),
	.datab(addr_1[29]),
	.datac(gnd),
	.datad(addr_0[29]),
	.cin(gnd),
	.combout(\Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector165~0 .lut_mask = 16'hDD88;
defparam \Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N31
dffeas \slave_addr[1][29]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector165~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][29]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cycloneive_lcell_comb \addr_1~34 (
// Equation(s):
// \addr_1~34_combout  = (\master_addr[0][31]~input_o  & ((\master_addr[0][30]~input_o ))) # (!\master_addr[0][31]~input_o  & (\master_addr[1][30]~input_o ))

	.dataa(\master_addr[1][30]~input_o ),
	.datab(gnd),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[0][30]~input_o ),
	.cin(gnd),
	.combout(\addr_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~34 .lut_mask = 16'hFA0A;
defparam \addr_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \addr_1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[30] .is_wysiwyg = "true";
defparam \addr_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
cycloneive_lcell_comb \Selector164~0 (
// Equation(s):
// \Selector164~0_combout  = (\Equal18~1_combout  & (addr_1[30])) # (!\Equal18~1_combout  & ((addr_0[30])))

	.dataa(\Equal18~1_combout ),
	.datab(addr_1[30]),
	.datac(gnd),
	.datad(addr_0[30]),
	.cin(gnd),
	.combout(\Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector164~0 .lut_mask = 16'hDD88;
defparam \Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \slave_addr[1][30]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector164~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][30]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneive_lcell_comb \addr_1~35 (
// Equation(s):
// \addr_1~35_combout  = (\master_addr[0][31]~input_o ) # (\master_addr[1][31]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_addr[1][31]~input_o ),
	.cin(gnd),
	.combout(\addr_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \addr_1~35 .lut_mask = 16'hFFF0;
defparam \addr_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \addr_1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_1[0]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_1[31] .is_wysiwyg = "true";
defparam \addr_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N26
cycloneive_lcell_comb \Selector163~0 (
// Equation(s):
// \Selector163~0_combout  = (\Equal18~1_combout  & ((addr_1[31]))) # (!\Equal18~1_combout  & (addr_0[31]))

	.dataa(addr_0[31]),
	.datab(gnd),
	.datac(addr_1[31]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector163~0 .lut_mask = 16'hF0AA;
defparam \Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \slave_addr[1][31]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_addr[1][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_addr[1][31]~reg0 .is_wysiwyg = "true";
defparam \slave_addr[1][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N22
cycloneive_io_ibuf \master_wdata[1][0]~input (
	.i(master_wdata_1_0),
	.ibar(gnd),
	.o(\master_wdata[1][0]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][0]~input .bus_hold = "false";
defparam \master_wdata[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \master_wdata[0][0]~input (
	.i(master_wdata_0_0),
	.ibar(gnd),
	.o(\master_wdata[0][0]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][0]~input .bus_hold = "false";
defparam \master_wdata[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cycloneive_lcell_comb \data_0[24]~0 (
// Equation(s):
// \data_0[24]~0_combout  = (\master_cmd[0]~input_o ) # (!\master_addr[0][31]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\master_cmd[0]~input_o ),
	.cin(gnd),
	.combout(\data_0[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~0 .lut_mask = 16'hFF0F;
defparam \data_0[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cycloneive_lcell_comb \data_0[24]~1 (
// Equation(s):
// \data_0[24]~1_combout  = ((\addr_1[0]~36_combout  & (\data_0[24]~0_combout  & !\Equal11~0_combout ))) # (!\addr_0[2]~5_combout )

	.dataa(\addr_0[2]~5_combout ),
	.datab(\addr_1[0]~36_combout ),
	.datac(\data_0[24]~0_combout ),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\data_0[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~1 .lut_mask = 16'h55D5;
defparam \data_0[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneive_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][0]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][0]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][0]~input_o ),
	.datac(\master_wdata[0][0]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hF0CC;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \data_0[24]~2 (
// Equation(s):
// \data_0[24]~2_combout  = ((!\master_addr[0][31]~input_o  & (\master_req[1]~input_o  & \master_req[0]~input_o ))) # (!\master_cmd[1]~input_o )

	.dataa(\master_addr[0][31]~input_o ),
	.datab(\master_req[1]~input_o ),
	.datac(\master_cmd[1]~input_o ),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\data_0[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~2 .lut_mask = 16'h4F0F;
defparam \data_0[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneive_lcell_comb \data_0[24]~3 (
// Equation(s):
// \data_0[24]~3_combout  = (!\master_cmd[0]~input_o  & (((\data_0[24]~2_combout  & !\Equal0~20_combout )) # (!\master_req[1]~input_o )))

	.dataa(\master_cmd[0]~input_o ),
	.datab(\master_req[1]~input_o ),
	.datac(\data_0[24]~2_combout ),
	.datad(\Equal0~20_combout ),
	.cin(gnd),
	.combout(\data_0[24]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~3 .lut_mask = 16'h1151;
defparam \data_0[24]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneive_lcell_comb \data_0[24]~4 (
// Equation(s):
// \data_0[24]~4_combout  = (!\master_req[0]~input_o  & ((!\master_req[1]~input_o ) # (!\master_cmd[1]~input_o )))

	.dataa(\master_cmd[1]~input_o ),
	.datab(\master_req[1]~input_o ),
	.datac(gnd),
	.datad(\master_req[0]~input_o ),
	.cin(gnd),
	.combout(\data_0[24]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~4 .lut_mask = 16'h0077;
defparam \data_0[24]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneive_lcell_comb \data_0[24]~5 (
// Equation(s):
// \data_0[24]~5_combout  = ((\data_0[24]~4_combout ) # ((pc[5]) # (!\Equal2~5_combout ))) # (!\Equal2~4_combout )

	.dataa(\Equal2~4_combout ),
	.datab(\data_0[24]~4_combout ),
	.datac(\Equal2~5_combout ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\data_0[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~5 .lut_mask = 16'hFFDF;
defparam \data_0[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneive_lcell_comb \data_0[24]~6 (
// Equation(s):
// \data_0[24]~6_combout  = (\data_0[24]~5_combout ) # ((!\pc2~12_combout  & (\Equal0~20_combout  & \always0~0_combout )))

	.dataa(\pc2~12_combout ),
	.datab(\Equal0~20_combout ),
	.datac(\always0~0_combout ),
	.datad(\data_0[24]~5_combout ),
	.cin(gnd),
	.combout(\data_0[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~6 .lut_mask = 16'hFF40;
defparam \data_0[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneive_lcell_comb \data_0[24]~7 (
// Equation(s):
// \data_0[24]~7_combout  = (\Equal11~0_combout  & ((\always0~2_combout ) # ((!\data_0[24]~3_combout  & !\data_0[24]~6_combout )))) # (!\Equal11~0_combout  & (((!\data_0[24]~3_combout  & !\data_0[24]~6_combout ))))

	.dataa(\Equal11~0_combout ),
	.datab(\always0~2_combout ),
	.datac(\data_0[24]~3_combout ),
	.datad(\data_0[24]~6_combout ),
	.cin(gnd),
	.combout(\data_0[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_0[24]~7 .lut_mask = 16'h888F;
defparam \data_0[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \data_0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[0] .is_wysiwyg = "true";
defparam \data_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneive_lcell_comb \slave_wdata[0][0]~reg0feeder (
// Equation(s):
// \slave_wdata[0][0]~reg0feeder_combout  = data_0[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneive_lcell_comb \slave_wdata[0][14]~3 (
// Equation(s):
// \slave_wdata[0][14]~3_combout  = ((\Equal18~1_combout  & (!\cmd_0~q )) # (!\Equal18~1_combout  & ((\s~q )))) # (!\slave_addr[0][25]~0_combout )

	.dataa(\cmd_0~q ),
	.datab(\s~q ),
	.datac(\Equal18~1_combout ),
	.datad(\slave_addr[0][25]~0_combout ),
	.cin(gnd),
	.combout(\slave_wdata[0][14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][14]~3 .lut_mask = 16'h5CFF;
defparam \slave_wdata[0][14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneive_lcell_comb \slave_wdata[0][14]~4 (
// Equation(s):
// \slave_wdata[0][14]~4_combout  = (!\slave_wdata[0][14]~3_combout  & \WideOr7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\slave_wdata[0][14]~3_combout ),
	.datad(\WideOr7~0_combout ),
	.cin(gnd),
	.combout(\slave_wdata[0][14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][14]~4 .lut_mask = 16'h0F00;
defparam \slave_wdata[0][14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N1
dffeas \slave_wdata[0][0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][0]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N1
cycloneive_io_ibuf \master_wdata[1][1]~input (
	.i(master_wdata_1_1),
	.ibar(gnd),
	.o(\master_wdata[1][1]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][1]~input .bus_hold = "false";
defparam \master_wdata[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][1]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][1]~input_o )))

	.dataa(\master_wdata[0][1]~input_o ),
	.datab(gnd),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[1][1]~input_o ),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hAFA0;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \data_0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[1] .is_wysiwyg = "true";
defparam \data_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneive_lcell_comb \slave_wdata[0][1]~reg0feeder (
// Equation(s):
// \slave_wdata[0][1]~reg0feeder_combout  = data_0[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N3
dffeas \slave_wdata[0][1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][1]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N1
cycloneive_io_ibuf \master_wdata[1][2]~input (
	.i(master_wdata_1_2),
	.ibar(gnd),
	.o(\master_wdata[1][2]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][2]~input .bus_hold = "false";
defparam \master_wdata[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N8
cycloneive_io_ibuf \master_wdata[0][2]~input (
	.i(master_wdata_0_2),
	.ibar(gnd),
	.o(\master_wdata[0][2]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][2]~input .bus_hold = "false";
defparam \master_wdata[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][2]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][2]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][2]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][2]~input_o ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hFC0C;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N3
dffeas \data_0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[2] .is_wysiwyg = "true";
defparam \data_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneive_lcell_comb \slave_wdata[0][2]~reg0feeder (
// Equation(s):
// \slave_wdata[0][2]~reg0feeder_combout  = data_0[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[2]),
	.cin(gnd),
	.combout(\slave_wdata[0][2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][2]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \slave_wdata[0][2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][2]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N22
cycloneive_io_ibuf \master_wdata[1][3]~input (
	.i(master_wdata_1_3),
	.ibar(gnd),
	.o(\master_wdata[1][3]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][3]~input .bus_hold = "false";
defparam \master_wdata[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N8
cycloneive_io_ibuf \master_wdata[0][3]~input (
	.i(master_wdata_0_3),
	.ibar(gnd),
	.o(\master_wdata[0][3]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][3]~input .bus_hold = "false";
defparam \master_wdata[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneive_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][3]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][3]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][3]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][3]~input_o ),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hFC0C;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \data_0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[3] .is_wysiwyg = "true";
defparam \data_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneive_lcell_comb \slave_wdata[0][3]~reg0feeder (
// Equation(s):
// \slave_wdata[0][3]~reg0feeder_combout  = data_0[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][3]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \slave_wdata[0][3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][3]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \master_wdata[1][4]~input (
	.i(master_wdata_1_4),
	.ibar(gnd),
	.o(\master_wdata[1][4]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][4]~input .bus_hold = "false";
defparam \master_wdata[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y26_N8
cycloneive_io_ibuf \master_wdata[0][4]~input (
	.i(master_wdata_0_4),
	.ibar(gnd),
	.o(\master_wdata[0][4]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][4]~input .bus_hold = "false";
defparam \master_wdata[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneive_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][4]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][4]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][4]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][4]~input_o ),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hFC0C;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N11
dffeas \data_0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[4] .is_wysiwyg = "true";
defparam \data_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneive_lcell_comb \slave_wdata[0][4]~reg0feeder (
// Equation(s):
// \slave_wdata[0][4]~reg0feeder_combout  = data_0[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \slave_wdata[0][4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][4]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \master_wdata[1][5]~input (
	.i(master_wdata_1_5),
	.ibar(gnd),
	.o(\master_wdata[1][5]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][5]~input .bus_hold = "false";
defparam \master_wdata[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N15
cycloneive_io_ibuf \master_wdata[0][5]~input (
	.i(master_wdata_0_5),
	.ibar(gnd),
	.o(\master_wdata[0][5]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][5]~input .bus_hold = "false";
defparam \master_wdata[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneive_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][5]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][5]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][5]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][5]~input_o ),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hFC0C;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N29
dffeas \data_0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[5] .is_wysiwyg = "true";
defparam \data_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneive_lcell_comb \slave_wdata[0][5]~reg0feeder (
// Equation(s):
// \slave_wdata[0][5]~reg0feeder_combout  = data_0[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[5]),
	.cin(gnd),
	.combout(\slave_wdata[0][5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][5]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \slave_wdata[0][5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][5]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \master_wdata[0][6]~input (
	.i(master_wdata_0_6),
	.ibar(gnd),
	.o(\master_wdata[0][6]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][6]~input .bus_hold = "false";
defparam \master_wdata[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneive_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][6]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][6]~input_o ))

	.dataa(\master_wdata[1][6]~input_o ),
	.datab(gnd),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][6]~input_o ),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'hFA0A;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N15
dffeas \data_0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[6] .is_wysiwyg = "true";
defparam \data_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneive_lcell_comb \slave_wdata[0][6]~reg0feeder (
// Equation(s):
// \slave_wdata[0][6]~reg0feeder_combout  = data_0[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \slave_wdata[0][6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][6]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N8
cycloneive_io_ibuf \master_wdata[0][7]~input (
	.i(master_wdata_0_7),
	.ibar(gnd),
	.o(\master_wdata[0][7]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][7]~input .bus_hold = "false";
defparam \master_wdata[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneive_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][7]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][7]~input_o ))

	.dataa(\master_wdata[1][7]~input_o ),
	.datab(gnd),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][7]~input_o ),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hFA0A;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N17
dffeas \data_0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[7] .is_wysiwyg = "true";
defparam \data_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneive_lcell_comb \slave_wdata[0][7]~reg0feeder (
// Equation(s):
// \slave_wdata[0][7]~reg0feeder_combout  = data_0[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[7]),
	.cin(gnd),
	.combout(\slave_wdata[0][7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][7]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \slave_wdata[0][7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][7]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \master_wdata[0][8]~input (
	.i(master_wdata_0_8),
	.ibar(gnd),
	.o(\master_wdata[0][8]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][8]~input .bus_hold = "false";
defparam \master_wdata[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N8
cycloneive_io_ibuf \master_wdata[1][8]~input (
	.i(master_wdata_1_8),
	.ibar(gnd),
	.o(\master_wdata[1][8]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][8]~input .bus_hold = "false";
defparam \master_wdata[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneive_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][8]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][8]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][8]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[1][8]~input_o ),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hCFC0;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N19
dffeas \data_0[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[8] .is_wysiwyg = "true";
defparam \data_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \slave_wdata[0][8]~reg0feeder (
// Equation(s):
// \slave_wdata[0][8]~reg0feeder_combout  = data_0[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[8]),
	.cin(gnd),
	.combout(\slave_wdata[0][8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][8]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \slave_wdata[0][8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][8]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N22
cycloneive_io_ibuf \master_wdata[1][9]~input (
	.i(master_wdata_1_9),
	.ibar(gnd),
	.o(\master_wdata[1][9]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][9]~input .bus_hold = "false";
defparam \master_wdata[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][9]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][9]~input_o )))

	.dataa(\master_wdata[0][9]~input_o ),
	.datab(\master_wdata[1][9]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hACAC;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N13
dffeas \data_0[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[9] .is_wysiwyg = "true";
defparam \data_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \slave_wdata[0][9]~reg0feeder (
// Equation(s):
// \slave_wdata[0][9]~reg0feeder_combout  = data_0[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][9]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \slave_wdata[0][9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][9]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N15
cycloneive_io_ibuf \master_wdata[0][10]~input (
	.i(master_wdata_0_10),
	.ibar(gnd),
	.o(\master_wdata[0][10]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][10]~input .bus_hold = "false";
defparam \master_wdata[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N22
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][10]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][10]~input_o ))

	.dataa(\master_wdata[1][10]~input_o ),
	.datab(\master_wdata[0][10]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'hCACA;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N23
dffeas \data_0[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[10] .is_wysiwyg = "true";
defparam \data_0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \slave_wdata[0][10]~reg0feeder (
// Equation(s):
// \slave_wdata[0][10]~reg0feeder_combout  = data_0[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[10]),
	.cin(gnd),
	.combout(\slave_wdata[0][10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][10]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N29
dffeas \slave_wdata[0][10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][10]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N8
cycloneive_io_ibuf \master_wdata[1][11]~input (
	.i(master_wdata_1_11),
	.ibar(gnd),
	.o(\master_wdata[1][11]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][11]~input .bus_hold = "false";
defparam \master_wdata[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][11]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][11]~input_o )))

	.dataa(\master_wdata[0][11]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][11]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hAAF0;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \data_0[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[11] .is_wysiwyg = "true";
defparam \data_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \slave_wdata[0][11]~reg0feeder (
// Equation(s):
// \slave_wdata[0][11]~reg0feeder_combout  = data_0[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[11]),
	.cin(gnd),
	.combout(\slave_wdata[0][11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][11]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N31
dffeas \slave_wdata[0][11]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][11]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N15
cycloneive_io_ibuf \master_wdata[0][12]~input (
	.i(master_wdata_0_12),
	.ibar(gnd),
	.o(\master_wdata[0][12]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][12]~input .bus_hold = "false";
defparam \master_wdata[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y27_N15
cycloneive_io_ibuf \master_wdata[1][12]~input (
	.i(master_wdata_1_12),
	.ibar(gnd),
	.o(\master_wdata[1][12]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][12]~input .bus_hold = "false";
defparam \master_wdata[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][12]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][12]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][12]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[1][12]~input_o ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hCFC0;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N19
dffeas \data_0[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[12] .is_wysiwyg = "true";
defparam \data_0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \slave_wdata[0][12]~reg0feeder (
// Equation(s):
// \slave_wdata[0][12]~reg0feeder_combout  = data_0[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[12]),
	.cin(gnd),
	.combout(\slave_wdata[0][12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][12]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \slave_wdata[0][12]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][12]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N1
cycloneive_io_ibuf \master_wdata[1][13]~input (
	.i(master_wdata_1_13),
	.ibar(gnd),
	.o(\master_wdata[1][13]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][13]~input .bus_hold = "false";
defparam \master_wdata[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][13]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][13]~input_o )))

	.dataa(\master_wdata[0][13]~input_o ),
	.datab(\master_wdata[1][13]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hACAC;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \data_0[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[13] .is_wysiwyg = "true";
defparam \data_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \slave_wdata[0][13]~reg0feeder (
// Equation(s):
// \slave_wdata[0][13]~reg0feeder_combout  = data_0[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][13]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \slave_wdata[0][13]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][13]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y16_N8
cycloneive_io_ibuf \master_wdata[0][14]~input (
	.i(master_wdata_0_14),
	.ibar(gnd),
	.o(\master_wdata[0][14]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][14]~input .bus_hold = "false";
defparam \master_wdata[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N8
cycloneive_io_ibuf \master_wdata[1][14]~input (
	.i(master_wdata_1_14),
	.ibar(gnd),
	.o(\master_wdata[1][14]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][14]~input .bus_hold = "false";
defparam \master_wdata[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][14]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][14]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][14]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[1][14]~input_o ),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hCFC0;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \data_0[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[14] .is_wysiwyg = "true";
defparam \data_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \slave_wdata[0][14]~reg0feeder (
// Equation(s):
// \slave_wdata[0][14]~reg0feeder_combout  = data_0[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][14]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \slave_wdata[0][14]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][14]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \master_wdata[1][15]~input (
	.i(master_wdata_1_15),
	.ibar(gnd),
	.o(\master_wdata[1][15]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][15]~input .bus_hold = "false";
defparam \master_wdata[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y20_N15
cycloneive_io_ibuf \master_wdata[0][15]~input (
	.i(master_wdata_0_15),
	.ibar(gnd),
	.o(\master_wdata[0][15]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][15]~input .bus_hold = "false";
defparam \master_wdata[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][15]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][15]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][15]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][15]~input_o ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hFC0C;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \data_0[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[15] .is_wysiwyg = "true";
defparam \data_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \slave_wdata[0][15]~reg0feeder (
// Equation(s):
// \slave_wdata[0][15]~reg0feeder_combout  = data_0[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[15]),
	.cin(gnd),
	.combout(\slave_wdata[0][15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][15]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \slave_wdata[0][15]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][15]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \master_wdata[0][16]~input (
	.i(master_wdata_0_16),
	.ibar(gnd),
	.o(\master_wdata[0][16]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][16]~input .bus_hold = "false";
defparam \master_wdata[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N8
cycloneive_io_ibuf \master_wdata[1][16]~input (
	.i(master_wdata_1_16),
	.ibar(gnd),
	.o(\master_wdata[1][16]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][16]~input .bus_hold = "false";
defparam \master_wdata[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][16]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][16]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][16]~input_o ),
	.datac(\master_wdata[1][16]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hCCF0;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \data_0[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[16]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[16] .is_wysiwyg = "true";
defparam \data_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneive_lcell_comb \slave_wdata[0][16]~reg0feeder (
// Equation(s):
// \slave_wdata[0][16]~reg0feeder_combout  = data_0[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][16]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \slave_wdata[0][16]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][16]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][16]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N15
cycloneive_io_ibuf \master_wdata[1][17]~input (
	.i(master_wdata_1_17),
	.ibar(gnd),
	.o(\master_wdata[1][17]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][17]~input .bus_hold = "false";
defparam \master_wdata[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneive_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][17]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][17]~input_o )))

	.dataa(\master_wdata[0][17]~input_o ),
	.datab(\master_wdata[1][17]~input_o ),
	.datac(\data_0[24]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hACAC;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \data_0[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[17] .is_wysiwyg = "true";
defparam \data_0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneive_lcell_comb \slave_wdata[0][17]~reg0feeder (
// Equation(s):
// \slave_wdata[0][17]~reg0feeder_combout  = data_0[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[17]),
	.cin(gnd),
	.combout(\slave_wdata[0][17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][17]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N19
dffeas \slave_wdata[0][17]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][17]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N22
cycloneive_io_ibuf \master_wdata[0][18]~input (
	.i(master_wdata_0_18),
	.ibar(gnd),
	.o(\master_wdata[0][18]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][18]~input .bus_hold = "false";
defparam \master_wdata[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneive_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][18]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][18]~input_o ))

	.dataa(\master_wdata[1][18]~input_o ),
	.datab(gnd),
	.datac(\data_0[24]~1_combout ),
	.datad(\master_wdata[0][18]~input_o ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hFA0A;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N15
dffeas \data_0[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[18] .is_wysiwyg = "true";
defparam \data_0[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneive_lcell_comb \slave_wdata[0][18]~reg0feeder (
// Equation(s):
// \slave_wdata[0][18]~reg0feeder_combout  = data_0[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][18]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \slave_wdata[0][18]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][18]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N22
cycloneive_io_ibuf \master_wdata[1][19]~input (
	.i(master_wdata_1_19),
	.ibar(gnd),
	.o(\master_wdata[1][19]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][19]~input .bus_hold = "false";
defparam \master_wdata[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
cycloneive_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][19]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][19]~input_o )))

	.dataa(\master_wdata[0][19]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][19]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hAAF0;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \data_0[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[19] .is_wysiwyg = "true";
defparam \data_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cycloneive_lcell_comb \slave_wdata[0][19]~reg0feeder (
// Equation(s):
// \slave_wdata[0][19]~reg0feeder_combout  = data_0[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[19]),
	.cin(gnd),
	.combout(\slave_wdata[0][19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][19]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \slave_wdata[0][19]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][19]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N29
cycloneive_io_ibuf \master_wdata[0][20]~input (
	.i(master_wdata_0_20),
	.ibar(gnd),
	.o(\master_wdata[0][20]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][20]~input .bus_hold = "false";
defparam \master_wdata[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N1
cycloneive_io_ibuf \master_wdata[1][20]~input (
	.i(master_wdata_1_20),
	.ibar(gnd),
	.o(\master_wdata[1][20]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][20]~input .bus_hold = "false";
defparam \master_wdata[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
cycloneive_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][20]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][20]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][20]~input_o ),
	.datac(\master_wdata[1][20]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hCCF0;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \data_0[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[20] .is_wysiwyg = "true";
defparam \data_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneive_lcell_comb \slave_wdata[0][20]~reg0feeder (
// Equation(s):
// \slave_wdata[0][20]~reg0feeder_combout  = data_0[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[20]),
	.cin(gnd),
	.combout(\slave_wdata[0][20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][20]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \slave_wdata[0][20]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][20]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N15
cycloneive_io_ibuf \master_wdata[1][21]~input (
	.i(master_wdata_1_21),
	.ibar(gnd),
	.o(\master_wdata[1][21]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][21]~input .bus_hold = "false";
defparam \master_wdata[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
cycloneive_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][21]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][21]~input_o )))

	.dataa(\master_wdata[0][21]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][21]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hAAF0;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N13
dffeas \data_0[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[21] .is_wysiwyg = "true";
defparam \data_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneive_lcell_comb \slave_wdata[0][21]~reg0feeder (
// Equation(s):
// \slave_wdata[0][21]~reg0feeder_combout  = data_0[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][21]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \slave_wdata[0][21]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][21]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][21]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \master_wdata[0][22]~input (
	.i(master_wdata_0_22),
	.ibar(gnd),
	.o(\master_wdata[0][22]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][22]~input .bus_hold = "false";
defparam \master_wdata[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N22
cycloneive_io_ibuf \master_wdata[1][22]~input (
	.i(master_wdata_1_22),
	.ibar(gnd),
	.o(\master_wdata[1][22]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][22]~input .bus_hold = "false";
defparam \master_wdata[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
cycloneive_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][22]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][22]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][22]~input_o ),
	.datac(\master_wdata[1][22]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hCCF0;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \data_0[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[22] .is_wysiwyg = "true";
defparam \data_0[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneive_lcell_comb \slave_wdata[0][22]~reg0feeder (
// Equation(s):
// \slave_wdata[0][22]~reg0feeder_combout  = data_0[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[22]),
	.cin(gnd),
	.combout(\slave_wdata[0][22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][22]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \slave_wdata[0][22]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][22]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][22]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N15
cycloneive_io_ibuf \master_wdata[1][23]~input (
	.i(master_wdata_1_23),
	.ibar(gnd),
	.o(\master_wdata[1][23]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][23]~input .bus_hold = "false";
defparam \master_wdata[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
cycloneive_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][23]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][23]~input_o )))

	.dataa(\master_wdata[0][23]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][23]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hAAF0;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \data_0[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[23] .is_wysiwyg = "true";
defparam \data_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cycloneive_lcell_comb \slave_wdata[0][23]~reg0feeder (
// Equation(s):
// \slave_wdata[0][23]~reg0feeder_combout  = data_0[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[23]),
	.cin(gnd),
	.combout(\slave_wdata[0][23]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][23]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][23]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \slave_wdata[0][23]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][23]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][23]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
cycloneive_io_ibuf \master_wdata[1][24]~input (
	.i(master_wdata_1_24),
	.ibar(gnd),
	.o(\master_wdata[1][24]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][24]~input .bus_hold = "false";
defparam \master_wdata[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \master_wdata[0][24]~input (
	.i(master_wdata_0_24),
	.ibar(gnd),
	.o(\master_wdata[0][24]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][24]~input .bus_hold = "false";
defparam \master_wdata[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
cycloneive_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][24]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][24]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][24]~input_o ),
	.datac(\master_wdata[0][24]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hF0CC;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \data_0[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[24] .is_wysiwyg = "true";
defparam \data_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
cycloneive_lcell_comb \slave_wdata[0][24]~reg0feeder (
// Equation(s):
// \slave_wdata[0][24]~reg0feeder_combout  = data_0[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[24]),
	.cin(gnd),
	.combout(\slave_wdata[0][24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][24]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N17
dffeas \slave_wdata[0][24]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][24]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][24]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
cycloneive_io_ibuf \master_wdata[1][25]~input (
	.i(master_wdata_1_25),
	.ibar(gnd),
	.o(\master_wdata[1][25]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][25]~input .bus_hold = "false";
defparam \master_wdata[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N1
cycloneive_io_ibuf \master_wdata[0][25]~input (
	.i(master_wdata_0_25),
	.ibar(gnd),
	.o(\master_wdata[0][25]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][25]~input .bus_hold = "false";
defparam \master_wdata[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][25]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][25]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][25]~input_o ),
	.datac(\master_wdata[0][25]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hF0CC;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \data_0[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[25] .is_wysiwyg = "true";
defparam \data_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
cycloneive_lcell_comb \slave_wdata[0][25]~reg0feeder (
// Equation(s):
// \slave_wdata[0][25]~reg0feeder_combout  = data_0[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][25]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \slave_wdata[0][25]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][25]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneive_io_ibuf \master_wdata[1][26]~input (
	.i(master_wdata_1_26),
	.ibar(gnd),
	.o(\master_wdata[1][26]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][26]~input .bus_hold = "false";
defparam \master_wdata[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N15
cycloneive_io_ibuf \master_wdata[0][26]~input (
	.i(master_wdata_0_26),
	.ibar(gnd),
	.o(\master_wdata[0][26]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][26]~input .bus_hold = "false";
defparam \master_wdata[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cycloneive_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\data_0[24]~1_combout  & ((\master_wdata[0][26]~input_o ))) # (!\data_0[24]~1_combout  & (\master_wdata[1][26]~input_o ))

	.dataa(gnd),
	.datab(\master_wdata[1][26]~input_o ),
	.datac(\master_wdata[0][26]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hF0CC;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \data_0[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[26] .is_wysiwyg = "true";
defparam \data_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
cycloneive_lcell_comb \slave_wdata[0][26]~reg0feeder (
// Equation(s):
// \slave_wdata[0][26]~reg0feeder_combout  = data_0[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[26]),
	.cin(gnd),
	.combout(\slave_wdata[0][26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][26]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \slave_wdata[0][26]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][26]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N1
cycloneive_io_ibuf \master_wdata[1][27]~input (
	.i(master_wdata_1_27),
	.ibar(gnd),
	.o(\master_wdata[1][27]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][27]~input .bus_hold = "false";
defparam \master_wdata[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneive_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][27]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][27]~input_o )))

	.dataa(\master_wdata[0][27]~input_o ),
	.datab(\master_wdata[1][27]~input_o ),
	.datac(gnd),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hAACC;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \data_0[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[27] .is_wysiwyg = "true";
defparam \data_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
cycloneive_lcell_comb \slave_wdata[0][27]~reg0feeder (
// Equation(s):
// \slave_wdata[0][27]~reg0feeder_combout  = data_0[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[27]),
	.cin(gnd),
	.combout(\slave_wdata[0][27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][27]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \slave_wdata[0][27]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][27]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][27]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \master_wdata[1][28]~input (
	.i(master_wdata_1_28),
	.ibar(gnd),
	.o(\master_wdata[1][28]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][28]~input .bus_hold = "false";
defparam \master_wdata[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
cycloneive_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][28]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][28]~input_o )))

	.dataa(\master_wdata[0][28]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][28]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hAAF0;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \data_0[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[28] .is_wysiwyg = "true";
defparam \data_0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
cycloneive_lcell_comb \slave_wdata[0][28]~reg0feeder (
// Equation(s):
// \slave_wdata[0][28]~reg0feeder_combout  = data_0[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[28]),
	.cin(gnd),
	.combout(\slave_wdata[0][28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][28]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \slave_wdata[0][28]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][28]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][28]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N1
cycloneive_io_ibuf \master_wdata[1][29]~input (
	.i(master_wdata_1_29),
	.ibar(gnd),
	.o(\master_wdata[1][29]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][29]~input .bus_hold = "false";
defparam \master_wdata[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneive_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][29]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][29]~input_o )))

	.dataa(\master_wdata[0][29]~input_o ),
	.datab(gnd),
	.datac(\master_wdata[1][29]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hAAF0;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \data_0[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[29] .is_wysiwyg = "true";
defparam \data_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
cycloneive_lcell_comb \slave_wdata[0][29]~reg0feeder (
// Equation(s):
// \slave_wdata[0][29]~reg0feeder_combout  = data_0[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][29]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N11
dffeas \slave_wdata[0][29]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][29]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][29]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N22
cycloneive_io_ibuf \master_wdata[1][30]~input (
	.i(master_wdata_1_30),
	.ibar(gnd),
	.o(\master_wdata[1][30]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][30]~input .bus_hold = "false";
defparam \master_wdata[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneive_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][30]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][30]~input_o )))

	.dataa(\master_wdata[0][30]~input_o ),
	.datab(\master_wdata[1][30]~input_o ),
	.datac(gnd),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hAACC;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \data_0[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[30] .is_wysiwyg = "true";
defparam \data_0[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
cycloneive_lcell_comb \slave_wdata[0][30]~reg0feeder (
// Equation(s):
// \slave_wdata[0][30]~reg0feeder_combout  = data_0[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_0[30]),
	.cin(gnd),
	.combout(\slave_wdata[0][30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][30]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_wdata[0][30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \slave_wdata[0][30]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][30]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][30]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N22
cycloneive_io_ibuf \master_wdata[0][31]~input (
	.i(master_wdata_0_31),
	.ibar(gnd),
	.o(\master_wdata[0][31]~input_o ));
// synopsys translate_off
defparam \master_wdata[0][31]~input .bus_hold = "false";
defparam \master_wdata[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y43_N15
cycloneive_io_ibuf \master_wdata[1][31]~input (
	.i(master_wdata_1_31),
	.ibar(gnd),
	.o(\master_wdata[1][31]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][31]~input .bus_hold = "false";
defparam \master_wdata[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
cycloneive_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\data_0[24]~1_combout  & (\master_wdata[0][31]~input_o )) # (!\data_0[24]~1_combout  & ((\master_wdata[1][31]~input_o )))

	.dataa(gnd),
	.datab(\master_wdata[0][31]~input_o ),
	.datac(\master_wdata[1][31]~input_o ),
	.datad(\data_0[24]~1_combout ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hCCF0;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \data_0[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_0[24]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_0[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_0[31] .is_wysiwyg = "true";
defparam \data_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
cycloneive_lcell_comb \slave_wdata[0][31]~reg0feeder (
// Equation(s):
// \slave_wdata[0][31]~reg0feeder_combout  = data_0[31]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_0[31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\slave_wdata[0][31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[0][31]~reg0feeder .lut_mask = 16'hF0F0;
defparam \slave_wdata[0][31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \slave_wdata[0][31]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_wdata[0][31]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[0][14]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[0][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[0][31]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[0][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneive_lcell_comb \data_1[0]~feeder (
// Equation(s):
// \data_1[0]~feeder_combout  = \master_wdata[1][0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[0]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \data_1[0]~0 (
// Equation(s):
// \data_1[0]~0_combout  = (\addr_1[0]~36_combout  & (\master_cmd[1]~input_o  & (!\master_addr[0][31]~input_o  & !\Equal2~6_combout )))

	.dataa(\addr_1[0]~36_combout ),
	.datab(\master_cmd[1]~input_o ),
	.datac(\master_addr[0][31]~input_o ),
	.datad(\Equal2~6_combout ),
	.cin(gnd),
	.combout(\data_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[0]~0 .lut_mask = 16'h0008;
defparam \data_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N11
dffeas \data_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[0] .is_wysiwyg = "true";
defparam \data_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneive_lcell_comb \Selector260~0 (
// Equation(s):
// \Selector260~0_combout  = (\Equal18~1_combout  & ((data_1[0]))) # (!\Equal18~1_combout  & (data_0[0]))

	.dataa(data_0[0]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(data_1[0]),
	.cin(gnd),
	.combout(\Selector260~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector260~0 .lut_mask = 16'hFA0A;
defparam \Selector260~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cycloneive_lcell_comb \Equal27~1 (
// Equation(s):
// \Equal27~1_combout  = (!pc2[3] & (pc2[8] & (pc2[6] & \Equal27~0_combout )))

	.dataa(pc2[3]),
	.datab(pc2[8]),
	.datac(pc2[6]),
	.datad(\Equal27~0_combout ),
	.cin(gnd),
	.combout(\Equal27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal27~1 .lut_mask = 16'h4000;
defparam \Equal27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cycloneive_lcell_comb \slave_wdata[1][28]~6 (
// Equation(s):
// \slave_wdata[1][28]~6_combout  = (pc2[0]) # ((pc2[1]) # ((!\Equal27~1_combout ) # (!\s~q )))

	.dataa(pc2[0]),
	.datab(pc2[1]),
	.datac(\s~q ),
	.datad(\Equal27~1_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~6 .lut_mask = 16'hEFFF;
defparam \slave_wdata[1][28]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cycloneive_lcell_comb \slave_wdata[1][28]~5 (
// Equation(s):
// \slave_wdata[1][28]~5_combout  = ((pc2[0]) # ((!\Equal23~1_combout  & !\Equal14~2_combout ))) # (!\s~q )

	.dataa(\s~q ),
	.datab(\Equal23~1_combout ),
	.datac(pc2[0]),
	.datad(\Equal14~2_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~5 .lut_mask = 16'hF5F7;
defparam \slave_wdata[1][28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cycloneive_lcell_comb \slave_wdata[1][28]~7 (
// Equation(s):
// \slave_wdata[1][28]~7_combout  = (((\cmd_1~q  & \Equal18~1_combout )) # (!\slave_wdata[1][28]~5_combout )) # (!\slave_wdata[1][28]~6_combout )

	.dataa(\cmd_1~q ),
	.datab(\Equal18~1_combout ),
	.datac(\slave_wdata[1][28]~6_combout ),
	.datad(\slave_wdata[1][28]~5_combout ),
	.cin(gnd),
	.combout(\slave_wdata[1][28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slave_wdata[1][28]~7 .lut_mask = 16'h8FFF;
defparam \slave_wdata[1][28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \slave_wdata[1][0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector260~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][0]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneive_lcell_comb \data_1[1]~feeder (
// Equation(s):
// \data_1[1]~feeder_combout  = \master_wdata[1][1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][1]~input_o ),
	.cin(gnd),
	.combout(\data_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[1]~feeder .lut_mask = 16'hFF00;
defparam \data_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N5
dffeas \data_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[1] .is_wysiwyg = "true";
defparam \data_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneive_lcell_comb \Selector259~0 (
// Equation(s):
// \Selector259~0_combout  = (\Equal18~1_combout  & ((data_1[1]))) # (!\Equal18~1_combout  & (data_0[1]))

	.dataa(gnd),
	.datab(data_0[1]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[1]),
	.cin(gnd),
	.combout(\Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector259~0 .lut_mask = 16'hFC0C;
defparam \Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \slave_wdata[1][1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector259~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][1]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \data_1[2]~feeder (
// Equation(s):
// \data_1[2]~feeder_combout  = \master_wdata[1][2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[2]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N7
dffeas \data_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[2] .is_wysiwyg = "true";
defparam \data_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneive_lcell_comb \Selector258~0 (
// Equation(s):
// \Selector258~0_combout  = (\Equal18~1_combout  & ((data_1[2]))) # (!\Equal18~1_combout  & (data_0[2]))

	.dataa(data_0[2]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(data_1[2]),
	.cin(gnd),
	.combout(\Selector258~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector258~0 .lut_mask = 16'hFA0A;
defparam \Selector258~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N13
dffeas \slave_wdata[1][2]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector258~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][2]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneive_lcell_comb \data_1[3]~feeder (
// Equation(s):
// \data_1[3]~feeder_combout  = \master_wdata[1][3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[3]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N25
dffeas \data_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[3] .is_wysiwyg = "true";
defparam \data_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneive_lcell_comb \Selector257~0 (
// Equation(s):
// \Selector257~0_combout  = (\Equal18~1_combout  & ((data_1[3]))) # (!\Equal18~1_combout  & (data_0[3]))

	.dataa(gnd),
	.datab(data_0[3]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[3]),
	.cin(gnd),
	.combout(\Selector257~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector257~0 .lut_mask = 16'hFC0C;
defparam \Selector257~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \slave_wdata[1][3]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector257~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][3]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneive_lcell_comb \data_1[4]~feeder (
// Equation(s):
// \data_1[4]~feeder_combout  = \master_wdata[1][4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[4]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N3
dffeas \data_1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[4] .is_wysiwyg = "true";
defparam \data_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneive_lcell_comb \Selector256~0 (
// Equation(s):
// \Selector256~0_combout  = (\Equal18~1_combout  & ((data_1[4]))) # (!\Equal18~1_combout  & (data_0[4]))

	.dataa(gnd),
	.datab(data_0[4]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[4]),
	.cin(gnd),
	.combout(\Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector256~0 .lut_mask = 16'hFC0C;
defparam \Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N9
dffeas \slave_wdata[1][4]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector256~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][4]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneive_lcell_comb \data_1[5]~feeder (
// Equation(s):
// \data_1[5]~feeder_combout  = \master_wdata[1][5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[5]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N5
dffeas \data_1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[5] .is_wysiwyg = "true";
defparam \data_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneive_lcell_comb \Selector255~0 (
// Equation(s):
// \Selector255~0_combout  = (\Equal18~1_combout  & ((data_1[5]))) # (!\Equal18~1_combout  & (data_0[5]))

	.dataa(gnd),
	.datab(data_0[5]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[5]),
	.cin(gnd),
	.combout(\Selector255~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector255~0 .lut_mask = 16'hFC0C;
defparam \Selector255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N11
dffeas \slave_wdata[1][5]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector255~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][5]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N1
cycloneive_io_ibuf \master_wdata[1][6]~input (
	.i(master_wdata_1_6),
	.ibar(gnd),
	.o(\master_wdata[1][6]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][6]~input .bus_hold = "false";
defparam \master_wdata[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneive_lcell_comb \data_1[6]~feeder (
// Equation(s):
// \data_1[6]~feeder_combout  = \master_wdata[1][6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[6]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N7
dffeas \data_1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[6] .is_wysiwyg = "true";
defparam \data_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneive_lcell_comb \Selector254~0 (
// Equation(s):
// \Selector254~0_combout  = (\Equal18~1_combout  & ((data_1[6]))) # (!\Equal18~1_combout  & (data_0[6]))

	.dataa(gnd),
	.datab(data_0[6]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[6]),
	.cin(gnd),
	.combout(\Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector254~0 .lut_mask = 16'hFC0C;
defparam \Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N5
dffeas \slave_wdata[1][6]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector254~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][6]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N22
cycloneive_io_ibuf \master_wdata[1][7]~input (
	.i(master_wdata_1_7),
	.ibar(gnd),
	.o(\master_wdata[1][7]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][7]~input .bus_hold = "false";
defparam \master_wdata[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneive_lcell_comb \data_1[7]~feeder (
// Equation(s):
// \data_1[7]~feeder_combout  = \master_wdata[1][7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[7]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N9
dffeas \data_1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[7] .is_wysiwyg = "true";
defparam \data_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneive_lcell_comb \Selector253~0 (
// Equation(s):
// \Selector253~0_combout  = (\Equal18~1_combout  & ((data_1[7]))) # (!\Equal18~1_combout  & (data_0[7]))

	.dataa(gnd),
	.datab(data_0[7]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[7]),
	.cin(gnd),
	.combout(\Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector253~0 .lut_mask = 16'hFC0C;
defparam \Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N7
dffeas \slave_wdata[1][7]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector253~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][7]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N26
cycloneive_lcell_comb \data_1[8]~feeder (
// Equation(s):
// \data_1[8]~feeder_combout  = \master_wdata[1][8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][8]~input_o ),
	.cin(gnd),
	.combout(\data_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[8]~feeder .lut_mask = 16'hFF00;
defparam \data_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N27
dffeas \data_1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[8] .is_wysiwyg = "true";
defparam \data_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \Selector252~0 (
// Equation(s):
// \Selector252~0_combout  = (\Equal18~1_combout  & ((data_1[8]))) # (!\Equal18~1_combout  & (data_0[8]))

	.dataa(data_0[8]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(data_1[8]),
	.cin(gnd),
	.combout(\Selector252~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector252~0 .lut_mask = 16'hFA0A;
defparam \Selector252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \slave_wdata[1][8]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector252~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][8]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneive_lcell_comb \data_1[9]~feeder (
// Equation(s):
// \data_1[9]~feeder_combout  = \master_wdata[1][9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][9]~input_o ),
	.cin(gnd),
	.combout(\data_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[9]~feeder .lut_mask = 16'hFF00;
defparam \data_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N21
dffeas \data_1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[9] .is_wysiwyg = "true";
defparam \data_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \Selector251~0 (
// Equation(s):
// \Selector251~0_combout  = (\Equal18~1_combout  & ((data_1[9]))) # (!\Equal18~1_combout  & (data_0[9]))

	.dataa(data_0[9]),
	.datab(data_1[9]),
	.datac(\Equal18~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector251~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector251~0 .lut_mask = 16'hCACA;
defparam \Selector251~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N3
dffeas \slave_wdata[1][9]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector251~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][9]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \master_wdata[1][10]~input (
	.i(master_wdata_1_10),
	.ibar(gnd),
	.o(\master_wdata[1][10]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][10]~input .bus_hold = "false";
defparam \master_wdata[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneive_lcell_comb \data_1[10]~feeder (
// Equation(s):
// \data_1[10]~feeder_combout  = \master_wdata[1][10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][10]~input_o ),
	.cin(gnd),
	.combout(\data_1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[10]~feeder .lut_mask = 16'hFF00;
defparam \data_1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N31
dffeas \data_1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[10] .is_wysiwyg = "true";
defparam \data_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \Selector250~0 (
// Equation(s):
// \Selector250~0_combout  = (\Equal18~1_combout  & ((data_1[10]))) # (!\Equal18~1_combout  & (data_0[10]))

	.dataa(data_0[10]),
	.datab(data_1[10]),
	.datac(\Equal18~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector250~0 .lut_mask = 16'hCACA;
defparam \Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \slave_wdata[1][10]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector250~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][10]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \data_1[11]~feeder (
// Equation(s):
// \data_1[11]~feeder_combout  = \master_wdata[1][11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][11]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[11]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N17
dffeas \data_1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[11] .is_wysiwyg = "true";
defparam \data_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \Selector249~0 (
// Equation(s):
// \Selector249~0_combout  = (\Equal18~1_combout  & ((data_1[11]))) # (!\Equal18~1_combout  & (data_0[11]))

	.dataa(gnd),
	.datab(data_0[11]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[11]),
	.cin(gnd),
	.combout(\Selector249~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector249~0 .lut_mask = 16'hFC0C;
defparam \Selector249~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \slave_wdata[1][11]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector249~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][11]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cycloneive_lcell_comb \data_1[12]~feeder (
// Equation(s):
// \data_1[12]~feeder_combout  = \master_wdata[1][12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][12]~input_o ),
	.cin(gnd),
	.combout(\data_1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[12]~feeder .lut_mask = 16'hFF00;
defparam \data_1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N3
dffeas \data_1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[12] .is_wysiwyg = "true";
defparam \data_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \Selector248~0 (
// Equation(s):
// \Selector248~0_combout  = (\Equal18~1_combout  & ((data_1[12]))) # (!\Equal18~1_combout  & (data_0[12]))

	.dataa(gnd),
	.datab(data_0[12]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[12]),
	.cin(gnd),
	.combout(\Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector248~0 .lut_mask = 16'hFC0C;
defparam \Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \slave_wdata[1][12]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector248~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][12]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \data_1[13]~feeder (
// Equation(s):
// \data_1[13]~feeder_combout  = \master_wdata[1][13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][13]~input_o ),
	.cin(gnd),
	.combout(\data_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[13]~feeder .lut_mask = 16'hFF00;
defparam \data_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \data_1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[13] .is_wysiwyg = "true";
defparam \data_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \Selector247~0 (
// Equation(s):
// \Selector247~0_combout  = (\Equal18~1_combout  & ((data_1[13]))) # (!\Equal18~1_combout  & (data_0[13]))

	.dataa(gnd),
	.datab(data_0[13]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[13]),
	.cin(gnd),
	.combout(\Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector247~0 .lut_mask = 16'hFC0C;
defparam \Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \slave_wdata[1][13]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector247~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][13]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \data_1[14]~feeder (
// Equation(s):
// \data_1[14]~feeder_combout  = \master_wdata[1][14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][14]~input_o ),
	.cin(gnd),
	.combout(\data_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[14]~feeder .lut_mask = 16'hFF00;
defparam \data_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N7
dffeas \data_1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[14] .is_wysiwyg = "true";
defparam \data_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \Selector246~0 (
// Equation(s):
// \Selector246~0_combout  = (\Equal18~1_combout  & ((data_1[14]))) # (!\Equal18~1_combout  & (data_0[14]))

	.dataa(data_0[14]),
	.datab(gnd),
	.datac(\Equal18~1_combout ),
	.datad(data_1[14]),
	.cin(gnd),
	.combout(\Selector246~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector246~0 .lut_mask = 16'hFA0A;
defparam \Selector246~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \slave_wdata[1][14]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector246~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][14]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \data_1[15]~feeder (
// Equation(s):
// \data_1[15]~feeder_combout  = \master_wdata[1][15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][15]~input_o ),
	.cin(gnd),
	.combout(\data_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[15]~feeder .lut_mask = 16'hFF00;
defparam \data_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \data_1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[15] .is_wysiwyg = "true";
defparam \data_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \Selector245~0 (
// Equation(s):
// \Selector245~0_combout  = (\Equal18~1_combout  & (data_1[15])) # (!\Equal18~1_combout  & ((data_0[15])))

	.dataa(gnd),
	.datab(data_1[15]),
	.datac(\Equal18~1_combout ),
	.datad(data_0[15]),
	.cin(gnd),
	.combout(\Selector245~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector245~0 .lut_mask = 16'hCFC0;
defparam \Selector245~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \slave_wdata[1][15]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector245~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][15]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneive_lcell_comb \Selector244~0 (
// Equation(s):
// \Selector244~0_combout  = (\Equal18~1_combout  & (data_1[16])) # (!\Equal18~1_combout  & ((data_0[16])))

	.dataa(data_1[16]),
	.datab(data_0[16]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector244~0 .lut_mask = 16'hAACC;
defparam \Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \slave_wdata[1][16]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector244~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][16]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \data_1[17]~feeder (
// Equation(s):
// \data_1[17]~feeder_combout  = \master_wdata[1][17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[17]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \data_1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[17] .is_wysiwyg = "true";
defparam \data_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneive_lcell_comb \Selector243~0 (
// Equation(s):
// \Selector243~0_combout  = (\Equal18~1_combout  & ((data_1[17]))) # (!\Equal18~1_combout  & (data_0[17]))

	.dataa(data_0[17]),
	.datab(\Equal18~1_combout ),
	.datac(gnd),
	.datad(data_1[17]),
	.cin(gnd),
	.combout(\Selector243~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector243~0 .lut_mask = 16'hEE22;
defparam \Selector243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \slave_wdata[1][17]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector243~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][17]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y43_N29
cycloneive_io_ibuf \master_wdata[1][18]~input (
	.i(master_wdata_1_18),
	.ibar(gnd),
	.o(\master_wdata[1][18]~input_o ));
// synopsys translate_off
defparam \master_wdata[1][18]~input .bus_hold = "false";
defparam \master_wdata[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \data_1[18]~feeder (
// Equation(s):
// \data_1[18]~feeder_combout  = \master_wdata[1][18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][18]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[18]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \data_1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[18] .is_wysiwyg = "true";
defparam \data_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneive_lcell_comb \Selector242~0 (
// Equation(s):
// \Selector242~0_combout  = (\Equal18~1_combout  & ((data_1[18]))) # (!\Equal18~1_combout  & (data_0[18]))

	.dataa(gnd),
	.datab(data_0[18]),
	.datac(data_1[18]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector242~0 .lut_mask = 16'hF0CC;
defparam \Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N13
dffeas \slave_wdata[1][18]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector242~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][18]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cycloneive_lcell_comb \data_1[19]~feeder (
// Equation(s):
// \data_1[19]~feeder_combout  = \master_wdata[1][19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][19]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[19]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \data_1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[19] .is_wysiwyg = "true";
defparam \data_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneive_lcell_comb \Selector241~0 (
// Equation(s):
// \Selector241~0_combout  = (\Equal18~1_combout  & ((data_1[19]))) # (!\Equal18~1_combout  & (data_0[19]))

	.dataa(data_0[19]),
	.datab(\Equal18~1_combout ),
	.datac(gnd),
	.datad(data_1[19]),
	.cin(gnd),
	.combout(\Selector241~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector241~0 .lut_mask = 16'hEE22;
defparam \Selector241~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \slave_wdata[1][19]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector241~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][19]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
cycloneive_lcell_comb \data_1[20]~feeder (
// Equation(s):
// \data_1[20]~feeder_combout  = \master_wdata[1][20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][20]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[20]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \data_1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[20] .is_wysiwyg = "true";
defparam \data_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneive_lcell_comb \Selector240~0 (
// Equation(s):
// \Selector240~0_combout  = (\Equal18~1_combout  & ((data_1[20]))) # (!\Equal18~1_combout  & (data_0[20]))

	.dataa(data_0[20]),
	.datab(\Equal18~1_combout ),
	.datac(gnd),
	.datad(data_1[20]),
	.cin(gnd),
	.combout(\Selector240~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector240~0 .lut_mask = 16'hEE22;
defparam \Selector240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N9
dffeas \slave_wdata[1][20]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector240~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][20]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
cycloneive_lcell_comb \data_1[21]~feeder (
// Equation(s):
// \data_1[21]~feeder_combout  = \master_wdata[1][21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][21]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[21]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \data_1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[21] .is_wysiwyg = "true";
defparam \data_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cycloneive_lcell_comb \Selector239~0 (
// Equation(s):
// \Selector239~0_combout  = (\Equal18~1_combout  & ((data_1[21]))) # (!\Equal18~1_combout  & (data_0[21]))

	.dataa(gnd),
	.datab(data_0[21]),
	.datac(data_1[21]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector239~0 .lut_mask = 16'hF0CC;
defparam \Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \slave_wdata[1][21]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector239~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][21]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
cycloneive_lcell_comb \data_1[22]~feeder (
// Equation(s):
// \data_1[22]~feeder_combout  = \master_wdata[1][22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[22]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N15
dffeas \data_1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[22] .is_wysiwyg = "true";
defparam \data_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneive_lcell_comb \Selector238~0 (
// Equation(s):
// \Selector238~0_combout  = (\Equal18~1_combout  & ((data_1[22]))) # (!\Equal18~1_combout  & (data_0[22]))

	.dataa(gnd),
	.datab(data_0[22]),
	.datac(data_1[22]),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector238~0 .lut_mask = 16'hF0CC;
defparam \Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \slave_wdata[1][22]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector238~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][22]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cycloneive_lcell_comb \Selector237~0 (
// Equation(s):
// \Selector237~0_combout  = (\Equal18~1_combout  & (data_1[23])) # (!\Equal18~1_combout  & ((data_0[23])))

	.dataa(data_1[23]),
	.datab(data_0[23]),
	.datac(gnd),
	.datad(\Equal18~1_combout ),
	.cin(gnd),
	.combout(\Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector237~0 .lut_mask = 16'hAACC;
defparam \Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \slave_wdata[1][23]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector237~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][23]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
cycloneive_lcell_comb \data_1[24]~feeder (
// Equation(s):
// \data_1[24]~feeder_combout  = \master_wdata[1][24]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][24]~input_o ),
	.cin(gnd),
	.combout(\data_1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[24]~feeder .lut_mask = 16'hFF00;
defparam \data_1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N3
dffeas \data_1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[24] .is_wysiwyg = "true";
defparam \data_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cycloneive_lcell_comb \Selector236~0 (
// Equation(s):
// \Selector236~0_combout  = (\Equal18~1_combout  & ((data_1[24]))) # (!\Equal18~1_combout  & (data_0[24]))

	.dataa(gnd),
	.datab(data_0[24]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[24]),
	.cin(gnd),
	.combout(\Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector236~0 .lut_mask = 16'hFC0C;
defparam \Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \slave_wdata[1][24]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector236~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][24]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
cycloneive_lcell_comb \data_1[25]~feeder (
// Equation(s):
// \data_1[25]~feeder_combout  = \master_wdata[1][25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][25]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[25]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \data_1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[25] .is_wysiwyg = "true";
defparam \data_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
cycloneive_lcell_comb \Selector235~0 (
// Equation(s):
// \Selector235~0_combout  = (\Equal18~1_combout  & ((data_1[25]))) # (!\Equal18~1_combout  & (data_0[25]))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(data_0[25]),
	.datad(data_1[25]),
	.cin(gnd),
	.combout(\Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector235~0 .lut_mask = 16'hFA50;
defparam \Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \slave_wdata[1][25]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector235~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][25]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
cycloneive_lcell_comb \data_1[26]~feeder (
// Equation(s):
// \data_1[26]~feeder_combout  = \master_wdata[1][26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][26]~input_o ),
	.cin(gnd),
	.combout(\data_1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[26]~feeder .lut_mask = 16'hFF00;
defparam \data_1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \data_1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[26] .is_wysiwyg = "true";
defparam \data_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cycloneive_lcell_comb \Selector234~0 (
// Equation(s):
// \Selector234~0_combout  = (\Equal18~1_combout  & ((data_1[26]))) # (!\Equal18~1_combout  & (data_0[26]))

	.dataa(gnd),
	.datab(data_0[26]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[26]),
	.cin(gnd),
	.combout(\Selector234~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector234~0 .lut_mask = 16'hFC0C;
defparam \Selector234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \slave_wdata[1][26]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector234~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][26]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneive_lcell_comb \data_1[27]~feeder (
// Equation(s):
// \data_1[27]~feeder_combout  = \master_wdata[1][27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][27]~input_o ),
	.cin(gnd),
	.combout(\data_1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[27]~feeder .lut_mask = 16'hFF00;
defparam \data_1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N11
dffeas \data_1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[27] .is_wysiwyg = "true";
defparam \data_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
cycloneive_lcell_comb \Selector233~0 (
// Equation(s):
// \Selector233~0_combout  = (\Equal18~1_combout  & (data_1[27])) # (!\Equal18~1_combout  & ((data_0[27])))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(data_1[27]),
	.datad(data_0[27]),
	.cin(gnd),
	.combout(\Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector233~0 .lut_mask = 16'hF5A0;
defparam \Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \slave_wdata[1][27]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector233~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][27]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneive_lcell_comb \data_1[28]~feeder (
// Equation(s):
// \data_1[28]~feeder_combout  = \master_wdata[1][28]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][28]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[28]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N13
dffeas \data_1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[28] .is_wysiwyg = "true";
defparam \data_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
cycloneive_lcell_comb \Selector232~0 (
// Equation(s):
// \Selector232~0_combout  = (\Equal18~1_combout  & ((data_1[28]))) # (!\Equal18~1_combout  & (data_0[28]))

	.dataa(gnd),
	.datab(data_0[28]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[28]),
	.cin(gnd),
	.combout(\Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector232~0 .lut_mask = 16'hFC0C;
defparam \Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \slave_wdata[1][28]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector232~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][28]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cycloneive_lcell_comb \data_1[29]~feeder (
// Equation(s):
// \data_1[29]~feeder_combout  = \master_wdata[1][29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][29]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[29]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \data_1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[29] .is_wysiwyg = "true";
defparam \data_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cycloneive_lcell_comb \Selector231~0 (
// Equation(s):
// \Selector231~0_combout  = (\Equal18~1_combout  & ((data_1[29]))) # (!\Equal18~1_combout  & (data_0[29]))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(data_0[29]),
	.datad(data_1[29]),
	.cin(gnd),
	.combout(\Selector231~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector231~0 .lut_mask = 16'hFA50;
defparam \Selector231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \slave_wdata[1][29]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector231~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][29]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneive_lcell_comb \data_1[30]~feeder (
// Equation(s):
// \data_1[30]~feeder_combout  = \master_wdata[1][30]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_wdata[1][30]~input_o ),
	.cin(gnd),
	.combout(\data_1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[30]~feeder .lut_mask = 16'hFF00;
defparam \data_1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \data_1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[30] .is_wysiwyg = "true";
defparam \data_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
cycloneive_lcell_comb \Selector230~0 (
// Equation(s):
// \Selector230~0_combout  = (\Equal18~1_combout  & ((data_1[30]))) # (!\Equal18~1_combout  & (data_0[30]))

	.dataa(gnd),
	.datab(data_0[30]),
	.datac(\Equal18~1_combout ),
	.datad(data_1[30]),
	.cin(gnd),
	.combout(\Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector230~0 .lut_mask = 16'hFC0C;
defparam \Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \slave_wdata[1][30]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector230~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][30]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneive_lcell_comb \data_1[31]~feeder (
// Equation(s):
// \data_1[31]~feeder_combout  = \master_wdata[1][31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_wdata[1][31]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\data_1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data_1[31]~feeder .lut_mask = 16'hF0F0;
defparam \data_1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N27
dffeas \data_1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_1[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_1[31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_1[31] .is_wysiwyg = "true";
defparam \data_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
cycloneive_lcell_comb \Selector229~0 (
// Equation(s):
// \Selector229~0_combout  = (\Equal18~1_combout  & ((data_1[31]))) # (!\Equal18~1_combout  & (data_0[31]))

	.dataa(\Equal18~1_combout ),
	.datab(gnd),
	.datac(data_0[31]),
	.datad(data_1[31]),
	.cin(gnd),
	.combout(\Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector229~0 .lut_mask = 16'hFA50;
defparam \Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N31
dffeas \slave_wdata[1][31]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector229~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_wdata[1][28]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_wdata[1][31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_wdata[1][31]~reg0 .is_wysiwyg = "true";
defparam \slave_wdata[1][31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cycloneive_lcell_comb \slave_cmd[0]~reg0feeder (
// Equation(s):
// \slave_cmd[0]~reg0feeder_combout  = \cmd_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmd_0~q ),
	.cin(gnd),
	.combout(\slave_cmd[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slave_cmd[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \slave_cmd[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \slave_cmd[0]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\slave_cmd[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[0][25]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_cmd[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_cmd[0]~reg0 .is_wysiwyg = "true";
defparam \slave_cmd[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cycloneive_lcell_comb \Selector227~0 (
// Equation(s):
// \Selector227~0_combout  = (\Equal18~1_combout  & (\cmd_1~q )) # (!\Equal18~1_combout  & ((\cmd_0~q )))

	.dataa(\cmd_1~q ),
	.datab(\cmd_0~q ),
	.datac(\Equal18~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector227~0 .lut_mask = 16'hACAC;
defparam \Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \slave_cmd[1]~reg0 (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\Selector227~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slave_addr[1][17]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slave_cmd[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \slave_cmd[1]~reg0 .is_wysiwyg = "true";
defparam \slave_cmd[1]~reg0 .power_up = "low";
// synopsys translate_on

assign master_rdata_0_0 = \master_rdata[0][0]~output_o ;

assign master_rdata_0_1 = \master_rdata[0][1]~output_o ;

assign master_rdata_0_2 = \master_rdata[0][2]~output_o ;

assign master_rdata_0_3 = \master_rdata[0][3]~output_o ;

assign master_rdata_0_4 = \master_rdata[0][4]~output_o ;

assign master_rdata_0_5 = \master_rdata[0][5]~output_o ;

assign master_rdata_0_6 = \master_rdata[0][6]~output_o ;

assign master_rdata_0_7 = \master_rdata[0][7]~output_o ;

assign master_rdata_0_8 = \master_rdata[0][8]~output_o ;

assign master_rdata_0_9 = \master_rdata[0][9]~output_o ;

assign master_rdata_0_10 = \master_rdata[0][10]~output_o ;

assign master_rdata_0_11 = \master_rdata[0][11]~output_o ;

assign master_rdata_0_12 = \master_rdata[0][12]~output_o ;

assign master_rdata_0_13 = \master_rdata[0][13]~output_o ;

assign master_rdata_0_14 = \master_rdata[0][14]~output_o ;

assign master_rdata_0_15 = \master_rdata[0][15]~output_o ;

assign master_rdata_0_16 = \master_rdata[0][16]~output_o ;

assign master_rdata_0_17 = \master_rdata[0][17]~output_o ;

assign master_rdata_0_18 = \master_rdata[0][18]~output_o ;

assign master_rdata_0_19 = \master_rdata[0][19]~output_o ;

assign master_rdata_0_20 = \master_rdata[0][20]~output_o ;

assign master_rdata_0_21 = \master_rdata[0][21]~output_o ;

assign master_rdata_0_22 = \master_rdata[0][22]~output_o ;

assign master_rdata_0_23 = \master_rdata[0][23]~output_o ;

assign master_rdata_0_24 = \master_rdata[0][24]~output_o ;

assign master_rdata_0_25 = \master_rdata[0][25]~output_o ;

assign master_rdata_0_26 = \master_rdata[0][26]~output_o ;

assign master_rdata_0_27 = \master_rdata[0][27]~output_o ;

assign master_rdata_0_28 = \master_rdata[0][28]~output_o ;

assign master_rdata_0_29 = \master_rdata[0][29]~output_o ;

assign master_rdata_0_30 = \master_rdata[0][30]~output_o ;

assign master_rdata_0_31 = \master_rdata[0][31]~output_o ;

assign master_rdata_1_0 = \master_rdata[1][0]~output_o ;

assign master_rdata_1_1 = \master_rdata[1][1]~output_o ;

assign master_rdata_1_2 = \master_rdata[1][2]~output_o ;

assign master_rdata_1_3 = \master_rdata[1][3]~output_o ;

assign master_rdata_1_4 = \master_rdata[1][4]~output_o ;

assign master_rdata_1_5 = \master_rdata[1][5]~output_o ;

assign master_rdata_1_6 = \master_rdata[1][6]~output_o ;

assign master_rdata_1_7 = \master_rdata[1][7]~output_o ;

assign master_rdata_1_8 = \master_rdata[1][8]~output_o ;

assign master_rdata_1_9 = \master_rdata[1][9]~output_o ;

assign master_rdata_1_10 = \master_rdata[1][10]~output_o ;

assign master_rdata_1_11 = \master_rdata[1][11]~output_o ;

assign master_rdata_1_12 = \master_rdata[1][12]~output_o ;

assign master_rdata_1_13 = \master_rdata[1][13]~output_o ;

assign master_rdata_1_14 = \master_rdata[1][14]~output_o ;

assign master_rdata_1_15 = \master_rdata[1][15]~output_o ;

assign master_rdata_1_16 = \master_rdata[1][16]~output_o ;

assign master_rdata_1_17 = \master_rdata[1][17]~output_o ;

assign master_rdata_1_18 = \master_rdata[1][18]~output_o ;

assign master_rdata_1_19 = \master_rdata[1][19]~output_o ;

assign master_rdata_1_20 = \master_rdata[1][20]~output_o ;

assign master_rdata_1_21 = \master_rdata[1][21]~output_o ;

assign master_rdata_1_22 = \master_rdata[1][22]~output_o ;

assign master_rdata_1_23 = \master_rdata[1][23]~output_o ;

assign master_rdata_1_24 = \master_rdata[1][24]~output_o ;

assign master_rdata_1_25 = \master_rdata[1][25]~output_o ;

assign master_rdata_1_26 = \master_rdata[1][26]~output_o ;

assign master_rdata_1_27 = \master_rdata[1][27]~output_o ;

assign master_rdata_1_28 = \master_rdata[1][28]~output_o ;

assign master_rdata_1_29 = \master_rdata[1][29]~output_o ;

assign master_rdata_1_30 = \master_rdata[1][30]~output_o ;

assign master_rdata_1_31 = \master_rdata[1][31]~output_o ;

assign master_ack[0] = \master_ack[0]~output_o ;

assign master_ack[1] = \master_ack[1]~output_o ;

assign slave_addr_0_0 = \slave_addr[0][0]~output_o ;

assign slave_addr_0_1 = \slave_addr[0][1]~output_o ;

assign slave_addr_0_2 = \slave_addr[0][2]~output_o ;

assign slave_addr_0_3 = \slave_addr[0][3]~output_o ;

assign slave_addr_0_4 = \slave_addr[0][4]~output_o ;

assign slave_addr_0_5 = \slave_addr[0][5]~output_o ;

assign slave_addr_0_6 = \slave_addr[0][6]~output_o ;

assign slave_addr_0_7 = \slave_addr[0][7]~output_o ;

assign slave_addr_0_8 = \slave_addr[0][8]~output_o ;

assign slave_addr_0_9 = \slave_addr[0][9]~output_o ;

assign slave_addr_0_10 = \slave_addr[0][10]~output_o ;

assign slave_addr_0_11 = \slave_addr[0][11]~output_o ;

assign slave_addr_0_12 = \slave_addr[0][12]~output_o ;

assign slave_addr_0_13 = \slave_addr[0][13]~output_o ;

assign slave_addr_0_14 = \slave_addr[0][14]~output_o ;

assign slave_addr_0_15 = \slave_addr[0][15]~output_o ;

assign slave_addr_0_16 = \slave_addr[0][16]~output_o ;

assign slave_addr_0_17 = \slave_addr[0][17]~output_o ;

assign slave_addr_0_18 = \slave_addr[0][18]~output_o ;

assign slave_addr_0_19 = \slave_addr[0][19]~output_o ;

assign slave_addr_0_20 = \slave_addr[0][20]~output_o ;

assign slave_addr_0_21 = \slave_addr[0][21]~output_o ;

assign slave_addr_0_22 = \slave_addr[0][22]~output_o ;

assign slave_addr_0_23 = \slave_addr[0][23]~output_o ;

assign slave_addr_0_24 = \slave_addr[0][24]~output_o ;

assign slave_addr_0_25 = \slave_addr[0][25]~output_o ;

assign slave_addr_0_26 = \slave_addr[0][26]~output_o ;

assign slave_addr_0_27 = \slave_addr[0][27]~output_o ;

assign slave_addr_0_28 = \slave_addr[0][28]~output_o ;

assign slave_addr_0_29 = \slave_addr[0][29]~output_o ;

assign slave_addr_0_30 = \slave_addr[0][30]~output_o ;

assign slave_addr_0_31 = \slave_addr[0][31]~output_o ;

assign slave_addr_1_0 = \slave_addr[1][0]~output_o ;

assign slave_addr_1_1 = \slave_addr[1][1]~output_o ;

assign slave_addr_1_2 = \slave_addr[1][2]~output_o ;

assign slave_addr_1_3 = \slave_addr[1][3]~output_o ;

assign slave_addr_1_4 = \slave_addr[1][4]~output_o ;

assign slave_addr_1_5 = \slave_addr[1][5]~output_o ;

assign slave_addr_1_6 = \slave_addr[1][6]~output_o ;

assign slave_addr_1_7 = \slave_addr[1][7]~output_o ;

assign slave_addr_1_8 = \slave_addr[1][8]~output_o ;

assign slave_addr_1_9 = \slave_addr[1][9]~output_o ;

assign slave_addr_1_10 = \slave_addr[1][10]~output_o ;

assign slave_addr_1_11 = \slave_addr[1][11]~output_o ;

assign slave_addr_1_12 = \slave_addr[1][12]~output_o ;

assign slave_addr_1_13 = \slave_addr[1][13]~output_o ;

assign slave_addr_1_14 = \slave_addr[1][14]~output_o ;

assign slave_addr_1_15 = \slave_addr[1][15]~output_o ;

assign slave_addr_1_16 = \slave_addr[1][16]~output_o ;

assign slave_addr_1_17 = \slave_addr[1][17]~output_o ;

assign slave_addr_1_18 = \slave_addr[1][18]~output_o ;

assign slave_addr_1_19 = \slave_addr[1][19]~output_o ;

assign slave_addr_1_20 = \slave_addr[1][20]~output_o ;

assign slave_addr_1_21 = \slave_addr[1][21]~output_o ;

assign slave_addr_1_22 = \slave_addr[1][22]~output_o ;

assign slave_addr_1_23 = \slave_addr[1][23]~output_o ;

assign slave_addr_1_24 = \slave_addr[1][24]~output_o ;

assign slave_addr_1_25 = \slave_addr[1][25]~output_o ;

assign slave_addr_1_26 = \slave_addr[1][26]~output_o ;

assign slave_addr_1_27 = \slave_addr[1][27]~output_o ;

assign slave_addr_1_28 = \slave_addr[1][28]~output_o ;

assign slave_addr_1_29 = \slave_addr[1][29]~output_o ;

assign slave_addr_1_30 = \slave_addr[1][30]~output_o ;

assign slave_addr_1_31 = \slave_addr[1][31]~output_o ;

assign slave_wdata_0_0 = \slave_wdata[0][0]~output_o ;

assign slave_wdata_0_1 = \slave_wdata[0][1]~output_o ;

assign slave_wdata_0_2 = \slave_wdata[0][2]~output_o ;

assign slave_wdata_0_3 = \slave_wdata[0][3]~output_o ;

assign slave_wdata_0_4 = \slave_wdata[0][4]~output_o ;

assign slave_wdata_0_5 = \slave_wdata[0][5]~output_o ;

assign slave_wdata_0_6 = \slave_wdata[0][6]~output_o ;

assign slave_wdata_0_7 = \slave_wdata[0][7]~output_o ;

assign slave_wdata_0_8 = \slave_wdata[0][8]~output_o ;

assign slave_wdata_0_9 = \slave_wdata[0][9]~output_o ;

assign slave_wdata_0_10 = \slave_wdata[0][10]~output_o ;

assign slave_wdata_0_11 = \slave_wdata[0][11]~output_o ;

assign slave_wdata_0_12 = \slave_wdata[0][12]~output_o ;

assign slave_wdata_0_13 = \slave_wdata[0][13]~output_o ;

assign slave_wdata_0_14 = \slave_wdata[0][14]~output_o ;

assign slave_wdata_0_15 = \slave_wdata[0][15]~output_o ;

assign slave_wdata_0_16 = \slave_wdata[0][16]~output_o ;

assign slave_wdata_0_17 = \slave_wdata[0][17]~output_o ;

assign slave_wdata_0_18 = \slave_wdata[0][18]~output_o ;

assign slave_wdata_0_19 = \slave_wdata[0][19]~output_o ;

assign slave_wdata_0_20 = \slave_wdata[0][20]~output_o ;

assign slave_wdata_0_21 = \slave_wdata[0][21]~output_o ;

assign slave_wdata_0_22 = \slave_wdata[0][22]~output_o ;

assign slave_wdata_0_23 = \slave_wdata[0][23]~output_o ;

assign slave_wdata_0_24 = \slave_wdata[0][24]~output_o ;

assign slave_wdata_0_25 = \slave_wdata[0][25]~output_o ;

assign slave_wdata_0_26 = \slave_wdata[0][26]~output_o ;

assign slave_wdata_0_27 = \slave_wdata[0][27]~output_o ;

assign slave_wdata_0_28 = \slave_wdata[0][28]~output_o ;

assign slave_wdata_0_29 = \slave_wdata[0][29]~output_o ;

assign slave_wdata_0_30 = \slave_wdata[0][30]~output_o ;

assign slave_wdata_0_31 = \slave_wdata[0][31]~output_o ;

assign slave_wdata_1_0 = \slave_wdata[1][0]~output_o ;

assign slave_wdata_1_1 = \slave_wdata[1][1]~output_o ;

assign slave_wdata_1_2 = \slave_wdata[1][2]~output_o ;

assign slave_wdata_1_3 = \slave_wdata[1][3]~output_o ;

assign slave_wdata_1_4 = \slave_wdata[1][4]~output_o ;

assign slave_wdata_1_5 = \slave_wdata[1][5]~output_o ;

assign slave_wdata_1_6 = \slave_wdata[1][6]~output_o ;

assign slave_wdata_1_7 = \slave_wdata[1][7]~output_o ;

assign slave_wdata_1_8 = \slave_wdata[1][8]~output_o ;

assign slave_wdata_1_9 = \slave_wdata[1][9]~output_o ;

assign slave_wdata_1_10 = \slave_wdata[1][10]~output_o ;

assign slave_wdata_1_11 = \slave_wdata[1][11]~output_o ;

assign slave_wdata_1_12 = \slave_wdata[1][12]~output_o ;

assign slave_wdata_1_13 = \slave_wdata[1][13]~output_o ;

assign slave_wdata_1_14 = \slave_wdata[1][14]~output_o ;

assign slave_wdata_1_15 = \slave_wdata[1][15]~output_o ;

assign slave_wdata_1_16 = \slave_wdata[1][16]~output_o ;

assign slave_wdata_1_17 = \slave_wdata[1][17]~output_o ;

assign slave_wdata_1_18 = \slave_wdata[1][18]~output_o ;

assign slave_wdata_1_19 = \slave_wdata[1][19]~output_o ;

assign slave_wdata_1_20 = \slave_wdata[1][20]~output_o ;

assign slave_wdata_1_21 = \slave_wdata[1][21]~output_o ;

assign slave_wdata_1_22 = \slave_wdata[1][22]~output_o ;

assign slave_wdata_1_23 = \slave_wdata[1][23]~output_o ;

assign slave_wdata_1_24 = \slave_wdata[1][24]~output_o ;

assign slave_wdata_1_25 = \slave_wdata[1][25]~output_o ;

assign slave_wdata_1_26 = \slave_wdata[1][26]~output_o ;

assign slave_wdata_1_27 = \slave_wdata[1][27]~output_o ;

assign slave_wdata_1_28 = \slave_wdata[1][28]~output_o ;

assign slave_wdata_1_29 = \slave_wdata[1][29]~output_o ;

assign slave_wdata_1_30 = \slave_wdata[1][30]~output_o ;

assign slave_wdata_1_31 = \slave_wdata[1][31]~output_o ;

assign slave_cmd[0] = \slave_cmd[0]~output_o ;

assign slave_cmd[1] = \slave_cmd[1]~output_o ;

endmodule
