ENOMEM	,	V_34
parent	,	V_58
data	,	V_2
ingenic_intc_irq_suspend	,	F_8
JZ_REG_INTC_SET_MASK	,	V_40
out_free	,	V_37
irq_suspend	,	V_52
IRQ_NOPROBE	,	V_54
irq_dispose_mapping	,	F_22
JZ_REG_INTC_PENDING	,	V_10
enable	,	V_20
pr_warn	,	F_20
irq_domain	,	V_29
"unable to register IRQ domain\n"	,	L_2
irq_chip_regs	,	V_16
intc_irq_set_mask	,	F_6
ingenic_intc_data	,	V_3
wake_enabled	,	V_42
irq_gc_mask_disable_reg	,	V_48
IRQ_HANDLED	,	V_12
node	,	V_26
wake_active	,	V_23
num_chips	,	V_7
domain	,	V_30
irq_gc_set_wake	,	V_51
intc_2chip_of_init	,	F_25
irq_of_parse_and_map	,	F_13
generic_handle_irq	,	F_4
intc_1chip_of_init	,	F_24
GFP_KERNEL	,	V_33
ingenic_intc_of_init	,	F_11
parent_irq	,	V_31
mask_cache	,	V_24
irq_set_wake	,	V_50
irq_data	,	V_22
irq_domain_simple_ops	,	V_56
irq_mask	,	V_47
ENODEV	,	V_39
"INTC"	,	L_1
irq_mask_ack	,	V_49
setup_irq	,	F_21
irq_alloc_generic_chip	,	F_16
kfree	,	F_23
IRQ_LEVEL	,	V_55
chip_types	,	V_18
intc_cascade	,	F_1
irq_chip_type	,	V_27
JZ4740_IRQ_BASE	,	V_11
handle_level_irq	,	V_41
device_node	,	V_25
irq_domain_add_legacy	,	F_19
irq_get_handler_data	,	F_2
ingenic_intc_irq_resume	,	F_10
JZ_REG_INTC_CLEAR_MASK	,	V_43
irq_data_get_irq_chip_data	,	F_9
kzalloc	,	F_12
out_unmap_irq	,	V_38
IRQ_MSK	,	F_17
irq_chip_generic	,	V_13
reg_base	,	V_19
gc	,	V_14
CHIP_SIZE	,	V_9
mask	,	V_15
irq_resume	,	V_53
irq_reg	,	V_5
intc_cascade_action	,	V_57
chip	,	V_44
readl	,	F_3
irq_gc_unmask_enable_reg	,	V_46
err	,	V_32
intc	,	V_4
writel	,	F_7
irqreturn_t	,	T_1
irq_setup_generic_chip	,	F_18
irq	,	V_1
uint32_t	,	T_2
i	,	V_6
irq_unmask	,	V_45
__fls	,	F_5
regs	,	V_17
EINVAL	,	V_36
ct	,	V_28
disable	,	V_21
__init	,	T_3
of_iomap	,	F_15
irq_set_handler_data	,	F_14
out_err	,	V_35
base	,	V_8
