<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Digital VLSI Design-lecture 3 | scmmm's blog</title><meta name="keywords" content="DVD"><meta name="author" content="scmmm"><meta name="copyright" content="scmmm"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Lecture 3: Logic Synthesis 什么是逻辑综合 综合是将 RTL 转换为特定技术的门级网表的过程，并根据预定义的约束进行优化。   你将从以下内容开始  行为级 RTL 设计 标准单元库 一组设计约束    你结束时得到：  映射到标准单元库的门级网表 （对于 FPGA：查找表、触发器和 RAM 块） （有希望）在速度、面积、功耗等方面也很高效。    形式化地，给你一个有限">
<meta property="og:type" content="article">
<meta property="og:title" content="Digital VLSI Design-lecture 3">
<meta property="og:url" content="http://example.com/2025/04/04/Digital-VLSI-Design-lecture-3/index.html">
<meta property="og:site_name" content="scmmm&#39;s blog">
<meta property="og:description" content="Lecture 3: Logic Synthesis 什么是逻辑综合 综合是将 RTL 转换为特定技术的门级网表的过程，并根据预定义的约束进行优化。   你将从以下内容开始  行为级 RTL 设计 标准单元库 一组设计约束    你结束时得到：  映射到标准单元库的门级网表 （对于 FPGA：查找表、触发器和 RAM 块） （有希望）在速度、面积、功耗等方面也很高效。    形式化地，给你一个有限">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://s2.ax1x.com/2019/08/02/edB7pF.jpg">
<meta property="article:published_time" content="2025-04-04T12:56:37.000Z">
<meta property="article:modified_time" content="2025-04-05T08:17:24.724Z">
<meta property="article:author" content="scmmm">
<meta property="article:tag" content="DVD">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.ax1x.com/2019/08/02/edB7pF.jpg"><link rel="shortcut icon" href="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png"><link rel="canonical" href="http://example.com/2025/04/04/Digital-VLSI-Design-lecture-3/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//hm.baidu.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6d7b6ea6b248b725fe73617eef4646ed";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isanchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = { 
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-04-05 16:17:24'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    })(window)</script><meta name="generator" content="Hexo 5.4.2"><link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">78</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">18</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s2.ax1x.com/2019/08/02/edB7pF.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">scmmm's blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> Music</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> Movie</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Digital VLSI Design-lecture 3</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2025-04-04T12:56:37.000Z" title="Created 2025-04-04 20:56:37">2025-04-04</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2025-04-05T08:17:24.724Z" title="Updated 2025-04-05 16:17:24">2025-04-05</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Digital VLSI Design-lecture 3"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>Lecture 3: Logic Synthesis</p>
<h2 id="什么是逻辑综合">什么是逻辑综合</h2>
<p>综合是将 RTL 转换为特定技术的门级网表的过程，并根据预定义的约束进行优化。</p>
<ul>
<li>
<p>你将从以下内容开始</p>
<ul>
<li>行为级 RTL 设计</li>
<li>标准单元库</li>
<li>一组设计约束</li>
</ul>
</li>
<li>
<p>你结束时得到：</p>
<ul>
<li>映射到标准单元库的门级网表</li>
<li>（对于 FPGA：查找表、触发器和 RAM 块）</li>
<li>（有希望）在速度、面积、功耗等方面也很高效。</li>
</ul>
</li>
</ul>
<p>形式化地，给你一个有限状态自动机 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>F</mi><mo stretchy="false">(</mo><mi>X</mi><mo separator="true">,</mo><mi>Y</mi><mo separator="true">,</mo><mi>Z</mi><mo separator="true">,</mo><mi>λ</mi><mo separator="true">,</mo><mi>δ</mi><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">F(X,Y,Z,\lambda,\delta)</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord mathnormal" style="margin-right:0.13889em;">F</span><span class="mopen">(</span><span class="mord mathnormal" style="margin-right:0.07847em;">X</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord mathnormal" style="margin-right:0.22222em;">Y</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord mathnormal" style="margin-right:0.07153em;">Z</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord mathnormal">λ</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord mathnormal" style="margin-right:0.03785em;">δ</span><span class="mclose">)</span></span></span></span> ，目标是得到一个电路 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>C</mi><mo stretchy="false">(</mo><mi>G</mi><mo separator="true">,</mo><mi>W</mi><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">C(G,W)</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mord mathnormal" style="margin-right:0.07153em;">C</span><span class="mopen">(</span><span class="mord mathnormal">G</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord mathnormal" style="margin-right:0.13889em;">W</span><span class="mclose">)</span></span></span></span> ，其中：</p>
<ul>
<li><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>G</mi></mrow><annotation encoding="application/x-tex">G</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal">G</span></span></span></span> :电路组件的集合，如布尔门，触发器邓</li>
<li><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>W</mi></mrow><annotation encoding="application/x-tex">W</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal" style="margin-right:0.13889em;">W</span></span></span></span> :连接 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>G</mi></mrow><annotation encoding="application/x-tex">G</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal">G</span></span></span></span> 的导线集合</li>
</ul>
<p>在某些情况下，逻辑综合可以得到比手动设计更优的设计（例如：逻辑优化）。不过，也存在例外情况。</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6gwnA"><img src="https://s21.ax1x.com/2025/04/04/pE6gwnA.md.png" alt="pE6gwnA.md.png"></a></p>
<p>以上是一个例外情况，<code>!s0 &amp;&amp; s1 || s0</code> 可以被优化为 <code>s1 || s0</code> ，正如右边电路图所绘。</p>
<p>进行逻辑综合时候，尤其需要在以下方面注意：</p>
<ul>
<li>最小化面积</li>
<li>最小化功耗</li>
<li>最大化性能</li>
<li>根据不同权重作为约束问题公式化</li>
<li>更全局的目标，如布局的反馈，实际物理尺寸等</li>
</ul>
<h2 id="How-does-it-work">How does it work?</h2>
<h3 id="实例化">实例化</h3>
<p>保持一个包含基本模块（如 AND、OR 等）和用户定义模块的库。</p>
<h3 id="宏扩展-替代">宏扩展/替代</h3>
<p>使用大量语言操作符（例如 <code>+</code> 、 <code>-</code> 、布尔操作符等）和语法构造（如  <code>if-else</code> 、 <code>case</code> ），将其扩展为特殊电路</p>
<h3 id="推断">推断</h3>
<p>在语言描述中检测特定模式并进行特殊处理（例如：从变量声明和读写语句中推断存储块；从 always@(posedge clk) 块中检测并生成有限状态机）。</p>
<p>例如以下情况:</p>
<ul>
<li>通过变量声明和访问模式推断存储块（如 RAM 或寄存器文件）。</li>
<li>通过 always@(posedge clk) 块检测并生成有限状态机（FSM）。</li>
</ul>
<p>更具体地，假如你在设计代码中写了一个变量类型的数组，并且结合读写操作，设计工具可能会推断出这一数组需要实现为内存模块（例如 RAM）。或者如果你有一个块中描述了基于时钟信号的状态跳转行为，工具能够自动识别这是一个 FSM（有限状态机），并推导出状态转换逻辑、电路结构等。</p>
<h3 id="逻辑优化">逻辑优化</h3>
<p>对布尔操作进行分组，并通过逻辑最小化技术进行优化，如上文图中情况。</p>
<h3 id="结构重组">结构重组</h3>
<p>使用高级技术，包括操作符共享、寄存器的重新定时（移动触发器位置）等优化方法。</p>
<h2 id="基本流程">基本流程</h2>
<ul>
<li>语法分析（Syntax Analysis）</li>
<li>库定义（Library Definition）</li>
<li>展开与绑定（Elaboration and Binding）</li>
<li>约束定义（Constraint Definition）</li>
<li>预映射优化（Pre-mapping Optimization）</li>
<li>技术映射（Technology Mapping）</li>
<li>后映射优化（Post-mapping Optimization）</li>
<li>报告和导出（Report and Export）</li>
</ul>
<h2 id="语法分析">语法分析</h2>
<p>在综合流程之前，我们需要检查语法的正确性。</p>
<ul>
<li>例如，使用此命令编译源码<br>
<code>ncverilog &lt;filename.v&gt;</code></li>
</ul>
<p>课程内容只介绍了工具的使用，这里不学习。</p>
<h2 id="库定义">库定义</h2>
<p>库定义阶段告诉综合工具在哪里查找用于绑定的叶单元（leaf cells）以及进行技术映射的目标库（target library）。</p>
<ul>
<li>提供用于搜索库的路径列表<br>
<code>set_db init_lib_search_path “/design/data/my_fab/digital/lib/”</code></li>
<li>也可以提供一个特定库的名称，这通常发生在单一工作环境下<br>
<code>read_libs “TT1V25C.lib”</code></li>
<li>我们还需要为 IP 提供 .lib 文件，例如内存宏、I/O 单元等其他部件。</li>
</ul>
<h3 id="什么是库">什么是库</h3>
<ul>
<li>标准单元库是由定义明确且经过适当特性化的逻辑门组成的集合，这些逻辑门可用于实现数字设计。</li>
<li>类似于乐高积木，标准单元必须满足预定义的规范，以便能够在综合、布局和布线算法中被完美处理。</li>
<li>因此，标准单元库以一组文件交付，这些文件提供了各种EDA工具所需的所有信息。</li>
</ul>
<h3 id="一个标准单元库中有哪些单元？">一个标准单元库中有哪些单元？</h3>
<ul>
<li>组合逻辑单元（如NAND, NOR, INV等）
<ul>
<li>Variety of drive strengths for all cells.</li>
<li>复杂单元（如AOI, OAI等）</li>
<li>扇入数 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo>≤</mo><mn>4</mn></mrow><annotation encoding="application/x-tex">\leq 4</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.7719em;vertical-align:-0.136em;"></span><span class="mrel">≤</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.6444em;"></span><span class="mord">4</span></span></span></span></li>
<li>ECO单元</li>
</ul>
</li>
<li>缓冲器/反相器
<ul>
<li>Larger variety of drive strengths.</li>
<li>具有平衡上升和下降延迟的“时钟单元”</li>
<li>延迟单元</li>
<li>电平转换器</li>
</ul>
</li>
<li>时序单元
<ul>
<li>多种类型的触发器：正/负沿，设置/复位，Q/QB，使能</li>
<li>锁存器</li>
<li>集成时钟门控单元</li>
<li>支持ATPG的扫描单元</li>
</ul>
</li>
<li>物理单元
<ul>
<li>填充单元、接触单元、天线、去耦电容、端帽、连接单元</li>
</ul>
</li>
</ul>
<h3 id="单元的设计特性">单元的设计特性</h3>
<ul>
<li>多种驱动强度
<ul>
<li>每个单元会有不同尺寸的输出级（Output Stage）</li>
<li>较大的输出级更擅长驱动多扇出（Fanouts）或负载。</li>
<li>较小的占用更少的面积，泄漏更低，输入电容更小。</li>
<li>通常命名为 <code>X2,X3,D2,D3</code>等</li>
</ul>
</li>
<li>多种阈值电压 (MT-CMOS):
<ul>
<li>通过在晶体管通道中增加或减少掺杂量（通过额外的掩模），可以改变阈值电压（VT）</li>
<li>大多数单元库提供相当于不同阈值电压的单元：</li>
<li>SVT (Standard VT) – 标准阈值电压</li>
<li>HVT (High VT) – 高阈值电压</li>
<li>LVT (Low VT) – 低阈值电压</li>
<li>这允许在速度与泄漏之间进行权衡（LVT更快，泄露功耗更高，HVT反之）</li>
<li>所有阈值版本的单元具有相同的尺寸，因此可以在不改变布局或布线的情况下自由替换</li>
</ul>
</li>
</ul>
<p>接下来我们将学习其中的一些单元。</p>
<h3 id="时钟单元">时钟单元</h3>
<p>一般的标准单元设计是为了优化速度，但是不能保证延迟方面是平衡的。</p>
<p><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>min</mi><mo>⁡</mo><msub><mi>t</mi><mrow><mi>p</mi><mi>d</mi></mrow></msub><mo>=</mo><mi>min</mi><mo>⁡</mo><mfrac><mrow><msub><mi>t</mi><mrow><mi>p</mi><mo separator="true">,</mo><mi>L</mi><mi>H</mi></mrow></msub><mo>+</mo><msub><mi>t</mi><mrow><mi>p</mi><mo separator="true">,</mo><mi>H</mi><mi>L</mi></mrow></msub></mrow><mn>2</mn></mfrac><mo>⇏</mo><msub><mi>t</mi><mrow><mi>p</mi><mo separator="true">,</mo><mi>L</mi><mi>H</mi></mrow></msub><mo>=</mo><msub><mi>t</mi><mrow><mi>p</mi><mo separator="true">,</mo><mi>H</mi><mi>L</mi></mrow></msub></mrow><annotation encoding="application/x-tex">\min{t_{pd}} = \min{\frac{t_{p,LH}+t_{p,HL}}{2}} \nRightarrow t_{p,LH} = t_{p,HL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.954em;vertical-align:-0.2861em;"></span><span class="mop">min</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:1.2831em;vertical-align:-0.345em;"></span><span class="mop">min</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord"><span class="mopen nulldelimiter"></span><span class="mfrac"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.9381em;"><span style="top:-2.655em;"><span class="pstrut" style="height:3em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight">2</span></span></span></span><span style="top:-3.23em;"><span class="pstrut" style="height:3em;"></span><span class="frac-line" style="border-bottom-width:0.04em;"></span></span><span style="top:-3.5075em;"><span class="pstrut" style="height:3em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mtight"><span class="mord mathnormal mtight">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3448em;"><span style="top:-2.3567em;margin-left:0em;margin-right:0.0714em;"><span class="pstrut" style="height:2.5em;"></span><span class="sizing reset-size3 size1 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mpunct mtight">,</span><span class="mord mathnormal mtight">L</span><span class="mord mathnormal mtight" style="margin-right:0.08125em;">H</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2822em;"><span></span></span></span></span></span></span><span class="mbin mtight">+</span><span class="mord mtight"><span class="mord mathnormal mtight">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3448em;"><span style="top:-2.3567em;margin-left:0em;margin-right:0.0714em;"><span class="pstrut" style="height:2.5em;"></span><span class="sizing reset-size3 size1 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mpunct mtight">,</span><span class="mord mathnormal mtight" style="margin-right:0.08125em;">H</span><span class="mord mathnormal mtight">L</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2822em;"><span></span></span></span></span></span></span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.345em;"><span></span></span></span></span></span><span class="mclose nulldelimiter"></span></span></span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel amsrm">⇏</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.9012em;vertical-align:-0.2861em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3283em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mpunct mtight">,</span><span class="mord mathnormal mtight">L</span><span class="mord mathnormal mtight" style="margin-right:0.08125em;">H</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.9012em;vertical-align:-0.2861em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3283em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mpunct mtight">,</span><span class="mord mathnormal mtight" style="margin-right:0.08125em;">H</span><span class="mord mathnormal mtight">L</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span></span></span></span></p>
<p>但是这对于时钟网络是不好的，它会导致时钟偏斜（skew）。</p>
<p>专用的时钟单元（clock cells）经过设计，能够提供平衡的上升／下降延迟，从而最小化偏斜</p>
<p>通常情况下，仅应在时钟网络中使用缓冲单元（buffers）或反相器（inverters）。</p>
<ul>
<li>但有时需要加入门控逻辑。</li>
<li>可使用专用单元，例如集成时钟门（integrated clock gates），来为时钟网络提供逻辑功能。</li>
</ul>
<h3 id="时序逻辑电路">时序逻辑电路</h3>
<p>这类电路的输出不仅依赖于当前输入，还依赖于电路的状态（通常由触发器和锁存器等存储单元决定）。它们在数字系统中用于实现记忆功能、数据同步以及状态机等复杂功能。</p>
<p>设计时序电路的触发器和锁存器，需要注意以下内容：</p>
<ul>
<li>正/负边沿触发（Positive/Negative Edge Triggered）</li>
<li>同步/异步复位/置位（Synchronous/Asynchronous Reset/Set）</li>
<li>Q/QB 输出（Q/QB Outputs）</li>
<li>使能（Enable）</li>
<li>扫描（Scan）</li>
<li>等等</li>
</ul>
<h3 id="电平转换器（Level-Shifters）">电平转换器（Level Shifters）</h3>
<ul>
<li>
<p>作用：用于在不同电压域之间传递信号</p>
</li>
<li>
<p>HL转换器</p>
<ul>
<li>高电压到低电压，只需要一个电压，单层高度</li>
</ul>
</li>
<li>
<p>LH转换器</p>
<ul>
<li>低电压转换到高电压，需要两个电压，通常是双层高度</li>
</ul>
</li>
<li>
<p>HL<br>
<a target="_blank" rel="noopener" href="https://imgse.com/i/pE6bVbT"><img src="https://s21.ax1x.com/2025/04/05/pE6bVbT.png" alt="pE6bVbT.png"></a></p>
</li>
<li>
<p>LH<br>
<a target="_blank" rel="noopener" href="https://imgse.com/i/pE6beVU"><img src="https://s21.ax1x.com/2025/04/05/pE6beVU.png" alt="pE6beVU.png"></a></p>
</li>
</ul>
<h3 id="填充单元（Filler-Cells）与接触单元（Tap-Cells）">填充单元（Filler Cells）与接触单元（Tap Cells）</h3>
<ul>
<li>
<p>为什么需要填充单元</p>
<ul>
<li>填充空白区域，确保版图的连续性</li>
<li>确保掩膜的连续性：填充单元可以填补空白，保证源极/漏极扩散区域的连续性。</li>
<li>确保密度规则：底层技术对晶体管和材料的密度有要求，填充单元可以满足这些规定。</li>
<li>提供虚拟多晶硅（dummy poly）：适用于更先进的工艺节点，减少其损耗影响。</li>
<li>有时需要使用特殊的填充单元，例如：
<ul>
<li>End Cap（端帽单元）：位于行的边界处，保证行布局的完整性。</li>
<li>DeCAP Cells（去耦单元）：用于增加电容，在电源轨（VDD和VSS）之间提供电压稳定。</li>
</ul>
</li>
</ul>
</li>
<li>
<p>为什么需要接触单元</p>
<ul>
<li>Tap Cells的作用是连接体结电压（即局部管体电压），确保可靠性：</li>
<li>防止闩锁效应（Latch-up）：消除寄生双极晶体管可能造成的电流路径导致的芯片故障。</li>
<li>不需要为每一个标准单元单独连接Tap Cells，可以共享。</li>
</ul>
</li>
<li>
<p>图中显示了Tap Cells如何通过标准 FILL_TIE单元将井（N-well 或 P-well）连接到VDD/VSS电源。<br>
<a target="_blank" rel="noopener" href="https://imgse.com/i/pE6blx1"><img src="https://s21.ax1x.com/2025/04/05/pE6blx1.png" alt="pE6blx1.png"></a></p>
</li>
</ul>
<p>优化芯片性能和漏电问题：</p>
<ul>
<li>偏置电压（Biasing）
<ul>
<li>这些偏置电压可作为信号引脚或专用电源网络进行路由。</li>
<li>N-Well电压与VDD不同：可以在芯片设计中用于优化性能或降低漏电。</li>
<li>P-Well或基板电压与VSS不同：对于三重井（Triple Well）工艺，可以应用特殊电压。</li>
</ul>
</li>
</ul>
<h3 id="工程变更指令">工程变更指令</h3>
<p>Engineering Change Order (ECO) 通常是一个非常晚期的更改，通常在通常在布局布线（Place and Route）之后进行。然而，芯片的重新设计通常不会重新制作所有掩膜（masks），这被称为“金属修复（Metal-Fix）”。</p>
<p>ECO 通常只需要对逻辑进行小范围的更改，但如果这发生在布局完成之后，甚至是流片之后呢？</p>
<ul>
<li>解决方案——备用（Bonus）单元！
<ul>
<li>没有功能的单元</li>
<li>这些单元在设计阶段被添加（作为填充单元）。</li>
<li>如果出现问题（在制造完成后），通过新的金属层和过孔掩膜（via mask），这些单元可以被赋予所需的功能。</li>
<li>通过组合这些单元，可以实现更复杂的功能。例如：与门（AND）、与非门（NAND）、或非门（NOR）、异或门（XOR）、触发器（FF）、多路复用器（MUX）、反相器（INV）等。</li>
</ul>
</li>
</ul>
<p>可以使用特殊的标准单元来区分备用单元和实际功能单元，例如在这张图中，绿色表示备用单元分布，这些单元在设计时被预先放置在芯片中，等待在需要时被激活。</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6brsP"><img src="https://s21.ax1x.com/2025/04/05/pE6brsP.png" alt="pE6brsP.png"></a></p>
<h3 id="抽象设计">抽象设计</h3>
<p>详细的布局足以了解（或推测）标准单元的所有信息，但我们真的需要知道所有信息吗？</p>
<ul>
<li>例如，逻辑仿真是否需要知道你的反相器是 CMOS 还是伪 NMOS（Pseudo-NMOS）？</li>
<li>逻辑综合工具是否需要知道你使用了什么类型的晶体管？</li>
</ul>
<p>显然，以上是不需要的，我们可将复杂的底层细节隐藏起来，只提供工具真正需要的信息。</p>
<h3 id="标准单元库里面有什么？">标准单元库里面有什么？</h3>
<h4 id="1-Behavioral-Views（行为视图）">1. Behavioral Views（行为视图）</h4>
<ul>
<li>
<p>文件类型：</p>
<ul>
<li><code>Verilog (.v)</code></li>
<li>或 <code>Vital</code></li>
</ul>
</li>
<li>
<p>用途：</p>
<ul>
<li>为单元提供逻辑行为描述。</li>
<li>用于：
<ul>
<li>逻辑仿真（Simulation）</li>
<li>逻辑等价检查（Logic Equivalence Check，LEC）。</li>
</ul>
</li>
<li>此类文件仅描述功能层面，抽象掉了单元内部实现细节。</li>
</ul>
</li>
</ul>
<h4 id="2-Physical-Views（物理视图）">2. Physical Views（物理视图）</h4>
<ul>
<li>
<p>文件类型：</p>
<ul>
<li><code>Layout (.gds)</code>：GDSII 格式的布局文件。</li>
<li><code>Abstract (.lef)</code>：LEF 格式的抽象文件。</li>
</ul>
</li>
<li>
<p>用途：</p>
<ul>
<li>GDSII 文件：
<ul>
<li>包含单元完整的物理布局信息。</li>
<li>用途：
<ul>
<li>DRC（设计规则检查）</li>
<li>LVS（版图与网表匹配检查）</li>
<li>Custom Layout（自定义版图设计）</li>
</ul>
</li>
</ul>
</li>
<li>LEF 文件：
<ul>
<li>提供单元抽象化的物理布局信息，仅包含边界及引脚信息。</li>
<li>用途：
<ul>
<li>P&amp;R（布局与布线）</li>
<li>RC 提取（寄生参数提取）</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="3-Transistor-Level（晶体管级）">3. Transistor Level（晶体管级）</h3>
<ul>
<li>
<p>文件类型：</p>
<ul>
<li><code>Spice (.spi, .cdl)</code>：SPICE 网表文件。</li>
<li>或 Spectre 格式的网表文件。</li>
</ul>
</li>
<li>
<p>用途：</p>
<ul>
<li>包含单元晶体管级描述，用于：
<ul>
<li>LVS（版图与网表匹配检查）</li>
<li>晶体管级仿真（Transistor-Level Simulation）</li>
</ul>
</li>
<li>网表通常提供两种版本：
<ul>
<li>包含寄生参数（Post-Layout）：反映布局后的真实电路特性。</li>
<li>不包含寄生参数：用于简单电路分析。</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="4-Timing-Power（时序-功耗）">4. Timing/Power（时序/功耗）</h3>
<ul>
<li>
<p>文件类型：</p>
<ul>
<li><code>Liberty (.lib)</code></li>
</ul>
</li>
<li>
<p>用途：</p>
<ul>
<li>定义单元的时序与功耗特性。</li>
<li>广泛应用于：
<ul>
<li>STA（静态时序分析，Static Timing Analysis）</li>
<li>帮助设计者分析时序路径，并进行功耗的估算与优化。</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="5-Power-Grid-Views（电源网格视图）">5. Power Grid Views（电源网格视图）</h3>
<ul>
<li>用途：
<ul>
<li>提供用于 IR Drop 分析 的视图。</li>
<li>IR Drop：电源网络电压因电阻和电流导致的电压降，对芯片性能可能产生影响。</li>
</ul>
</li>
</ul>
<h3 id="6-Others（其他文件）">6. Others（其他文件）</h3>
<ul>
<li>
<p>文件类型：</p>
<ul>
<li>Symbols：用于显示单元符号的文件。</li>
<li>Open Access (.oa)：支持与设计工具（如 Cadence Virtuoso）集成的文件。</li>
</ul>
</li>
<li>
<p>用途：</p>
<ul>
<li>符号文件：在设计工具中，显示单元的简单结构（例如电路符号）。</li>
<li>OA 库：便于单元在各种工具之间的兼容与集成。</li>
</ul>
</li>
</ul>
<h2 id="LEF">LEF</h2>
<h3 id="什么是LEF？">什么是LEF？</h3>
<ul>
<li>LEF 提供的是单元的 抽象布局信息，主要用于 布局与布线 (Place and Route, P&amp;R) 阶段。</li>
<li>它采用 ASCII 格式，便于工具解析和处理。</li>
</ul>
<p>LEF 文件仅包括抽象视图中的以下信息：</p>
<ul>
<li>单元边界</li>
<li>引脚位置及层信息
<ul>
<li>详细的 Pin 信息，用于连接布局中的外部信号。</li>
<li>单元边界和金属层信息。通常在 M1（金属第一层） 上定义引脚位置。</li>
<li>金属阻挡区
<ul>
<li>定义某些区域内禁止路由金属线的区域。</li>
<li>这些区域虽然使用了特定金属层，但不是引脚，用途是避免冲突。</li>
</ul>
</li>
</ul>
</li>
<li>LEF 文件中 不包含 前端（Front-End）的具体设计数据，如：
<ul>
<li>多晶硅（Poly）。</li>
<li>扩散层（Diffusion）。</li>
<li>这些属于更低层次的制造数据，通常包含在 GDSII 文件中。</li>
</ul>
</li>
</ul>
<p>这是一个示例</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6bWGj"><img src="https://s21.ax1x.com/2025/04/05/pE6bWGj.md.png" alt="pE6bWGj.md.png"></a></p>
<h3 id="Technology-LEF">Technology LEF</h3>
<p>Technology LEF 文件包含用于布置和布线器的技术相关（简化的）信息</p>
<ul>
<li>层信息
<ul>
<li>名称：例如 M1, M2 等。</li>
<li>层类型：例如布线层（routing），切割层（cut via）</li>
<li>电气属性：如电阻 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>R</mi></mrow><annotation encoding="application/x-tex">R</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal" style="margin-right:0.00773em;">R</span></span></span></span> ,电容 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>C</mi></mrow><annotation encoding="application/x-tex">C</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal" style="margin-right:0.07153em;">C</span></span></span></span></li>
<li>设计规则</li>
<li>Antenna data</li>
<li>首选布线方向（Preferred routing direction）</li>
</ul>
</li>
<li>库的 x 和 y 网格（SITE）
<ul>
<li>CORE 站点为最小标准单元大小</li>
<li>可以定义双高度单元的站点</li>
<li>IO 单元具有特殊的 SITE 定义</li>
</ul>
</li>
<li>Via definitions</li>
<li>Units</li>
<li>用于布局和布线的Grids</li>
</ul>
<p>Additional files provide parasitic extraction rules. These can be basic (“cap tables”) or more detailed (“QRC techfile ). These may be provided as part of the PDK.</p>
<ul>
<li>单元高度（Cell height）以轨道（Tracks）为单位进行测量
<ul>
<li>一条轨道（Track）等于一个 M1 的间距（pitch）。</li>
<li>例如，一个 8轨道单元（8-Track Cell） 可以容纳 8 条水平的 M1 金属线。</li>
</ul>
</li>
<li>轨道越多，晶体管越宽，单元速度越快。
<ul>
<li>7-8轨道 的库（low-track libraries）适用于面积效率（area efficiency）。</li>
<li>11-12轨道 的库（tall-track libraries）适用于性能（performance），但漏电流较高（high leakage）。</li>
<li>9-10轨道 的库（standard-track libraries）在面积和性能之间提供合理的折中（area-performance tradeoff）。</li>
</ul>
</li>
</ul>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6b7ZT"><img src="https://s21.ax1x.com/2025/04/05/pE6b7ZT.md.png" alt="pE6b7ZT.md.png"></a></p>
<ul>
<li>最小的高度和宽度称为 SITE</li>
<li>必须是最小 X 网格单位（X-grid unit）和行高度（row height）的倍数</li>
<li>单元可以是双倍高度，例如双高单元（double-height cells）。</li>
<li>引脚（Pins）应与布线轨道（Routing Tracks）对齐这样可以方便更高层金属与单元的连接。</li>
</ul>
<h3 id="Liberty-Timing-Models-lib">Liberty Timing Models (.lib)</h3>
<ul>
<li>我们如何知道逻辑路径中通过门的延迟？
<ul>
<li>运行SPICE太复杂</li>
<li>因此，我们用一个简化的时序模型进行计算</li>
</ul>
</li>
<li>基于输入网络转换 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo stretchy="false">(</mo><msub><mi>t</mi><mrow><mi>r</mi><mi>i</mi><mi>s</mi><mi>e</mi></mrow></msub><mo separator="true">,</mo><msub><mi>t</mi><mrow><mi>f</mi><mi>a</mi><mi>l</mi><mi>l</mi></mrow></msub><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">(t_{rise}, t_{fall})</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.0361em;vertical-align:-0.2861em;"></span><span class="mopen">(</span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.02778em;">r</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">se</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.10764em;">f</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.01968em;">ll</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mclose">)</span></span></span></span> 输出负载电容 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo stretchy="false">(</mo><msub><mi>C</mi><mrow><mi>l</mi><mi>o</mi><mi>a</mi><mi>d</mi></mrow></msub><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">(C_{load})</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1em;vertical-align:-0.25em;"></span><span class="mopen">(</span><span class="mord"><span class="mord mathnormal" style="margin-right:0.07153em;">C</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:-0.0715em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.01968em;">l</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span><span class="mclose">)</span></span></span></span> 对每个时序弧计算传播延迟 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo stretchy="false">(</mo><msub><mi>t</mi><mrow><mi>p</mi><mi>d</mi></mrow></msub><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">(t_{pd})</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.0361em;vertical-align:-0.2861em;"></span><span class="mopen">(</span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mclose">)</span></span></span></span> 和输出转换 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo stretchy="false">(</mo><msub><mi>t</mi><mrow><mi>r</mi><mi>i</mi><mi>s</mi><mi>e</mi></mrow></msub><mo separator="true">,</mo><msub><mi>t</mi><mrow><mi>f</mi><mi>a</mi><mi>l</mi><mi>l</mi></mrow></msub><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">(t_{rise}, t_{fall})</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.0361em;vertical-align:-0.2861em;"></span><span class="mopen">(</span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.02778em;">r</span><span class="mord mathnormal mtight">i</span><span class="mord mathnormal mtight">se</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.10764em;">f</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight" style="margin-right:0.01968em;">ll</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mclose">)</span></span></span></span></li>
</ul>
<p>注意，每个.lib文件将为单一角度提供时序/功耗/噪声信息，例如：工艺、电压、温度、RCX等。</p>
<ul>
<li>标准单元的时序数据以Liberty格式提供
<ul>
<li>库
<ul>
<li>所有库中单元的通用信息</li>
<li>例如，操作条件、线负载模型、查找表</li>
</ul>
</li>
<li>单元
<ul>
<li>每个标准单元的具体信息</li>
<li>例如，功能、面积</li>
</ul>
</li>
<li>引脚
<ul>
<li>每个单元中每个引脚的时序、功率、电容、漏电、功能等特性</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="时序模型">时序模型</h3>
<h4 id="Non-Linear-Delay-Model（NLDM）">Non-Linear Delay Model（NLDM）</h4>
<ul>
<li>非线性时序模型（NLDM）
<ul>
<li>驱动模型
<ul>
<li>斜坡电压源</li>
<li>固定驱动电阻</li>
</ul>
</li>
<li>接收模型
<ul>
<li>输入电容的最小/最大上升/下降</li>
</ul>
</li>
<li>非常快</li>
<li>不模拟过渡期间的电容变化</li>
<li>在小于 130nm 的工艺节点中失去精度（精度下降）</li>
</ul>
</li>
</ul>
<p>公式 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msub><mi>t</mi><mrow><mi>p</mi><mi>d</mi></mrow></msub><mo>=</mo><mi>f</mi><mo stretchy="false">(</mo><msub><mi>t</mi><mrow><mi>i</mi><mi>n</mi><mi>p</mi><mi>u</mi><mi>t</mi></mrow></msub><mo separator="true">,</mo><msub><mi>C</mi><mrow><mi>l</mi><mi>o</mi><mi>a</mi><mi>d</mi></mrow></msub><mo stretchy="false">)</mo></mrow><annotation encoding="application/x-tex">t_{pd}=f(t_{input},C_{load})</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.9012em;vertical-align:-0.2861em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:1.0361em;vertical-align:-0.2861em;"></span><span class="mord mathnormal" style="margin-right:0.10764em;">f</span><span class="mopen">(</span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3117em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">in</span><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">u</span><span class="mord mathnormal mtight">t</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord mathnormal" style="margin-right:0.07153em;">C</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:-0.0715em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight" style="margin-right:0.01968em;">l</span><span class="mord mathnormal mtight">o</span><span class="mord mathnormal mtight">a</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.15em;"><span></span></span></span></span></span></span><span class="mclose">)</span></span></span></span></p>
<p>代码如下</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">cell (INVX1) &#123;</span><br><span class="line">pin(Y) &#123;</span><br><span class="line">timing() &#123;</span><br><span class="line">cell_rise(delay_template_5x5) &#123;</span><br><span class="line">values ( \</span><br><span class="line">&quot;0.147955, 0.218038, 0.359898, 0.922746, 1.76604&quot;, \</span><br><span class="line">&quot;0.224384, 0.292903, 0.430394, 0.991288, 1.83116&quot;, \</span><br><span class="line">&quot;0.365378, 0.448722, 0.584275, 1.13597, 1.97017&quot;, \</span><br><span class="line">&quot;0.462096, 0.551586, 0.70164, 1.24437, 2.08131&quot;, \</span><br><span class="line">&quot;0.756459, 0.874246, 1.05713, 1.62898, 2.44989&quot;); &#125;</span><br></pre></td></tr></table></figure>
<p>假设我们有这样一个电路</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6qCdO"><img src="https://s21.ax1x.com/2025/04/05/pE6qCdO.png" alt="pE6qCdO.png"></a></p>
<p>我们可以根据 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>C</mi><mo>=</mo><mn>1.0</mn><mi>p</mi><mi>F</mi><mo separator="true">,</mo><msub><mi>t</mi><mrow><mi>p</mi><mi>d</mi></mrow></msub><mo>=</mo><mn>0.1</mn><mi>n</mi><mi>s</mi></mrow><annotation encoding="application/x-tex">C=1.0pF,t_{pd}=0.1ns</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord mathnormal" style="margin-right:0.07153em;">C</span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.9694em;vertical-align:-0.2861em;"></span><span class="mord">1.0</span><span class="mord mathnormal" style="margin-right:0.13889em;">pF</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em;"></span><span class="mord"><span class="mord mathnormal">t</span><span class="msupsub"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:0.3361em;"><span style="top:-2.55em;margin-left:0em;margin-right:0.05em;"><span class="pstrut" style="height:2.7em;"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight"><span class="mord mathnormal mtight">p</span><span class="mord mathnormal mtight">d</span></span></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.2861em;"><span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em;"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.6444em;"></span><span class="mord">0.1</span><span class="mord mathnormal">n</span><span class="mord mathnormal">s</span></span></span></span>(输入过渡时间)，查表即可。</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6qFFe"><img src="https://s21.ax1x.com/2025/04/05/pE6qFFe.png" alt="pE6qFFe.png"></a></p>
<h4 id="电流源模型-Current-Source-Models-CCS-ECSM">电流源模型 Current Source Models (CCS, ECSM)</h4>
<p>将单元的非线性输出行为建模为电流源</p>
<ul>
<li>驱动器模型：非线性电流源</li>
<li>接收器模型：变化的电容</li>
<li>需要更多的数值和计算</li>
<li>在130nm以下工艺中必不可少（<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mo>≤</mo><mn>130</mn></mrow><annotation encoding="application/x-tex">\leq 130</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.7719em;vertical-align:-0.136em;"></span><span class="mrel">≤</span><span class="mspace" style="margin-right:0.2778em;"></span></span><span class="base"><span class="strut" style="height:0.6444em;"></span><span class="mord">130</span></span></span></span>）</li>
<li>精度在SPICE的2%以内</li>
</ul>
<h4 id="如何在布局和布线之前估算网络的寄生参数RC">如何在布局和布线之前估算网络的寄生参数RC</h4>
<p>Wire Load Models estimate the parasitics based on the fanout of a net.</p>
<p><a target="_blank" rel="noopener" href="https://imgse.com/i/pE6qlFg"><img src="https://s21.ax1x.com/2025/04/05/pE6qlFg.md.png" alt="pE6qlFg.md.png"></a></p>
<h4 id="物理感知综合">物理感知综合</h4>
<p>由于精度不足，线负载模型在纳米技术中导致综合与布局后之间的相关性很差。</p>
<p>因此，在综合过程中使用物理信息：</p>
<ul>
<li>Synopsys称之为“地形模式”</li>
<li>Cadence称之为“物理综合”</li>
</ul>
<p>物理感知综合基本上是在综合器内运行布局，以获得更准确的寄生参数估计</p>
<ul>
<li>在没有布局规划的情况下，仅使用.lef文件</li>
<li>在第一次迭代后，将布局规划.def导入综合器。</li>
</ul>
<h2 id="标准单元库的其他内容">标准单元库的其他内容</h2>
<p>作为标准单元库的一部分，还可能提供许多其他文件和格式：</p>
<ul>
<li>GDS</li>
<li>Verilog</li>
<li>ATPG</li>
<li>电源网模型</li>
<li>OA数据库</li>
<li>Spice模型</li>
<li>等等。</li>
</ul>
<p>同时要查阅文档和数据库。</p>
<p>所有IP都会以库的形式提供，包括标准单元库所拥有的大多数视图。</p>
<ul>
<li>这些视图是集成硬核宏到标准设计流程中所必需的，设计流程包括：
<ul>
<li>仿真 (simulation)</li>
<li>综合 (synthesis)</li>
<li>布局布线 (P&amp;R)</li>
<li>验证 (verification)</li>
<li>等等</li>
</ul>
</li>
</ul>
<p>存储器 (SRAMs) 是一个特殊的情况，它们通常配备一个存储器编译器 (memory compiler)，用于生成设计者所需的特定存储器切片。</p>
<p>（完）</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="mailto:undefined">scmmm</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="http://example.com/2025/04/04/Digital-VLSI-Design-lecture-3/">http://example.com/2025/04/04/Digital-VLSI-Design-lecture-3/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/DVD/">DVD</a></div><div class="post_share"><div class="social-share" data-image="https://s2.ax1x.com/2019/08/02/edB7pF.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/2025/04/04/Digital-VLSI-Design-lecture-2/"><img class="next-cover" src="https://s2.ax1x.com/2019/07/29/e3IYDA.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">Digital VLSI Design-lecture 2</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-info-avatar is-center"><img class="avatar-img" src="https://s21.ax1x.com/2025/04/01/pEy34fO.md.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">scmmm</div><div class="author-info__description">欢迎神仙访问本蒟蒻博客</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">78</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">18</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/scmmm"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>Announcement</span></div><div class="announcement_content">欢迎神仙大驾光临本蒟蒻博客</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF%E9%80%BB%E8%BE%91%E7%BB%BC%E5%90%88"><span class="toc-number">1.</span> <span class="toc-text">什么是逻辑综合</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#How-does-it-work"><span class="toc-number">2.</span> <span class="toc-text">How does it work?</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9E%E4%BE%8B%E5%8C%96"><span class="toc-number">2.1.</span> <span class="toc-text">实例化</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%8F%E6%89%A9%E5%B1%95-%E6%9B%BF%E4%BB%A3"><span class="toc-number">2.2.</span> <span class="toc-text">宏扩展&#x2F;替代</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A8%E6%96%AD"><span class="toc-number">2.3.</span> <span class="toc-text">推断</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E4%BC%98%E5%8C%96"><span class="toc-number">2.4.</span> <span class="toc-text">逻辑优化</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%93%E6%9E%84%E9%87%8D%E7%BB%84"><span class="toc-number">2.5.</span> <span class="toc-text">结构重组</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E6%B5%81%E7%A8%8B"><span class="toc-number">3.</span> <span class="toc-text">基本流程</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%AD%E6%B3%95%E5%88%86%E6%9E%90"><span class="toc-number">4.</span> <span class="toc-text">语法分析</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BA%93%E5%AE%9A%E4%B9%89"><span class="toc-number">5.</span> <span class="toc-text">库定义</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF%E5%BA%93"><span class="toc-number">5.1.</span> <span class="toc-text">什么是库</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%80%E4%B8%AA%E6%A0%87%E5%87%86%E5%8D%95%E5%85%83%E5%BA%93%E4%B8%AD%E6%9C%89%E5%93%AA%E4%BA%9B%E5%8D%95%E5%85%83%EF%BC%9F"><span class="toc-number">5.2.</span> <span class="toc-text">一个标准单元库中有哪些单元？</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%95%E5%85%83%E7%9A%84%E8%AE%BE%E8%AE%A1%E7%89%B9%E6%80%A7"><span class="toc-number">5.3.</span> <span class="toc-text">单元的设计特性</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E5%8D%95%E5%85%83"><span class="toc-number">5.4.</span> <span class="toc-text">时钟单元</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">5.5.</span> <span class="toc-text">时序逻辑电路</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%B5%E5%B9%B3%E8%BD%AC%E6%8D%A2%E5%99%A8%EF%BC%88Level-Shifters%EF%BC%89"><span class="toc-number">5.6.</span> <span class="toc-text">电平转换器（Level Shifters）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A1%AB%E5%85%85%E5%8D%95%E5%85%83%EF%BC%88Filler-Cells%EF%BC%89%E4%B8%8E%E6%8E%A5%E8%A7%A6%E5%8D%95%E5%85%83%EF%BC%88Tap-Cells%EF%BC%89"><span class="toc-number">5.7.</span> <span class="toc-text">填充单元（Filler Cells）与接触单元（Tap Cells）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B7%A5%E7%A8%8B%E5%8F%98%E6%9B%B4%E6%8C%87%E4%BB%A4"><span class="toc-number">5.8.</span> <span class="toc-text">工程变更指令</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8A%BD%E8%B1%A1%E8%AE%BE%E8%AE%A1"><span class="toc-number">5.9.</span> <span class="toc-text">抽象设计</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A0%87%E5%87%86%E5%8D%95%E5%85%83%E5%BA%93%E9%87%8C%E9%9D%A2%E6%9C%89%E4%BB%80%E4%B9%88%EF%BC%9F"><span class="toc-number">5.10.</span> <span class="toc-text">标准单元库里面有什么？</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-Behavioral-Views%EF%BC%88%E8%A1%8C%E4%B8%BA%E8%A7%86%E5%9B%BE%EF%BC%89"><span class="toc-number">5.10.1.</span> <span class="toc-text">1. Behavioral Views（行为视图）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-Physical-Views%EF%BC%88%E7%89%A9%E7%90%86%E8%A7%86%E5%9B%BE%EF%BC%89"><span class="toc-number">5.10.2.</span> <span class="toc-text">2. Physical Views（物理视图）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3-Transistor-Level%EF%BC%88%E6%99%B6%E4%BD%93%E7%AE%A1%E7%BA%A7%EF%BC%89"><span class="toc-number">5.11.</span> <span class="toc-text">3. Transistor Level（晶体管级）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4-Timing-Power%EF%BC%88%E6%97%B6%E5%BA%8F-%E5%8A%9F%E8%80%97%EF%BC%89"><span class="toc-number">5.12.</span> <span class="toc-text">4. Timing&#x2F;Power（时序&#x2F;功耗）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-Power-Grid-Views%EF%BC%88%E7%94%B5%E6%BA%90%E7%BD%91%E6%A0%BC%E8%A7%86%E5%9B%BE%EF%BC%89"><span class="toc-number">5.13.</span> <span class="toc-text">5. Power Grid Views（电源网格视图）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-Others%EF%BC%88%E5%85%B6%E4%BB%96%E6%96%87%E4%BB%B6%EF%BC%89"><span class="toc-number">5.14.</span> <span class="toc-text">6. Others（其他文件）</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#LEF"><span class="toc-number">6.</span> <span class="toc-text">LEF</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AFLEF%EF%BC%9F"><span class="toc-number">6.1.</span> <span class="toc-text">什么是LEF？</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Technology-LEF"><span class="toc-number">6.2.</span> <span class="toc-text">Technology LEF</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Liberty-Timing-Models-lib"><span class="toc-number">6.3.</span> <span class="toc-text">Liberty Timing Models (.lib)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E6%A8%A1%E5%9E%8B"><span class="toc-number">6.4.</span> <span class="toc-text">时序模型</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Non-Linear-Delay-Model%EF%BC%88NLDM%EF%BC%89"><span class="toc-number">6.4.1.</span> <span class="toc-text">Non-Linear Delay Model（NLDM）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%94%B5%E6%B5%81%E6%BA%90%E6%A8%A1%E5%9E%8B-Current-Source-Models-CCS-ECSM"><span class="toc-number">6.4.2.</span> <span class="toc-text">电流源模型 Current Source Models (CCS, ECSM)</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A6%82%E4%BD%95%E5%9C%A8%E5%B8%83%E5%B1%80%E5%92%8C%E5%B8%83%E7%BA%BF%E4%B9%8B%E5%89%8D%E4%BC%B0%E7%AE%97%E7%BD%91%E7%BB%9C%E7%9A%84%E5%AF%84%E7%94%9F%E5%8F%82%E6%95%B0RC"><span class="toc-number">6.4.3.</span> <span class="toc-text">如何在布局和布线之前估算网络的寄生参数RC</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%89%A9%E7%90%86%E6%84%9F%E7%9F%A5%E7%BB%BC%E5%90%88"><span class="toc-number">6.4.4.</span> <span class="toc-text">物理感知综合</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%A0%87%E5%87%86%E5%8D%95%E5%85%83%E5%BA%93%E7%9A%84%E5%85%B6%E4%BB%96%E5%86%85%E5%AE%B9"><span class="toc-number">7.</span> <span class="toc-text">标准单元库的其他内容</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/04/04/Digital-VLSI-Design-lecture-3/" title="Digital VLSI Design-lecture 3"><img src="https://s2.ax1x.com/2019/08/02/edB7pF.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 3"/></a><div class="content"><a class="title" href="/2025/04/04/Digital-VLSI-Design-lecture-3/" title="Digital VLSI Design-lecture 3">Digital VLSI Design-lecture 3</a><time datetime="2025-04-04T12:56:37.000Z" title="Created 2025-04-04 20:56:37">2025-04-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/04/Digital-VLSI-Design-lecture-2/" title="Digital VLSI Design-lecture 2"><img src="https://s2.ax1x.com/2019/07/29/e3IYDA.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 2"/></a><div class="content"><a class="title" href="/2025/04/04/Digital-VLSI-Design-lecture-2/" title="Digital VLSI Design-lecture 2">Digital VLSI Design-lecture 2</a><time datetime="2025-04-04T12:56:33.000Z" title="Created 2025-04-04 20:56:33">2025-04-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/04/Digital-VLSI-Design-lecture-1/" title="Digital VLSI Design-lecture 1"><img src="https://s2.ax1x.com/2019/08/02/edD3Bn.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Digital VLSI Design-lecture 1"/></a><div class="content"><a class="title" href="/2025/04/04/Digital-VLSI-Design-lecture-1/" title="Digital VLSI Design-lecture 1">Digital VLSI Design-lecture 1</a><time datetime="2025-04-04T06:46:21.000Z" title="Created 2025-04-04 14:46:21">2025-04-04</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/09/03/%E5%88%9D%E8%B5%9B%E7%9F%A5%E8%AF%86%E7%82%B9%E6%80%BB%E7%BB%93/" title="初赛知识点总结"><img src="https://s2.ax1x.com/2019/08/02/edB7pF.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="初赛知识点总结"/></a><div class="content"><a class="title" href="/2024/09/03/%E5%88%9D%E8%B5%9B%E7%9F%A5%E8%AF%86%E7%82%B9%E6%80%BB%E7%BB%93/" title="初赛知识点总结">初赛知识点总结</a><time datetime="2024-09-03T03:18:48.000Z" title="Created 2024-09-03 11:18:48">2024-09-03</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/05/18/unordered-map%E4%BB%A3%E7%A0%81%E8%AF%A6%E8%A7%A3/" title="unordered_map代码详解"><img src="https://s2.ax1x.com/2019/07/29/e3IJud.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="unordered_map代码详解"/></a><div class="content"><a class="title" href="/2024/05/18/unordered-map%E4%BB%A3%E7%A0%81%E8%AF%A6%E8%A7%A3/" title="unordered_map代码详解">unordered_map代码详解</a><time datetime="2024-05-18T12:47:01.000Z" title="Created 2024-05-18 20:47:01">2024-05-18</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By scmmm</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    loader: {
      source: {
        '[tex]/amsCd': '[tex]/amscd'
      }
    },
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        addClass: [200,() => {
          document.querySelectorAll('mjx-container:not([display=\'true\']').forEach( node => {
            const target = node.parentNode
            if (!target.classList.contains('has-jax')) {
              target.classList.add('mathjax-overflow')
            }
          })
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>