DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "Uhyb0"
duLibraryName "atlys"
duName "mod130_hybrid"
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "2"
)
(GiElement
name "PADID_MIN"
type "integer"
value "1"
)
]
mwi 0
uid 1650,0
)
(Instance
name "cmdctrlImp"
duLibraryName "atlys"
duName "cmdctrl"
elements [
]
mwi 0
uid 2090,0
)
(Instance
name "inputReg0"
duLibraryName "atlys"
duName "reg32"
elements [
]
mwi 0
uid 2443,0
)
(Instance
name "inputReg1"
duLibraryName "atlys"
duName "reg32"
elements [
]
mwi 0
uid 2545,0
)
(Instance
name "dataoutCpt"
duLibraryName "atlys"
duName "readingOut"
elements [
]
mwi 0
uid 2816,0
)
(Instance
name "Uclkrstblk"
duLibraryName "atlys"
duName "clk_rst_block"
elements [
]
mwi 0
uid 3093,0
)
(Instance
name "Uvmod1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3217,0
)
(Instance
name "Uvmod2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3256,0
)
(Instance
name "Uvmod10"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3307,0
)
(Instance
name "Uvmod11"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3346,0
)
(Instance
name "Uiddrcom"
duLibraryName "unisim"
duName "IDDR2"
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"C1\""
)
(GiElement
name "INIT_Q0"
type "bit"
value "'0'"
)
(GiElement
name "INIT_Q1"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 3417,0
)
(Instance
name "Uiddrcom1"
duLibraryName "unisim"
duName "IDDR2"
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"C1\""
)
(GiElement
name "INIT_Q0"
type "bit"
value "'0'"
)
(GiElement
name "INIT_Q1"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 3506,0
)
(Instance
name "Uticksgen"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
mwi 0
uid 3611,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "prcu_1combo"
number "2"
)
(EmbeddedInstance
name "eb2"
number "3"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "7"
insts [
(Instance
name "U_47"
duLibraryName "atlys"
duName "led_pulse"
elements [
]
mwi 0
uid 3680,0
)
]
)
(FrameInstance
name "g00"
lb "0"
rb "7"
insts [
(Instance
name "U_48"
duLibraryName "atlys"
duName "led_pulse"
elements [
]
mwi 0
uid 3749,0
)
]
)
(FrameInstance
name "g1"
lb "0"
rb "6"
insts [
(Instance
name "Uvmod3"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3830,0
)
]
)
(FrameInstance
name "g2"
lb "7"
rb "15"
insts [
(Instance
name "Uvmod4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3879,0
)
]
)
]
properties [
(HdrProperty
class "HDS"
name "DocView"
value "atlys_top_tmu_struct.vhd"
)
(HdrProperty
class "HDS"
name "DocViewState"
value "1383306183"
)
]
libraryRefs [
"IEEE"
"utils"
"unisim"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/tmu_struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/tmu_struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "tmu_struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top"
)
(vvPair
variable "date"
value "11/01/13"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "entity_name"
value "atlys_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "tmu_struct.bd"
)
(vvPair
variable "f_logical"
value "tmu_struct.bd"
)
(vvPair
variable "f_noext"
value "tmu_struct"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "atlys_top"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/tmu_struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/tmu_struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "tmu_struct"
)
(vvPair
variable "this_file_logical"
value "tmu_struct"
)
(vvPair
variable "time"
value "11:56:05"
)
(vvPair
variable "unit"
value "atlys_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "tmu_struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
optionalChildren [
*1 (Net
uid 11,0
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 83
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,249600,43100,252000"
st "-- Client Receiver Interface - EMAC0
signal led             : std_logic_vector(7 downto 0)
"
)
)
*2 (Net
uid 13,0
decl (Decl
n "led1"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,252000,43400,253200"
st "signal led1            : std_logic_vector(7 downto 0)
"
)
)
*3 (Net
uid 15,0
decl (Decl
n "vmodin_dclk"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
o 85
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,253200,65500,256800"
st "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals
signal vmodin_dclk     : std_logic --#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P
"
)
)
*4 (Net
uid 17,0
decl (Decl
n "vmodin_l1r"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
o 86
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,256800,65100,260400"
st "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals
signal vmodin_l1r      : std_logic --#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P
"
)
)
*5 (Net
uid 19,0
decl (Decl
n "HI"
t "std_logic"
o 87
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,260400,33600,261600"
st "signal HI              : std_logic
"
)
)
*6 (Net
uid 21,0
decl (Decl
n "LO"
t "std_logic"
o 88
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,261600,33700,262800"
st "signal LO              : std_logic
"
)
)
*7 (Net
uid 23,0
decl (Decl
n "rst"
t "std_logic"
o 89
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,262800,33200,264000"
st "signal rst             : std_logic
"
)
)
*8 (Net
uid 27,0
decl (Decl
n "clk40"
t "std_logic"
o 90
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,264000,34000,265200"
st "signal clk40           : std_logic
"
)
)
*9 (Net
uid 29,0
decl (Decl
n "clk80"
t "std_logic"
o 91
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,265200,34000,266400"
st "signal clk80           : std_logic
"
)
)
*10 (Net
uid 31,0
decl (Decl
n "vmodin_com"
t "std_ulogic"
o 92
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,266400,36800,267600"
st "signal vmodin_com      : std_ulogic
"
)
)
*11 (Net
uid 33,0
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 13,0
)
declText (MLText
uid 34,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,267600,45200,268800"
st "signal vmod_d          : std_logic_vector(15 downto 0)
"
)
)
*12 (Net
uid 35,0
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 14,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,268800,34300,270000"
st "signal clk160          : std_logic
"
)
)
*13 (Net
uid 37,0
decl (Decl
n "xoff1_o"
t "std_logic"
o 95
suid 15,0
)
declText (MLText
uid 38,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,270000,34300,271200"
st "signal xoff1_o         : std_logic
"
)
)
*14 (Net
uid 39,0
decl (Decl
n "xoff3_o"
t "std_logic"
o 96
suid 16,0
)
declText (MLText
uid 40,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,271200,34300,272400"
st "signal xoff3_o         : std_logic
"
)
)
*15 (Net
uid 41,0
decl (Decl
n "xoff0_o"
t "std_logic"
o 97
suid 17,0
)
declText (MLText
uid 42,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,272400,34300,273600"
st "signal xoff0_o         : std_logic
"
)
)
*16 (Net
uid 43,0
decl (Decl
n "xoff2_o"
t "std_logic"
o 98
suid 18,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,273600,34300,274800"
st "signal xoff2_o         : std_logic
"
)
)
*17 (Net
uid 45,0
decl (Decl
n "com"
t "std_logic"
o 99
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,274800,34100,276000"
st "signal com             : std_logic
"
)
)
*18 (Net
uid 47,0
decl (Decl
n "l0"
t "std_logic"
o 100
suid 20,0
)
declText (MLText
uid 48,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,276000,33300,277200"
st "signal l0              : std_logic
"
)
)
*19 (Net
uid 49,0
decl (Decl
n "l1"
t "std_logic"
o 101
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,277200,33300,278400"
st "signal l1              : std_logic
"
)
)
*20 (Net
uid 51,0
decl (Decl
n "r3s"
t "std_logic"
o 102
suid 22,0
)
declText (MLText
uid 52,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,278400,33500,279600"
st "signal r3s             : std_logic
"
)
)
*21 (Net
uid 53,0
decl (Decl
n "clkn40"
t "std_logic"
o 103
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,279600,34300,280800"
st "signal clkn40          : std_logic
"
)
)
*22 (Net
uid 55,0
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 104
suid 24,0
)
declText (MLText
uid 56,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,280800,43400,283200"
st "-- Client Receiver Interface - EMAC0
signal led0            : std_logic_vector(7 downto 0)
"
)
)
*23 (Net
uid 59,0
decl (Decl
n "led_o2"
t "std_logic_vector"
b "(7 downto 0)"
o 105
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,283200,43900,284400"
st "signal led_o2          : std_logic_vector(7 downto 0)
"
)
)
*24 (Net
uid 61,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 106
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,284400,48800,285600"
st "signal tick            : std_logic_vector(MAX_TICTOG downto 0)
"
)
)
*25 (Net
uid 63,0
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 107
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,285600,48900,286800"
st "signal tog             : std_logic_vector(MAX_TICTOG downto 0)
"
)
)
*26 (Net
uid 65,0
decl (Decl
n "vmodin_bco"
t "std_logic"
o 108
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,286800,35800,288000"
st "signal vmodin_bco      : std_logic
"
)
)
*27 (Net
uid 67,0
decl (Decl
n "rst_n"
t "std_logic"
o 109
suid 30,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,288000,33700,289200"
st "signal rst_n           : std_logic
"
)
)
*28 (Net
uid 69,0
decl (Decl
n "led00"
t "std_logic"
prec "----- Added for TMU"
preAdd 0
o 110
suid 31,0
)
declText (MLText
uid 70,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,289200,34200,291600"
st "----- Added for TMU
signal led00           : std_logic
"
)
)
*29 (Net
uid 71,0
decl (Decl
n "regClkEn"
t "std_logic"
o 111
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,291600,34700,292800"
st "signal regClkEn        : std_logic
"
)
)
*30 (Net
uid 73,0
decl (Decl
n "syncRstb"
t "std_logic"
o 112
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,292800,34600,294000"
st "signal syncRstb        : std_logic
"
)
)
*31 (Net
uid 75,0
decl (Decl
n "ireg0"
t "std_logic"
o 113
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,294000,33800,295200"
st "signal ireg0           : std_logic
"
)
)
*32 (Net
uid 77,0
decl (Decl
n "shiftInputReg0"
t "std_logic"
o 114
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,295200,35700,296400"
st "signal shiftInputReg0  : std_logic
"
)
)
*33 (Net
uid 79,0
decl (Decl
n "loadInputReg0"
t "std_logic"
o 115
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,296400,36100,297600"
st "signal loadInputReg0   : std_logic
"
)
)
*34 (Net
uid 81,0
decl (Decl
n "unloadInputReg0"
t "std_logic"
o 116
suid 37,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,297600,36800,298800"
st "signal unloadInputReg0 : std_logic
"
)
)
*35 (Net
uid 83,0
decl (Decl
n "ireg1"
t "std_logic"
o 117
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,298800,33800,300000"
st "signal ireg1           : std_logic
"
)
)
*36 (Net
uid 85,0
decl (Decl
n "shiftInputReg1"
t "std_logic"
o 118
suid 39,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,300000,35700,301200"
st "signal shiftInputReg1  : std_logic
"
)
)
*37 (Net
uid 87,0
decl (Decl
n "loadInputReg1"
t "std_logic"
o 119
suid 40,0
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,301200,36100,302400"
st "signal loadInputReg1   : std_logic
"
)
)
*38 (Net
uid 89,0
decl (Decl
n "unloadInputReg1"
t "std_logic"
o 120
suid 41,0
)
declText (MLText
uid 90,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,302400,36800,303600"
st "signal unloadInputReg1 : std_logic
"
)
)
*39 (Net
uid 91,0
decl (Decl
n "regReadPush"
t "std_logic"
o 121
suid 42,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,303600,35900,304800"
st "signal regReadPush     : std_logic
"
)
)
*40 (Net
uid 93,0
decl (Decl
n "dataOut0"
t "std_logic_vector"
b "(31 downto 0)"
o 122
suid 43,0
)
declText (MLText
uid 94,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,304800,45100,306000"
st "signal dataOut0        : std_logic_vector(31 downto 0)
"
)
)
*41 (Net
uid 95,0
decl (Decl
n "dataOut1"
t "std_logic_vector"
b "(31 downto 0)"
o 123
suid 44,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,306000,45100,307200"
st "signal dataOut1        : std_logic_vector(31 downto 0)
"
)
)
*42 (Net
uid 97,0
decl (Decl
n "regReadVal"
t "std_logic_vector"
b "(31 downto 0)"
o 124
suid 45,0
)
declText (MLText
uid 98,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,307200,45400,308400"
st "signal regReadVal      : std_logic_vector(31 downto 0)
"
)
)
*43 (Net
uid 99,0
decl (Decl
n "registerAddress"
t "std_logic_vector"
b "(6 downto 0)"
o 125
suid 46,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,308400,45100,309600"
st "signal registerAddress : std_logic_vector(6 downto 0)
"
)
)
*44 (Net
uid 101,0
decl (Decl
n "readPending"
t "std_logic"
o 126
suid 47,0
)
declText (MLText
uid 102,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,309600,35600,310800"
st "signal readPending     : std_logic
"
)
)
*45 (Net
uid 103,0
decl (Decl
n "loadReadReg"
t "std_logic"
o 127
suid 48,0
)
declText (MLText
uid 104,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,310800,35900,312000"
st "signal loadReadReg     : std_logic
"
)
)
*46 (Net
uid 105,0
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
o 128
suid 49,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,312000,45000,313200"
st "signal threshold       : std_logic_vector(15 downto 0)
"
)
)
*47 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-4000,47625,-2500,48375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-2500,48000,-2000,48000"
pts [
"-2500,48000"
"-2000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "-6700,47500,-5000,48500"
st "clk_i"
ju 2
blo "-5000,48300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 113,0
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 50,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,118000,34300,120400"
st "--#clockpinforAtlysrevCboard
clk_i           : std_logic
"
)
)
*49 (PortIoIn
uid 124,0
shape (CompositeShape
uid 125,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 126,0
sl 0
ro 270
xt "-4000,-1375,-2500,-625"
)
(Line
uid 127,0
sl 0
ro 270
xt "-2500,-1000,-2000,-1000"
pts [
"-2500,-1000"
"-2000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 128,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 129,0
va (VaSet
isHidden 1
)
xt "-9600,-1500,-5000,-500"
st "usb_ast_ni"
ju 2
blo "-5000,-700"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 130,0
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 51,0
)
declText (MLText
uid 131,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,120400,61800,122800"
st "--#onBoardUSBcontroller
usb_ast_ni      : std_logic --#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA
"
)
)
*51 (PortIoIn
uid 144,0
shape (CompositeShape
uid 145,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 146,0
sl 0
ro 270
xt "-4000,-375,-2500,375"
)
(Line
uid 147,0
sl 0
ro 270
xt "-2500,0,-2000,0"
pts [
"-2500,0"
"-2000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 148,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 149,0
va (VaSet
isHidden 1
)
xt "-9700,-500,-5000,500"
st "usb_dst_ni"
ju 2
blo "-5000,300"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 150,0
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 52,0
)
declText (MLText
uid 151,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,122800,62000,124000"
st "usb_dst_ni      : std_logic --#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB
"
)
)
*53 (PortIoIn
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "-4000,625,-2500,1375"
)
(Line
uid 164,0
sl 0
ro 270
xt "-2500,1000,-2000,1000"
pts [
"-2500,1000"
"-2000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
isHidden 1
)
xt "-9400,500,-5000,1500"
st "usb_flag_i"
ju 2
blo "-5000,1300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 167,0
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 53,0
)
declText (MLText
uid 168,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,124000,60300,125200"
st "usb_flag_i      : std_logic --#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC
"
)
)
*55 (PortIoIn
uid 178,0
shape (CompositeShape
uid 179,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 180,0
sl 0
ro 270
xt "-4000,1625,-2500,2375"
)
(Line
uid 181,0
sl 0
ro 270
xt "-2500,2000,-2000,2000"
pts [
"-2500,2000"
"-2000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 182,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 183,0
va (VaSet
isHidden 1
)
xt "-9500,1500,-5000,2500"
st "usb_wait_i"
ju 2
blo "-5000,2300"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 184,0
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 54,0
)
declText (MLText
uid 185,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,125200,59900,126400"
st "usb_wait_i      : std_logic --#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD
"
)
)
*57 (PortIoOut
uid 195,0
shape (CompositeShape
uid 196,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 197,0
sl 0
ro 270
xt "52500,-1375,54000,-625"
)
(Line
uid 198,0
sl 0
ro 270
xt "52000,-1000,52500,-1000"
pts [
"52000,-1000"
"52500,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 199,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "55000,-1500,59000,-500"
st "usb_db_io"
blo "55000,-700"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 201,0
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 55,0
)
declText (MLText
uid 202,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,126400,65600,127600"
st "usb_db_io       : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L2N, Schname=U1-FD0
"
)
)
*59 (PortIoIn
uid 212,0
shape (CompositeShape
uid 213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 214,0
sl 0
ro 270
xt "-4000,2625,-2500,3375"
)
(Line
uid 215,0
sl 0
ro 270
xt "-2500,3000,-2000,3000"
pts [
"-2500,3000"
"-2000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 216,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 217,0
va (VaSet
isHidden 1
)
xt "-8500,2500,-5000,3500"
st "usb_clk_i"
ju 2
blo "-5000,3300"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 218,0
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 56,0
)
declText (MLText
uid 219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,127600,61300,128800"
st "usb_clk_i       : std_logic --#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK
"
)
)
*61 (PortIoOut
uid 229,0
shape (CompositeShape
uid 230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 231,0
sl 0
ro 270
xt "52500,-375,54000,375"
)
(Line
uid 232,0
sl 0
ro 270
xt "52000,0,52500,0"
pts [
"52000,0"
"52500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 233,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
isHidden 1
)
xt "55000,-500,58700,500"
st "usb_oe_o"
blo "55000,300"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 235,0
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 57,0
)
declText (MLText
uid 236,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,128800,60100,130000"
st "usb_oe_o        : std_logic --#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE
"
)
)
*63 (PortIoOut
uid 246,0
shape (CompositeShape
uid 247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 248,0
sl 0
ro 270
xt "52500,625,54000,1375"
)
(Line
uid 249,0
sl 0
ro 270
xt "52000,1000,52500,1000"
pts [
"52000,1000"
"52500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 250,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
isHidden 1
)
xt "55000,500,58700,1500"
st "usb_wr_o"
blo "55000,1300"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 252,0
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 58,0
)
declText (MLText
uid 253,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,130000,60500,131200"
st "usb_wr_o        : std_logic --#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR
"
)
)
*65 (PortIoOut
uid 263,0
shape (CompositeShape
uid 264,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 265,0
sl 0
ro 270
xt "52500,1625,54000,2375"
)
(Line
uid 266,0
sl 0
ro 270
xt "52000,2000,52500,2000"
pts [
"52000,2000"
"52500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 267,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
isHidden 1
)
xt "55000,1500,60900,2500"
st "usb_pktend_o"
blo "55000,2300"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 269,0
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 59,0
)
declText (MLText
uid 270,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,131200,61900,132400"
st "usb_pktend_o    : std_logic --#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND
"
)
)
*67 (PortIoOut
uid 280,0
shape (CompositeShape
uid 281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 282,0
sl 0
ro 270
xt "52500,2625,54000,3375"
)
(Line
uid 283,0
sl 0
ro 270
xt "52000,3000,52500,3000"
pts [
"52000,3000"
"52500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 284,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
isHidden 1
)
xt "55000,2500,58800,3500"
st "usb_dir_o"
blo "55000,3300"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 286,0
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 60,0
)
declText (MLText
uid 287,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,132400,56300,133600"
st "usb_dir_o       : std_logic --#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS
"
)
)
*69 (PortIoOut
uid 297,0
shape (CompositeShape
uid 298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 299,0
sl 0
ro 270
xt "52500,3625,54000,4375"
)
(Line
uid 300,0
sl 0
ro 270
xt "52000,4000,52500,4000"
pts [
"52000,4000"
"52500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
isHidden 1
)
xt "55000,3500,60300,4500"
st "usb_mode_o"
blo "55000,4300"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 303,0
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 61,0
)
declText (MLText
uid 304,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,133600,58100,134800"
st "usb_mode_o      : std_logic --#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#
"
)
)
*71 (PortIoOut
uid 314,0
shape (CompositeShape
uid 315,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 316,0
sl 0
ro 270
xt "52500,4625,54000,5375"
)
(Line
uid 317,0
sl 0
ro 270
xt "52000,5000,52500,5000"
pts [
"52000,5000"
"52500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 318,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 319,0
va (VaSet
isHidden 1
)
xt "55000,4500,59000,5500"
st "usb_adr_o"
blo "55000,5300"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 320,0
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 62,0
)
declText (MLText
uid 321,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,134800,71800,136000"
st "usb_adr_o       : std_logic_vector(1 downto 0) --#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0
"
)
)
*73 (PortIoOut
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "52500,5625,54000,6375"
)
(Line
uid 334,0
sl 0
ro 270
xt "52000,6000,52500,6000"
pts [
"52000,6000"
"52500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "55000,5500,59800,6500"
st "flash_clk_o"
blo "55000,6300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 337,0
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 63,0
)
declText (MLText
uid 338,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,136000,58200,138400"
st "--#onBoardQuad-SPIFlash
flash_clk_o     : std_logic --#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK
"
)
)
*75 (PortIoOut
uid 351,0
shape (CompositeShape
uid 352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 353,0
sl 0
ro 270
xt "52500,6625,54000,7375"
)
(Line
uid 354,0
sl 0
ro 270
xt "52000,7000,52500,7000"
pts [
"52000,7000"
"52500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 355,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
isHidden 1
)
xt "55000,6500,59600,7500"
st "flash_cs_o"
blo "55000,7300"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 357,0
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 64,0
)
declText (MLText
uid 358,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,138400,58700,139600"
st "flash_cs_o      : std_logic --#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS
"
)
)
*77 (PortIoIn
uid 368,0
shape (CompositeShape
uid 369,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 370,0
sl 0
ro 270
xt "-4000,3625,-2500,4375"
)
(Line
uid 371,0
sl 0
ro 270
xt "-2500,4000,-2000,4000"
pts [
"-2500,4000"
"-2000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 372,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 373,0
va (VaSet
isHidden 1
)
xt "-9500,3500,-5000,4500"
st "flash_dq_i"
ju 2
blo "-5000,4300"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 374,0
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 65,0
)
declText (MLText
uid 375,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,139600,74700,140800"
st "flash_dq_i      : std_logic_vector(3 downto 0) --#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI
"
)
)
*79 (PortIoOut
uid 385,0
shape (CompositeShape
uid 386,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 387,0
sl 0
ro 270
xt "52500,7625,54000,8375"
)
(Line
uid 388,0
sl 0
ro 270
xt "52000,8000,52500,8000"
pts [
"52000,8000"
"52500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 389,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 390,0
va (VaSet
isHidden 1
)
xt "55000,7500,57100,8500"
st "led_o"
blo "55000,8300"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 391,0
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 66,0
)
declText (MLText
uid 392,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,140800,68000,143200"
st "--#onBoardLeds
led_o           : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0
"
)
)
*81 (PortIoIn
uid 405,0
shape (CompositeShape
uid 406,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 407,0
sl 0
ro 270
xt "-4000,48625,-2500,49375"
)
(Line
uid 408,0
sl 0
ro 270
xt "-2500,49000,-2000,49000"
pts [
"-2500,49000"
"-2000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 409,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 410,0
va (VaSet
isHidden 1
)
xt "-7000,48500,-5000,49500"
st "btn_i"
ju 2
blo "-5000,49300"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 411,0
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 67,0
)
declText (MLText
uid 412,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,143200,74200,145600"
st "--#onBoardPUSHBUTTONS
btn_i           : std_logic_vector(5 downto 0) --#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET
"
)
)
*83 (PortIoIn
uid 425,0
shape (CompositeShape
uid 426,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 427,0
sl 0
ro 270
xt "-4000,49625,-2500,50375"
)
(Line
uid 428,0
sl 0
ro 270
xt "-2500,50000,-2000,50000"
pts [
"-2500,50000"
"-2000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 429,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 430,0
va (VaSet
isHidden 1
)
xt "-6700,49500,-5000,50500"
st "sw_i"
ju 2
blo "-5000,50300"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 431,0
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 68,0
)
declText (MLText
uid 432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,145600,67700,148000"
st "--#onBoardSWITCHES
sw_i            : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0
"
)
)
*85 (PortIoOut
uid 445,0
shape (CompositeShape
uid 446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 447,0
sl 0
ro 270
xt "52500,8625,54000,9375"
)
(Line
uid 448,0
sl 0
ro 270
xt "52000,9000,52500,9000"
pts [
"52000,9000"
"52500,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 449,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 450,0
va (VaSet
isHidden 1
)
xt "55000,8500,58700,9500"
st "eth_rst_o"
blo "55000,9300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 451,0
decl (Decl
n "eth_rst_o"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 20
suid 69,0
)
declText (MLText
uid 452,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,148000,62100,150400"
st "--#TEMACEthernetMAC
eth_rst_o       : std_logic --#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET
"
)
)
*87 (PortIoOut
uid 465,0
shape (CompositeShape
uid 466,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 467,0
sl 0
ro 270
xt "52500,9625,54000,10375"
)
(Line
uid 468,0
sl 0
ro 270
xt "52000,10000,52500,10000"
pts [
"52000,10000"
"52500,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 469,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 470,0
va (VaSet
isHidden 1
)
xt "55000,9500,60000,10500"
st "eth_txclk_o"
blo "55000,10300"
tm "WireNameMgr"
)
)
)
*88 (Net
uid 471,0
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 21
suid 70,0
)
declText (MLText
uid 472,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,150400,65200,151600"
st "eth_txclk_o     : std_logic --#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK
"
)
)
*89 (PortIoOut
uid 482,0
shape (CompositeShape
uid 483,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 484,0
sl 0
ro 270
xt "52500,10625,54000,11375"
)
(Line
uid 485,0
sl 0
ro 270
xt "52000,11000,52500,11000"
pts [
"52000,11000"
"52500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 486,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 487,0
va (VaSet
isHidden 1
)
xt "55000,10500,59000,11500"
st "eth_txd_o"
blo "55000,11300"
tm "WireNameMgr"
)
)
)
*90 (Net
uid 488,0
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 22
suid 71,0
)
declText (MLText
uid 489,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,151600,70800,152800"
st "eth_txd_o       : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0
"
)
)
*91 (PortIoIn
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "-4000,4625,-2500,5375"
)
(Line
uid 502,0
sl 0
ro 270
xt "-2500,5000,-2000,5000"
pts [
"-2500,5000"
"-2000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "-9600,4500,-5000,5500"
st "eth_txen_i"
ju 2
blo "-5000,5300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 505,0
decl (Decl
n "eth_txen_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 23
suid 72,0
)
declText (MLText
uid 506,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,152800,61000,154000"
st "eth_txen_i      : std_logic --#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN
"
)
)
*93 (PortIoIn
uid 516,0
shape (CompositeShape
uid 517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 518,0
sl 0
ro 270
xt "-4000,5625,-2500,6375"
)
(Line
uid 519,0
sl 0
ro 270
xt "-2500,6000,-2000,6000"
pts [
"-2500,6000"
"-2000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 520,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
isHidden 1
)
xt "-9400,5500,-5000,6500"
st "eth_txer_i"
ju 2
blo "-5000,6300"
tm "WireNameMgr"
)
)
)
*94 (Net
uid 522,0
decl (Decl
n "eth_txer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 24
suid 73,0
)
declText (MLText
uid 523,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,154000,62200,155200"
st "eth_txer_i      : std_logic --#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER
"
)
)
*95 (PortIoIn
uid 533,0
shape (CompositeShape
uid 534,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 535,0
sl 0
ro 270
xt "-4000,6625,-2500,7375"
)
(Line
uid 536,0
sl 0
ro 270
xt "-2500,7000,-2000,7000"
pts [
"-2500,7000"
"-2000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 537,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
)
xt "-10200,6500,-5000,7500"
st "eth_gtxclk_i"
ju 2
blo "-5000,7300"
tm "WireNameMgr"
)
)
)
*96 (Net
uid 539,0
decl (Decl
n "eth_gtxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 25
suid 74,0
)
declText (MLText
uid 540,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,155200,64900,156400"
st "eth_gtxclk_i    : std_logic --#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK
"
)
)
*97 (PortIoIn
uid 550,0
shape (CompositeShape
uid 551,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 552,0
sl 0
ro 270
xt "-4000,7625,-2500,8375"
)
(Line
uid 553,0
sl 0
ro 270
xt "-2500,8000,-2000,8000"
pts [
"-2500,8000"
"-2000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 554,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 555,0
va (VaSet
isHidden 1
)
xt "-8700,7500,-5000,8500"
st "eth_rxd_i"
ju 2
blo "-5000,8300"
tm "WireNameMgr"
)
)
)
*98 (Net
uid 556,0
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 26
suid 75,0
)
declText (MLText
uid 557,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,156400,71200,157600"
st "eth_rxd_i       : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0
"
)
)
*99 (PortIoIn
uid 567,0
shape (CompositeShape
uid 568,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 569,0
sl 0
ro 270
xt "-4000,8625,-2500,9375"
)
(Line
uid 570,0
sl 0
ro 270
xt "-2500,9000,-2000,9000"
pts [
"-2500,9000"
"-2000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 571,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 572,0
va (VaSet
isHidden 1
)
xt "-9700,8500,-5000,9500"
st "eth_rxdv_i"
ju 2
blo "-5000,9300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 573,0
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 27
suid 76,0
)
declText (MLText
uid 574,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,157600,62000,158800"
st "eth_rxdv_i      : std_logic --#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV
"
)
)
*101 (PortIoIn
uid 584,0
shape (CompositeShape
uid 585,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 586,0
sl 0
ro 270
xt "-4000,9625,-2500,10375"
)
(Line
uid 587,0
sl 0
ro 270
xt "-2500,10000,-2000,10000"
pts [
"-2500,10000"
"-2000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 588,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
isHidden 1
)
xt "-9400,9500,-5000,10500"
st "eth_rxer_i"
ju 2
blo "-5000,10300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 590,0
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 28
suid 77,0
)
declText (MLText
uid 591,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,158800,61700,160000"
st "eth_rxer_i      : std_logic --#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER
"
)
)
*103 (PortIoIn
uid 601,0
shape (CompositeShape
uid 602,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 603,0
sl 0
ro 270
xt "-4000,10625,-2500,11375"
)
(Line
uid 604,0
sl 0
ro 270
xt "-2500,11000,-2000,11000"
pts [
"-2500,11000"
"-2000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 605,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
isHidden 1
)
xt "-9700,10500,-5000,11500"
st "eth_rxclk_i"
ju 2
blo "-5000,11300"
tm "WireNameMgr"
)
)
)
*104 (Net
uid 607,0
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 29
suid 78,0
)
declText (MLText
uid 608,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,160000,68600,161200"
st "eth_rxclk_i     : std_logic --#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK
"
)
)
*105 (PortIoIn
uid 618,0
shape (CompositeShape
uid 619,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 620,0
sl 0
ro 270
xt "-4000,11625,-2500,12375"
)
(Line
uid 621,0
sl 0
ro 270
xt "-2500,12000,-2000,12000"
pts [
"-2500,12000"
"-2000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 622,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 623,0
va (VaSet
isHidden 1
)
xt "-8900,11500,-5000,12500"
st "eth_mdc_i"
ju 2
blo "-5000,12300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 624,0
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 30
suid 79,0
)
declText (MLText
uid 625,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,161200,61200,162400"
st "eth_mdc_i       : std_logic --#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC
"
)
)
*107 (PortIoIn
uid 635,0
shape (CompositeShape
uid 636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 637,0
sl 0
ro 270
xt "-4000,12625,-2500,13375"
)
(Line
uid 638,0
sl 0
ro 270
xt "-2500,13000,-2000,13000"
pts [
"-2500,13000"
"-2000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 639,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 640,0
va (VaSet
isHidden 1
)
xt "-8700,12500,-5000,13500"
st "eth_mdi_i"
ju 2
blo "-5000,13300"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 641,0
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 31
suid 80,0
)
declText (MLText
uid 642,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,162400,63300,163600"
st "eth_mdi_i       : std_logic --#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO
"
)
)
*109 (PortIoIn
uid 652,0
shape (CompositeShape
uid 653,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 654,0
sl 0
ro 270
xt "-4000,13625,-2500,14375"
)
(Line
uid 655,0
sl 0
ro 270
xt "-2500,14000,-2000,14000"
pts [
"-2500,14000"
"-2000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 656,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 657,0
va (VaSet
isHidden 1
)
xt "-8400,13500,-5000,14500"
st "eth_int_i"
ju 2
blo "-5000,14300"
tm "WireNameMgr"
)
)
)
*110 (Net
uid 658,0
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 32
suid 81,0
)
declText (MLText
uid 659,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,163600,66400,164800"
st "eth_int_i       : std_logic --#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT
"
)
)
*111 (PortIoOut
uid 669,0
shape (CompositeShape
uid 670,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 671,0
sl 0
ro 270
xt "52500,11625,54000,12375"
)
(Line
uid 672,0
sl 0
ro 270
xt "52000,12000,52500,12000"
pts [
"52000,12000"
"52500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 673,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
va (VaSet
isHidden 1
)
xt "55000,11500,60300,12500"
st "ddr2_clk0_o"
blo "55000,12300"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 675,0
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 33
suid 82,0
)
declText (MLText
uid 676,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,164800,62200,167200"
st "--#DDR2
ddr2_clk0_o     : std_logic --#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P
"
)
)
*113 (PortIoOut
uid 689,0
shape (CompositeShape
uid 690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 691,0
sl 0
ro 270
xt "52500,12625,54000,13375"
)
(Line
uid 692,0
sl 0
ro 270
xt "52000,13000,52500,13000"
pts [
"52000,13000"
"52500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 693,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 694,0
va (VaSet
isHidden 1
)
xt "55000,12500,60300,13500"
st "ddr2_clk1_o"
blo "55000,13300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 695,0
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 34
suid 83,0
)
declText (MLText
uid 696,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,167200,63100,168400"
st "ddr2_clk1_o     : std_logic --#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N
"
)
)
*115 (PortIoOut
uid 706,0
shape (CompositeShape
uid 707,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 708,0
sl 0
ro 270
xt "52500,13625,54000,14375"
)
(Line
uid 709,0
sl 0
ro 270
xt "52000,14000,52500,14000"
pts [
"52000,14000"
"52500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 710,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 711,0
va (VaSet
isHidden 1
)
xt "55000,13500,60000,14500"
st "ddr2_cke_o"
blo "55000,14300"
tm "WireNameMgr"
)
)
)
*116 (Net
uid 712,0
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 35
suid 84,0
)
declText (MLText
uid 713,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,168400,61700,169600"
st "ddr2_cke_o      : std_logic --#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE
"
)
)
*117 (PortIoOut
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "52500,14625,54000,15375"
)
(Line
uid 726,0
sl 0
ro 270
xt "52000,15000,52500,15000"
pts [
"52000,15000"
"52500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "55000,14500,60400,15500"
st "ddr2_ras_no"
blo "55000,15300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 729,0
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 36
suid 85,0
)
declText (MLText
uid 730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,169600,66800,170800"
st "ddr2_ras_no     : std_logic --#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS
"
)
)
*119 (PortIoOut
uid 740,0
shape (CompositeShape
uid 741,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 742,0
sl 0
ro 270
xt "52500,15625,54000,16375"
)
(Line
uid 743,0
sl 0
ro 270
xt "52000,16000,52500,16000"
pts [
"52000,16000"
"52500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 744,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 745,0
va (VaSet
isHidden 1
)
xt "55000,15500,60500,16500"
st "ddr2_cas_no"
blo "55000,16300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 746,0
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 37
suid 86,0
)
declText (MLText
uid 747,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,170800,70600,172000"
st "ddr2_cas_no     : std_logic --#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS
"
)
)
*121 (PortIoOut
uid 757,0
shape (CompositeShape
uid 758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 759,0
sl 0
ro 270
xt "52500,16625,54000,17375"
)
(Line
uid 760,0
sl 0
ro 270
xt "52000,17000,52500,17000"
pts [
"52000,17000"
"52500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 761,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
isHidden 1
)
xt "55000,16500,60300,17500"
st "ddr2_wen_o"
blo "55000,17300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 763,0
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 38
suid 87,0
)
declText (MLText
uid 764,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,172000,61300,173200"
st "ddr2_wen_o      : std_logic --#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE
"
)
)
*123 (PortIoOut
uid 774,0
shape (CompositeShape
uid 775,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 776,0
sl 0
ro 270
xt "52500,17625,54000,18375"
)
(Line
uid 777,0
sl 0
ro 270
xt "52000,18000,52500,18000"
pts [
"52000,18000"
"52500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 778,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
isHidden 1
)
xt "55000,17500,60000,18500"
st "ddr2_rzq_o"
blo "55000,18300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 780,0
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 39
suid 88,0
)
declText (MLText
uid 781,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,173200,55400,174400"
st "ddr2_rzq_o      : std_logic --#Bank=3, Pinname=IO_L31P, Schname=RZQ
"
)
)
*125 (PortIoOut
uid 791,0
shape (CompositeShape
uid 792,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 793,0
sl 0
ro 270
xt "52500,30625,54000,31375"
)
(Line
uid 794,0
sl 0
ro 270
xt "52000,31000,52500,31000"
pts [
"52000,31000"
"52500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 795,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 796,0
va (VaSet
isHidden 1
)
xt "55000,30500,59900,31500"
st "ddr2_zio_o"
blo "55000,31300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 797,0
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 40
suid 89,0
)
declText (MLText
uid 798,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,174400,55000,175600"
st "ddr2_zio_o      : std_logic --#Bank=3, Pinname=IO_L83P, Schname=ZIO
"
)
)
*127 (PortIoOut
uid 808,0
shape (CompositeShape
uid 809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 810,0
sl 0
ro 270
xt "52500,31625,54000,32375"
)
(Line
uid 811,0
sl 0
ro 270
xt "52000,32000,52500,32000"
pts [
"52000,32000"
"52500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 812,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 813,0
va (VaSet
isHidden 1
)
xt "55000,31500,59200,32500"
st "ddr2_ba_o"
blo "55000,32300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 814,0
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 41
suid 90,0
)
declText (MLText
uid 815,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,175600,70900,176800"
st "ddr2_ba_o       : std_logic_vector(2 downto 0) --#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0
"
)
)
*129 (PortIoOut
uid 825,0
shape (CompositeShape
uid 826,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 827,0
sl 0
ro 270
xt "52500,32625,54000,33375"
)
(Line
uid 828,0
sl 0
ro 270
xt "52000,33000,52500,33000"
pts [
"52000,33000"
"52500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 829,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 830,0
va (VaSet
isHidden 1
)
xt "55000,32500,58700,33500"
st "ddr2_a_o"
blo "55000,33300"
tm "WireNameMgr"
)
)
)
*130 (Net
uid 831,0
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 42
suid 91,0
)
declText (MLText
uid 832,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,176800,70000,178000"
st "ddr2_a_o        : std_logic_vector(12 downto 0) --#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0
"
)
)
*131 (PortIoInOut
uid 842,0
shape (CompositeShape
uid 843,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 844,0
sl 0
xt "52500,33625,54000,34375"
)
(Line
uid 845,0
sl 0
xt "52000,34000,52500,34000"
pts [
"52000,34000"
"52500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 846,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 847,0
va (VaSet
isHidden 1
)
xt "55000,33500,60000,34500"
st "ddr2_dq_io"
blo "55000,34300"
tm "WireNameMgr"
)
)
)
*132 (Net
uid 848,0
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 43
suid 92,0
)
declText (MLText
uid 849,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,178000,72100,179200"
st "ddr2_dq_io      : std_logic_vector(15 downto 0) --#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0
"
)
)
*133 (PortIoOut
uid 859,0
shape (CompositeShape
uid 860,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 861,0
sl 0
ro 270
xt "52500,34625,54000,35375"
)
(Line
uid 862,0
sl 0
ro 270
xt "52000,35000,52500,35000"
pts [
"52000,35000"
"52500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 863,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 864,0
va (VaSet
isHidden 1
)
xt "55000,34500,61100,35500"
st "ddr2_udqs_po"
blo "55000,35300"
tm "WireNameMgr"
)
)
)
*134 (Net
uid 865,0
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 44
suid 93,0
)
declText (MLText
uid 866,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,179200,65500,180400"
st "ddr2_udqs_po    : std_logic --#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P
"
)
)
*135 (PortIoOut
uid 876,0
shape (CompositeShape
uid 877,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 878,0
sl 0
ro 270
xt "52500,35625,54000,36375"
)
(Line
uid 879,0
sl 0
ro 270
xt "52000,36000,52500,36000"
pts [
"52000,36000"
"52500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 880,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 881,0
va (VaSet
isHidden 1
)
xt "55000,35500,61100,36500"
st "ddr2_udqs_no"
blo "55000,36300"
tm "WireNameMgr"
)
)
)
*136 (Net
uid 882,0
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 45
suid 94,0
)
declText (MLText
uid 883,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,180400,66400,181600"
st "ddr2_udqs_no    : std_logic --#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N
"
)
)
*137 (PortIoOut
uid 893,0
shape (CompositeShape
uid 894,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 895,0
sl 0
ro 270
xt "52500,36625,54000,37375"
)
(Line
uid 896,0
sl 0
ro 270
xt "52000,37000,52500,37000"
pts [
"52000,37000"
"52500,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 897,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 898,0
va (VaSet
isHidden 1
)
xt "55000,36500,60900,37500"
st "ddr2_ldqs_po"
blo "55000,37300"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 899,0
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 46
suid 95,0
)
declText (MLText
uid 900,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,181600,64500,182800"
st "ddr2_ldqs_po    : std_logic --#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P
"
)
)
*139 (PortIoOut
uid 910,0
shape (CompositeShape
uid 911,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 912,0
sl 0
ro 270
xt "52500,37625,54000,38375"
)
(Line
uid 913,0
sl 0
ro 270
xt "52000,38000,52500,38000"
pts [
"52000,38000"
"52500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 914,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 915,0
va (VaSet
isHidden 1
)
xt "55000,37500,60900,38500"
st "ddr2_ldqs_no"
blo "55000,38300"
tm "WireNameMgr"
)
)
)
*140 (Net
uid 916,0
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 47
suid 96,0
)
declText (MLText
uid 917,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,182800,65400,184000"
st "ddr2_ldqs_no    : std_logic --#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N
"
)
)
*141 (PortIoOut
uid 927,0
shape (CompositeShape
uid 928,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 929,0
sl 0
ro 270
xt "52500,38625,54000,39375"
)
(Line
uid 930,0
sl 0
ro 270
xt "52000,39000,52500,39000"
pts [
"52000,39000"
"52500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 931,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 932,0
va (VaSet
isHidden 1
)
xt "55000,38500,60100,39500"
st "ddr2_ldm_o"
blo "55000,39300"
tm "WireNameMgr"
)
)
)
*142 (Net
uid 933,0
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 48
suid 97,0
)
declText (MLText
uid 934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,184000,66700,185200"
st "ddr2_ldm_o      : std_logic --#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM
"
)
)
*143 (PortIoOut
uid 944,0
shape (CompositeShape
uid 945,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 946,0
sl 0
ro 270
xt "52500,39625,54000,40375"
)
(Line
uid 947,0
sl 0
ro 270
xt "52000,40000,52500,40000"
pts [
"52000,40000"
"52500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 948,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 949,0
va (VaSet
isHidden 1
)
xt "55000,39500,60300,40500"
st "ddr2_udm_o"
blo "55000,40300"
tm "WireNameMgr"
)
)
)
*144 (Net
uid 950,0
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 49
suid 98,0
)
declText (MLText
uid 951,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,185200,71400,186400"
st "ddr2_udm_o      : std_logic --#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM
"
)
)
*145 (PortIoOut
uid 961,0
shape (CompositeShape
uid 962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 963,0
sl 0
ro 270
xt "52500,40625,54000,41375"
)
(Line
uid 964,0
sl 0
ro 270
xt "52000,41000,52500,41000"
pts [
"52000,41000"
"52500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
isHidden 1
)
xt "55000,40500,60100,41500"
st "ddr2_odt_o"
blo "55000,41300"
tm "WireNameMgr"
)
)
)
*146 (Net
uid 967,0
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 50
suid 99,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,186400,62100,187600"
st "ddr2_odt_o      : std_logic --#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT
"
)
)
*147 (PortIoOut
uid 978,0
shape (CompositeShape
uid 979,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 980,0
sl 0
ro 270
xt "52500,41625,54000,42375"
)
(Line
uid 981,0
sl 0
ro 270
xt "52000,42000,52500,42000"
pts [
"52000,42000"
"52500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 982,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 983,0
va (VaSet
isHidden 1
)
xt "55000,41500,61300,42500"
st "hdmi_o_clk_po"
blo "55000,42300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 984,0
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 51
suid 100,0
)
declText (MLText
uid 985,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,187600,61100,190000"
st "--#onboardHDMIOUT
hdmi_o_clk_po   : std_logic --#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P
"
)
)
*149 (PortIoOut
uid 998,0
shape (CompositeShape
uid 999,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1000,0
sl 0
ro 270
xt "52500,42625,54000,43375"
)
(Line
uid 1001,0
sl 0
ro 270
xt "52000,43000,52500,43000"
pts [
"52000,43000"
"52500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1002,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1003,0
va (VaSet
isHidden 1
)
xt "55000,42500,61300,43500"
st "hdmi_o_clk_no"
blo "55000,43300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 1004,0
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 52
suid 101,0
)
declText (MLText
uid 1005,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,190000,64400,191200"
st "hdmi_o_clk_no   : std_logic --#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N
"
)
)
*151 (PortIoOut
uid 1015,0
shape (CompositeShape
uid 1016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1017,0
sl 0
ro 270
xt "52500,43625,54000,44375"
)
(Line
uid 1018,0
sl 0
ro 270
xt "52000,44000,52500,44000"
pts [
"52000,44000"
"52500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1019,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1020,0
va (VaSet
isHidden 1
)
xt "55000,43500,60800,44500"
st "hdmi_o_d_po"
blo "55000,44300"
tm "WireNameMgr"
)
)
)
*152 (Net
uid 1021,0
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 53
suid 102,0
)
declText (MLText
uid 1022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,191200,69900,192400"
st "hdmi_o_d_po     : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P
"
)
)
*153 (PortIoOut
uid 1032,0
shape (CompositeShape
uid 1033,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1034,0
sl 0
ro 270
xt "52500,44625,54000,45375"
)
(Line
uid 1035,0
sl 0
ro 270
xt "52000,45000,52500,45000"
pts [
"52000,45000"
"52500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1036,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1037,0
va (VaSet
isHidden 1
)
xt "55000,44500,60800,45500"
st "hdmi_o_d_no"
blo "55000,45300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 1038,0
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 54
suid 103,0
)
declText (MLText
uid 1039,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,192400,70100,193600"
st "hdmi_o_d_no     : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N
"
)
)
*155 (PortIoInOut
uid 1049,0
shape (CompositeShape
uid 1050,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1051,0
sl 0
xt "52500,45625,54000,46375"
)
(Line
uid 1052,0
sl 0
xt "52000,46000,52500,46000"
pts [
"52000,46000"
"52500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1053,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1054,0
va (VaSet
isHidden 1
)
xt "55000,45500,61000,46500"
st "hdmi_o_scl_io"
blo "55000,46300"
tm "WireNameMgr"
)
)
)
*156 (Net
uid 1055,0
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 55
suid 104,0
)
declText (MLText
uid 1056,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,193600,64400,194800"
st "hdmi_o_scl_io   : std_logic --#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL
"
)
)
*157 (PortIoInOut
uid 1066,0
shape (CompositeShape
uid 1067,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1068,0
sl 0
xt "52500,46625,54000,47375"
)
(Line
uid 1069,0
sl 0
xt "52000,47000,52500,47000"
pts [
"52000,47000"
"52500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1070,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
isHidden 1
)
xt "55000,46500,61300,47500"
st "hdmi_o_sda_io"
blo "55000,47300"
tm "WireNameMgr"
)
)
)
*158 (Net
uid 1072,0
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 56
suid 105,0
)
declText (MLText
uid 1073,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,194800,65100,196000"
st "hdmi_o_sda_io   : std_logic --#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA
"
)
)
*159 (PortIoIn
uid 1083,0
shape (CompositeShape
uid 1084,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1085,0
sl 0
ro 270
xt "-4000,14625,-2500,15375"
)
(Line
uid 1086,0
sl 0
ro 270
xt "-2500,15000,-2000,15000"
pts [
"-2500,15000"
"-2000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1087,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1088,0
va (VaSet
isHidden 1
)
xt "-11200,14500,-5000,15500"
st "hdmi_i1_clk_pi"
ju 2
blo "-5000,15300"
tm "WireNameMgr"
)
)
)
*160 (Net
uid 1089,0
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 57
suid 106,0
)
declText (MLText
uid 1090,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,196000,66400,198400"
st "--#onboardHDMIIN1(PMODA)
hdmi_i1_clk_pi  : std_logic --#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P
"
)
)
*161 (PortIoIn
uid 1103,0
shape (CompositeShape
uid 1104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1105,0
sl 0
ro 270
xt "-4000,15625,-2500,16375"
)
(Line
uid 1106,0
sl 0
ro 270
xt "-2500,16000,-2000,16000"
pts [
"-2500,16000"
"-2000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1107,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1108,0
va (VaSet
isHidden 1
)
xt "-11200,15500,-5000,16500"
st "hdmi_i1_clk_ni"
ju 2
blo "-5000,16300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 1109,0
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 58
suid 107,0
)
declText (MLText
uid 1110,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,198400,66600,199600"
st "hdmi_i1_clk_ni  : std_logic --#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N
"
)
)
*163 (PortIoIn
uid 1120,0
shape (CompositeShape
uid 1121,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1122,0
sl 0
ro 270
xt "-4000,16625,-2500,17375"
)
(Line
uid 1123,0
sl 0
ro 270
xt "-2500,17000,-2000,17000"
pts [
"-2500,17000"
"-2000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1124,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1125,0
va (VaSet
isHidden 1
)
xt "-10700,16500,-5000,17500"
st "hdmi_i1_d_pi"
ju 2
blo "-5000,17300"
tm "WireNameMgr"
)
)
)
*164 (Net
uid 1126,0
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 59
suid 108,0
)
declText (MLText
uid 1127,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,199600,70300,200800"
st "hdmi_i1_d_pi    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P
"
)
)
*165 (PortIoIn
uid 1137,0
shape (CompositeShape
uid 1138,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1139,0
sl 0
ro 270
xt "-4000,17625,-2500,18375"
)
(Line
uid 1140,0
sl 0
ro 270
xt "-2500,18000,-2000,18000"
pts [
"-2500,18000"
"-2000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1141,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
isHidden 1
)
xt "-10700,17500,-5000,18500"
st "hdmi_i1_d_ni"
ju 2
blo "-5000,18300"
tm "WireNameMgr"
)
)
)
*166 (Net
uid 1143,0
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 60
suid 109,0
)
declText (MLText
uid 1144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,200800,73600,202000"
st "hdmi_i1_d_ni    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N
"
)
)
*167 (PortIoInOut
uid 1154,0
shape (CompositeShape
uid 1155,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1156,0
sl 0
xt "52500,47625,54000,48375"
)
(Line
uid 1157,0
sl 0
xt "52000,48000,52500,48000"
pts [
"52000,48000"
"52500,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1158,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1159,0
va (VaSet
isHidden 1
)
xt "55000,47500,61200,48500"
st "hdmi_i1_scl_io"
blo "55000,48300"
tm "WireNameMgr"
)
)
)
*168 (Net
uid 1160,0
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 61
suid 110,0
)
declText (MLText
uid 1161,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,202000,58800,203200"
st "hdmi_i1_scl_io  : std_logic --#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL
"
)
)
*169 (PortIoInOut
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1173,0
sl 0
xt "52500,48625,54000,49375"
)
(Line
uid 1174,0
sl 0
xt "52000,49000,52500,49000"
pts [
"52000,49000"
"52500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1176,0
va (VaSet
isHidden 1
)
xt "55000,48500,61500,49500"
st "hdmi_i1_sda_io"
blo "55000,49300"
tm "WireNameMgr"
)
)
)
*170 (Net
uid 1177,0
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 62
suid 111,0
)
declText (MLText
uid 1178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,203200,59500,204400"
st "hdmi_i1_sda_io  : std_logic --#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA
"
)
)
*171 (PortIoIn
uid 1188,0
shape (CompositeShape
uid 1189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1190,0
sl 0
ro 270
xt "-4000,43625,-2500,44375"
)
(Line
uid 1191,0
sl 0
ro 270
xt "-2500,44000,-2000,44000"
pts [
"-2500,44000"
"-2000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1192,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1193,0
va (VaSet
isHidden 1
)
xt "-11200,43500,-5000,44500"
st "hdmi_i2_clk_pi"
ju 2
blo "-5000,44300"
tm "WireNameMgr"
)
)
)
*172 (Net
uid 1194,0
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 63
suid 112,0
)
declText (MLText
uid 1195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,204400,69300,206800"
st "--#onboardHDMIIN2
hdmi_i2_clk_pi  : std_logic --#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P
"
)
)
*173 (PortIoIn
uid 1208,0
shape (CompositeShape
uid 1209,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1210,0
sl 0
ro 270
xt "-4000,42625,-2500,43375"
)
(Line
uid 1211,0
sl 0
ro 270
xt "-2500,43000,-2000,43000"
pts [
"-2500,43000"
"-2000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1212,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1213,0
va (VaSet
isHidden 1
)
xt "-11200,42500,-5000,43500"
st "hdmi_i2_clk_ni"
ju 2
blo "-5000,43300"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 1214,0
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 64
suid 113,0
)
declText (MLText
uid 1215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,206800,69500,208000"
st "hdmi_i2_clk_ni  : std_logic --#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N
"
)
)
*175 (PortIoIn
uid 1225,0
shape (CompositeShape
uid 1226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1227,0
sl 0
ro 270
xt "-4000,41625,-2500,42375"
)
(Line
uid 1228,0
sl 0
ro 270
xt "-2500,42000,-2000,42000"
pts [
"-2500,42000"
"-2000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1229,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1230,0
va (VaSet
isHidden 1
)
xt "-10700,41500,-5000,42500"
st "hdmi_i2_d_pi"
ju 2
blo "-5000,42300"
tm "WireNameMgr"
)
)
)
*176 (Net
uid 1231,0
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 65
suid 114,0
)
declText (MLText
uid 1232,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,208000,76100,209200"
st "hdmi_i2_d_pi    : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P
"
)
)
*177 (PortIoIn
uid 1242,0
shape (CompositeShape
uid 1243,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1244,0
sl 0
ro 270
xt "-4000,40625,-2500,41375"
)
(Line
uid 1245,0
sl 0
ro 270
xt "-2500,41000,-2000,41000"
pts [
"-2500,41000"
"-2000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1246,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1247,0
va (VaSet
isHidden 1
)
xt "-10700,40500,-5000,41500"
st "hdmi_i2_d_ni"
ju 2
blo "-5000,41300"
tm "WireNameMgr"
)
)
)
*178 (Net
uid 1248,0
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 66
suid 115,0
)
declText (MLText
uid 1249,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,209200,77000,210400"
st "hdmi_i2_d_ni    : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N
"
)
)
*179 (PortIoInOut
uid 1259,0
shape (CompositeShape
uid 1260,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1261,0
sl 0
xt "52500,49625,54000,50375"
)
(Line
uid 1262,0
sl 0
xt "52000,50000,52500,50000"
pts [
"52000,50000"
"52500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1263,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1264,0
va (VaSet
isHidden 1
)
xt "55000,49500,61200,50500"
st "hdmi_i2_scl_io"
blo "55000,50300"
tm "WireNameMgr"
)
)
)
*180 (Net
uid 1265,0
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 67
suid 116,0
)
declText (MLText
uid 1266,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,210400,68100,211600"
st "hdmi_i2_scl_io  : std_logic --#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL
"
)
)
*181 (PortIoInOut
uid 1276,0
shape (CompositeShape
uid 1277,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1278,0
sl 0
xt "52500,50625,54000,51375"
)
(Line
uid 1279,0
sl 0
xt "52000,51000,52500,51000"
pts [
"52000,51000"
"52500,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1280,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1281,0
va (VaSet
isHidden 1
)
xt "55000,50500,61500,51500"
st "hdmi_i2_sda_io"
blo "55000,51300"
tm "WireNameMgr"
)
)
)
*182 (Net
uid 1282,0
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 68
suid 117,0
)
declText (MLText
uid 1283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,211600,67400,212800"
st "hdmi_i2_sda_io  : std_logic --#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA
"
)
)
*183 (PortIoOut
uid 1293,0
shape (CompositeShape
uid 1294,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1295,0
sl 0
ro 270
xt "52500,51625,54000,52375"
)
(Line
uid 1296,0
sl 0
ro 270
xt "52000,52000,52500,52000"
pts [
"52000,52000"
"52500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1297,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1298,0
va (VaSet
isHidden 1
)
xt "55000,51500,61000,52500"
st "usbhost_clk_o"
blo "55000,52300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 1299,0
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 69
suid 118,0
)
declText (MLText
uid 1300,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,212800,64000,215200"
st "--#onboardUSBHostController
usbhost_clk_o   : std_logic --#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1
"
)
)
*185 (PortIoOut
uid 1313,0
shape (CompositeShape
uid 1314,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1315,0
sl 0
ro 270
xt "52500,52625,54000,53375"
)
(Line
uid 1316,0
sl 0
ro 270
xt "52000,53000,52500,53000"
pts [
"52000,53000"
"52500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1317,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1318,0
va (VaSet
isHidden 1
)
xt "55000,52500,60800,53500"
st "usbhost_ss_o"
blo "55000,53300"
tm "WireNameMgr"
)
)
)
*186 (Net
uid 1319,0
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 70
suid 119,0
)
declText (MLText
uid 1320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,215200,63100,216400"
st "usbhost_ss_o    : std_logic --#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1
"
)
)
*187 (PortIoIn
uid 1330,0
shape (CompositeShape
uid 1331,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1332,0
sl 0
ro 270
xt "-4000,39625,-2500,40375"
)
(Line
uid 1333,0
sl 0
ro 270
xt "-2500,40000,-2000,40000"
pts [
"-2500,40000"
"-2000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1334,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1335,0
va (VaSet
isHidden 1
)
xt "-10800,39500,-5000,40500"
st "usbhost_sdi_i"
ju 2
blo "-5000,40300"
tm "WireNameMgr"
)
)
)
*188 (Net
uid 1336,0
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 71
suid 120,0
)
declText (MLText
uid 1337,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,216400,63700,217600"
st "usbhost_sdi_i   : std_logic --#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1
"
)
)
*189 (PortIoOut
uid 1347,0
shape (CompositeShape
uid 1348,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1349,0
sl 0
ro 270
xt "52500,53625,54000,54375"
)
(Line
uid 1350,0
sl 0
ro 270
xt "52000,54000,52500,54000"
pts [
"52000,54000"
"52500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1351,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1352,0
va (VaSet
isHidden 1
)
xt "55000,53500,61400,54500"
st "usbhost_sdo_o"
blo "55000,54300"
tm "WireNameMgr"
)
)
)
*190 (Net
uid 1353,0
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 72
suid 121,0
)
declText (MLText
uid 1354,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,217600,64000,218800"
st "usbhost_sdo_o   : std_logic --#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1
"
)
)
*191 (PortIoIn
uid 1364,0
shape (CompositeShape
uid 1365,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1366,0
sl 0
ro 270
xt "-4000,44625,-2500,45375"
)
(Line
uid 1367,0
sl 0
ro 270
xt "-2500,45000,-2000,45000"
pts [
"-2500,45000"
"-2000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1368,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1369,0
va (VaSet
isHidden 1
)
xt "-10000,44500,-5000,45500"
st "aud_bitclk_i"
ju 2
blo "-5000,45300"
tm "WireNameMgr"
)
)
)
*192 (Net
uid 1370,0
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 73
suid 122,0
)
declText (MLText
uid 1371,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,218800,66900,221200"
st "--#Audio
aud_bitclk_i    : std_logic --#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK
"
)
)
*193 (PortIoIn
uid 1384,0
shape (CompositeShape
uid 1385,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1386,0
sl 0
ro 270
xt "-4000,45625,-2500,46375"
)
(Line
uid 1387,0
sl 0
ro 270
xt "-2500,46000,-2000,46000"
pts [
"-2500,46000"
"-2000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1388,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1389,0
va (VaSet
isHidden 1
)
xt "-8600,45500,-5000,46500"
st "aud_sdi_i"
ju 2
blo "-5000,46300"
tm "WireNameMgr"
)
)
)
*194 (Net
uid 1390,0
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 74
suid 123,0
)
declText (MLText
uid 1391,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,221200,61700,222400"
st "aud_sdi_i       : std_logic --#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI
"
)
)
*195 (PortIoOut
uid 1401,0
shape (CompositeShape
uid 1402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1403,0
sl 0
ro 270
xt "52500,54625,54000,55375"
)
(Line
uid 1404,0
sl 0
ro 270
xt "52000,55000,52500,55000"
pts [
"52000,55000"
"52500,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1406,0
va (VaSet
isHidden 1
)
xt "55000,54500,59200,55500"
st "aud_sdo_o"
blo "55000,55300"
tm "WireNameMgr"
)
)
)
*196 (Net
uid 1407,0
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 75
suid 124,0
)
declText (MLText
uid 1408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,222400,63600,223600"
st "aud_sdo_o       : std_logic --#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO
"
)
)
*197 (PortIoOut
uid 1418,0
shape (CompositeShape
uid 1419,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1420,0
sl 0
ro 270
xt "52500,55625,54000,56375"
)
(Line
uid 1421,0
sl 0
ro 270
xt "52000,56000,52500,56000"
pts [
"52000,56000"
"52500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1422,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1423,0
va (VaSet
isHidden 1
)
xt "55000,55500,60000,56500"
st "aud_sync_o"
blo "55000,56300"
tm "WireNameMgr"
)
)
)
*198 (Net
uid 1424,0
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 76
suid 125,0
)
declText (MLText
uid 1425,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,223600,63200,224800"
st "aud_sync_o      : std_logic --#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC
"
)
)
*199 (PortIoOut
uid 1435,0
shape (CompositeShape
uid 1436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1437,0
sl 0
ro 270
xt "52500,56625,54000,57375"
)
(Line
uid 1438,0
sl 0
ro 270
xt "52000,57000,52500,57000"
pts [
"52000,57000"
"52500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1439,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1440,0
va (VaSet
isHidden 1
)
xt "55000,56500,58800,57500"
st "aud_rst_o"
blo "55000,57300"
tm "WireNameMgr"
)
)
)
*200 (Net
uid 1441,0
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 77
suid 126,0
)
declText (MLText
uid 1442,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,224800,63000,226000"
st "aud_rst_o       : std_logic --#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET
"
)
)
*201 (PortIoOut
uid 1452,0
shape (CompositeShape
uid 1453,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1454,0
sl 0
ro 270
xt "52500,57625,54000,58375"
)
(Line
uid 1455,0
sl 0
ro 270
xt "52000,58000,52500,58000"
pts [
"52000,58000"
"52500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1456,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1457,0
va (VaSet
isHidden 1
)
xt "55000,57500,59900,58500"
st "pmod_ja_io"
blo "55000,58300"
tm "WireNameMgr"
)
)
)
*202 (Net
uid 1458,0
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
suid 127,0
)
declText (MLText
uid 1459,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,226000,68700,228400"
st "--#PMODConnector
pmod_ja_io      : std_logic_vector(7 downto 0) --#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N
"
)
)
*203 (PortIoInOut
uid 1472,0
shape (CompositeShape
uid 1473,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1474,0
sl 0
xt "52500,23625,54000,24375"
)
(Line
uid 1475,0
sl 0
xt "52000,24000,52500,24000"
pts [
"52000,24000"
"52500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1476,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1477,0
va (VaSet
isHidden 1
)
xt "55000,23500,61200,24500"
st "vmod_exp_pio"
blo "55000,24300"
tm "WireNameMgr"
)
)
)
*204 (Net
uid 1478,0
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 79
suid 128,0
)
declText (MLText
uid 1479,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,228400,73100,232000"
st "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals
vmod_exp_pio    : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P
"
)
)
*205 (PortIoInOut
uid 1492,0
shape (CompositeShape
uid 1493,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1494,0
sl 0
xt "52500,24625,54000,25375"
)
(Line
uid 1495,0
sl 0
xt "52000,25000,52500,25000"
pts [
"52000,25000"
"52500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1496,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1497,0
va (VaSet
isHidden 1
)
xt "55000,24500,61200,25500"
st "vmod_exp_nio"
blo "55000,25300"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 1498,0
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 80
suid 129,0
)
declText (MLText
uid 1499,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,232000,74100,233200"
st "vmod_exp_nio    : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N
"
)
)
*207 (PortIoIn
uid 1509,0
shape (CompositeShape
uid 1510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1511,0
sl 0
ro 270
xt "-4000,46625,-2500,47375"
)
(Line
uid 1512,0
sl 0
ro 270
xt "-2500,47000,-2000,47000"
pts [
"-2500,47000"
"-2000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1513,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1514,0
va (VaSet
isHidden 1
)
xt "-10200,46500,-5000,47500"
st "usbuart_rx_i"
ju 2
blo "-5000,47300"
tm "WireNameMgr"
)
)
)
*208 (Net
uid 1515,0
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 81
suid 130,0
)
declText (MLText
uid 1516,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,233200,61000,235600"
st "--#USBUARTConnector
usbuart_rx_i    : std_logic --#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD
"
)
)
*209 (PortIoOut
uid 1529,0
shape (CompositeShape
uid 1530,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1531,0
sl 0
ro 270
xt "52500,58625,54000,59375"
)
(Line
uid 1532,0
sl 0
ro 270
xt "52000,59000,52500,59000"
pts [
"52000,59000"
"52500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1533,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1534,0
va (VaSet
isHidden 1
)
xt "55000,58500,60400,59500"
st "usbuart_tc_o"
blo "55000,59300"
tm "WireNameMgr"
)
)
)
*210 (Net
uid 1535,0
decl (Decl
n "usbuart_tc_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 82
suid 131,0
)
declText (MLText
uid 1536,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,235600,61000,236800"
st "usbuart_tc_o    : std_logic --#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD
"
)
)
*211 (SaComponent
uid 1650,0
optionalChildren [
*212 (CptPort
uid 1659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1660,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,625,30000,1375"
)
tg (CPTG
uid 1661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1662,0
va (VaSet
isHidden 1
)
xt "31000,500,33100,1500"
st "bco_i"
blo "31000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "bco_i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*213 (CptPort
uid 1663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1664,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,1625,30000,2375"
)
tg (CPTG
uid 1665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1666,0
va (VaSet
isHidden 1
)
xt "31000,1500,33200,2500"
st "com_i"
blo "31000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*214 (CptPort
uid 1667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1668,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,2625,30000,3375"
)
tg (CPTG
uid 1669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "31000,2500,33400,3500"
st "dat0_i"
blo "31000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "dat0_i"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*215 (CptPort
uid 1671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1672,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,3625,30000,4375"
)
tg (CPTG
uid 1673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1674,0
va (VaSet
isHidden 1
)
xt "31000,3500,33400,4500"
st "dat1_i"
blo "31000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "dat1_i"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*216 (CptPort
uid 1675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1676,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,4625,30000,5375"
)
tg (CPTG
uid 1677,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1678,0
va (VaSet
isHidden 1
)
xt "31000,4500,33400,5500"
st "dat2_i"
blo "31000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "dat2_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*217 (CptPort
uid 1679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1680,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,5625,30000,6375"
)
tg (CPTG
uid 1681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1682,0
va (VaSet
isHidden 1
)
xt "31000,5500,33400,6500"
st "dat3_i"
blo "31000,6300"
)
)
thePort (LogicalPort
decl (Decl
n "dat3_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*218 (CptPort
uid 1683,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1684,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,6625,30000,7375"
)
tg (CPTG
uid 1685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1686,0
va (VaSet
isHidden 1
)
xt "31000,6500,33200,7500"
st "dclk_i"
blo "31000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "dclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*219 (CptPort
uid 1687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1688,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,7625,30000,8375"
)
tg (CPTG
uid 1689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1690,0
va (VaSet
isHidden 1
)
xt "31000,7500,34100,8500"
st "fastclk_i"
blo "31000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "fastclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*220 (CptPort
uid 1691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1692,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,8625,30000,9375"
)
tg (CPTG
uid 1693,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
)
xt "31000,8500,32400,9500"
st "l0_i"
blo "31000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*221 (CptPort
uid 1695,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1696,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,9625,30000,10375"
)
tg (CPTG
uid 1697,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1698,0
va (VaSet
isHidden 1
)
xt "31000,9500,32400,10500"
st "l1_i"
blo "31000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*222 (CptPort
uid 1699,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1700,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,10625,30000,11375"
)
tg (CPTG
uid 1701,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1702,0
va (VaSet
isHidden 1
)
xt "31000,10500,32900,11500"
st "r3s_i"
blo "31000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*223 (CptPort
uid 1703,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1704,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,11625,30000,12375"
)
tg (CPTG
uid 1705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1706,0
va (VaSet
isHidden 1
)
xt "31000,11500,32700,12500"
st "rst_i"
blo "31000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*224 (CptPort
uid 1707,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1708,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,12625,30000,13375"
)
tg (CPTG
uid 1709,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1710,0
va (VaSet
isHidden 1
)
xt "31000,12500,35500,13500"
st "rst_por_ni"
blo "31000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_por_ni"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*225 (CptPort
uid 1711,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1712,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,13625,30000,14375"
)
tg (CPTG
uid 1713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1714,0
va (VaSet
isHidden 1
)
xt "31000,13500,33800,14500"
st "xoff0_i"
blo "31000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff0_i"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*226 (CptPort
uid 1715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1716,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,14625,30000,15375"
)
tg (CPTG
uid 1717,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1718,0
va (VaSet
isHidden 1
)
xt "31000,14500,33800,15500"
st "xoff1_i"
blo "31000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff1_i"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*227 (CptPort
uid 1719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1720,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,15625,30000,16375"
)
tg (CPTG
uid 1721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1722,0
va (VaSet
isHidden 1
)
xt "31000,15500,33800,16500"
st "xoff2_i"
blo "31000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff2_i"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*228 (CptPort
uid 1723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1724,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,16625,30000,17375"
)
tg (CPTG
uid 1725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1726,0
va (VaSet
isHidden 1
)
xt "31000,16500,33800,17500"
st "xoff3_i"
blo "31000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "xoff3_i"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*229 (CptPort
uid 1727,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1728,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,5625,33750,6375"
)
tg (CPTG
uid 1729,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1730,0
va (VaSet
isHidden 1
)
xt "29300,5500,32000,6500"
st "dat0_o"
ju 2
blo "32000,6300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat0_o"
t "std_logic"
preAdd 0
posAdd 0
o 18
)
)
)
*230 (CptPort
uid 1731,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1732,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,6625,33750,7375"
)
tg (CPTG
uid 1733,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1734,0
va (VaSet
isHidden 1
)
xt "29300,6500,32000,7500"
st "dat1_o"
ju 2
blo "32000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat1_o"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*231 (CptPort
uid 1735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,7625,33750,8375"
)
tg (CPTG
uid 1737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1738,0
va (VaSet
isHidden 1
)
xt "29300,7500,32000,8500"
st "dat2_o"
ju 2
blo "32000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat2_o"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*232 (CptPort
uid 1739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,8625,33750,9375"
)
tg (CPTG
uid 1741,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1742,0
va (VaSet
isHidden 1
)
xt "29300,8500,32000,9500"
st "dat3_o"
ju 2
blo "32000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dat3_o"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*233 (CptPort
uid 1743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1744,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,625,33750,1375"
)
tg (CPTG
uid 1745,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1746,0
va (VaSet
isHidden 1
)
xt "28900,500,32000,1500"
st "xoff0_o"
ju 2
blo "32000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff0_o"
t "std_logic"
preAdd 0
posAdd 0
o 22
)
)
)
*234 (CptPort
uid 1747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1748,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,1625,33750,2375"
)
tg (CPTG
uid 1749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1750,0
va (VaSet
isHidden 1
)
xt "28900,1500,32000,2500"
st "xoff1_o"
ju 2
blo "32000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff1_o"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*235 (CptPort
uid 1751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1752,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,2625,33750,3375"
)
tg (CPTG
uid 1753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1754,0
va (VaSet
isHidden 1
)
xt "28900,2500,32000,3500"
st "xoff2_o"
ju 2
blo "32000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff2_o"
t "std_logic"
preAdd 0
posAdd 0
o 24
)
)
)
*236 (CptPort
uid 1755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1756,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,3625,33750,4375"
)
tg (CPTG
uid 1757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1758,0
va (VaSet
isHidden 1
)
xt "28900,3500,32000,4500"
st "xoff3_o"
ju 2
blo "32000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff3_o"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*237 (CptPort
uid 1759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1760,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,17625,30000,18375"
)
tg (CPTG
uid 1761,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1762,0
va (VaSet
isHidden 1
)
xt "31000,17500,34600,18500"
st "threshold"
blo "31000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 26
)
)
)
*238 (CommentText
uid 1919,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1920,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "30000,0,45000,4000"
)
text (MLText
uid 1921,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "30200,200,43000,3800"
st "
----------------

    Instance port mappings.

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
*239 (PortMapFrame
uid 4010,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4011,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,-2000,35000,21000"
)
portMapText (BiTextGroup
uid 4012,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4013,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "35000,21000,47500,47400"
st "bco_i => clk40,
com_i => com,
dat0_i => LO,
dat1_i => LO,
dat2_i => LO,
dat3_i => LO,
dclk_i => clk80,
fastclk_i => LO,
l0_i => l0,
l1_i => l1,
r3s_i => r3s,
rst_i => rst,
rst_por_ni => rst_n,
threshold => threshold,
xoff0_i => LO,
xoff1_i => LO,
xoff2_i => LO,
xoff3_i => LO,
xoff0_o => xoff0_o,
xoff1_o => xoff1_o,
xoff2_o => xoff2_o,
xoff3_o => xoff3_o,"
)
second (MLText
uid 4014,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "35000,47400,46800,52200"
st "dat0_o => vmod_d(0),
dat1_o => vmod_d(1),
dat2_o => vmod_d(2),
dat3_o => vmod_d(3)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 1651,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,0,33000,19000"
)
showPorts 0
ttg (MlTextGroup
uid 1652,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 1653,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "28150,18000,30150,19000"
st "atlys"
blo "28150,18800"
tm "BdLibraryNameMgr"
)
*241 (Text
uid 1654,0
va (VaSet
font "helvetica,8,1"
)
xt "28150,19000,34850,20000"
st "mod130_hybrid"
blo "28150,19800"
tm "CptNameMgr"
)
*242 (Text
uid 1655,0
va (VaSet
font "helvetica,8,1"
)
xt "28150,20000,30750,21000"
st "Uhyb0"
blo "28150,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1656,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1657,0
text (MLText
uid 1658,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "21150,5500,39650,7100"
st "CHIPS_PER_CHAIN = 2    ( integer )  
PADID_MIN       = 1    ( integer )  
"
)
header ""
)
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "2"
)
(GiElement
name "PADID_MIN"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*243 (SaComponent
uid 2090,0
optionalChildren [
*244 (CptPort
uid 2099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2100,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,29625,30000,30375"
)
tg (CPTG
uid 2101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2102,0
va (VaSet
isHidden 1
)
xt "31000,29500,32000,30500"
st "clk"
blo "31000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*245 (CptPort
uid 2103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2104,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,31625,30000,32375"
)
tg (CPTG
uid 2105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2106,0
va (VaSet
isHidden 1
)
xt "31000,31500,32500,32500"
st "rstb"
blo "31000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "rstb"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*246 (CptPort
uid 2107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,35625,30000,36375"
)
tg (CPTG
uid 2109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2110,0
va (VaSet
isHidden 1
)
xt "31000,35500,36700,36500"
st "powerUpRstb"
blo "31000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "powerUpRstb"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*247 (CptPort
uid 2111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2112,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,30625,30000,31375"
)
tg (CPTG
uid 2113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2114,0
va (VaSet
isHidden 1
)
xt "31000,30500,32500,31500"
st "com"
blo "31000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "com"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*248 (CptPort
uid 2115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,36625,30000,37375"
)
tg (CPTG
uid 2117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2118,0
va (VaSet
isHidden 1
)
xt "31000,36500,33700,37500"
st "l0mode"
blo "31000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "l0mode"
t "std_logic"
eolc "--serial interface input signals & resets"
preAdd 0
posAdd 0
o 5
)
)
)
*249 (CptPort
uid 2119,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,45625,33750,46375"
)
tg (CPTG
uid 2121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2122,0
va (VaSet
isHidden 1
)
xt "27400,45500,32000,46500"
st "L0IDpreset"
ju 2
blo "32000,46300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "L0IDpreset"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*250 (CptPort
uid 2123,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,46625,33750,47375"
)
tg (CPTG
uid 2125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2126,0
va (VaSet
isHidden 1
)
xt "28400,46500,32000,47500"
st "SEUreset"
ju 2
blo "32000,47300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SEUreset"
t "std_logic"
preAdd 0
posAdd 0
o 7
)
)
)
*251 (CptPort
uid 2127,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,47625,33750,48375"
)
tg (CPTG
uid 2129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2130,0
va (VaSet
isHidden 1
)
xt "29000,47500,32000,48500"
st "BCreset"
ju 2
blo "32000,48300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BCreset"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*252 (CptPort
uid 2131,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,48625,33750,49375"
)
tg (CPTG
uid 2133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2134,0
va (VaSet
isHidden 1
)
xt "26500,48500,32000,49500"
st "writePending"
ju 2
blo "32000,49300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "writePending"
t "std_logic"
preAdd 0
posAdd 0
o 9
)
)
)
*253 (CptPort
uid 2135,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2136,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,43625,33750,44375"
)
tg (CPTG
uid 2137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2138,0
va (VaSet
isHidden 1
)
xt "26700,43500,32000,44500"
st "readPending"
ju 2
blo "32000,44300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "readPending"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*254 (CptPort
uid 2139,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,49625,33750,50375"
)
tg (CPTG
uid 2141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2142,0
va (VaSet
isHidden 1
)
xt "31100,49500,32000,50500"
st "rw"
ju 2
blo "32000,50300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "rw"
t "std_logic"
preAdd 0
posAdd 0
o 11
)
)
)
*255 (CptPort
uid 2143,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,50625,33750,51375"
)
tg (CPTG
uid 2145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2146,0
va (VaSet
isHidden 1
)
xt "25100,50500,32000,51500"
st "selectedRegRead"
ju 2
blo "32000,51300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "selectedRegRead"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*256 (CptPort
uid 2147,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2148,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,44625,33750,45375"
)
tg (CPTG
uid 2149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2150,0
va (VaSet
isHidden 1
)
xt "26500,44500,32000,45500"
st "loadReadReg"
ju 2
blo "32000,45300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "loadReadReg"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*257 (CptPort
uid 2151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,37625,30000,38375"
)
tg (CPTG
uid 2153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2154,0
va (VaSet
isHidden 1
)
xt "31000,37500,31700,38500"
st "id"
blo "31000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "id"
t "std_logic_vector"
b "(4 downto 0)"
eolc "--bondpad-configured chip-ID"
preAdd 0
posAdd 0
o 14
)
)
)
*258 (CptPort
uid 2155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,38625,30000,39375"
)
tg (CPTG
uid 2157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2158,0
va (VaSet
isHidden 1
)
xt "31000,38500,37300,39500"
st "regWriteDisable"
blo "31000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "regWriteDisable"
t "std_logic"
preAdd 0
posAdd 0
o 15
)
)
)
*259 (CptPort
uid 2159,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2160,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,42625,33750,43375"
)
tg (CPTG
uid 2161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2162,0
va (VaSet
isHidden 1
)
xt "29400,42500,32000,43500"
st "regadd"
ju 2
blo "32000,43300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "regadd"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 16
)
)
)
*260 (CptPort
uid 2163,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2164,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,41625,33750,42375"
)
tg (CPTG
uid 2165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2166,0
va (VaSet
isHidden 1
)
xt "26500,41500,32000,42500"
st "regReadPush"
ju 2
blo "32000,42300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "regReadPush"
t "std_logic"
preAdd 0
posAdd 0
o 17
)
)
)
*261 (CptPort
uid 2167,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2168,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,29625,33750,30375"
)
tg (CPTG
uid 2169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2170,0
va (VaSet
isHidden 1
)
xt "27200,29500,32000,30500"
st "regReadVal"
ju 2
blo "32000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "regReadVal"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*262 (CptPort
uid 2171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2172,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,30625,33750,31375"
)
tg (CPTG
uid 2173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2174,0
va (VaSet
isHidden 1
)
xt "28700,30500,32000,31500"
st "softRstb"
ju 2
blo "32000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "softRstb"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*263 (CptPort
uid 2175,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,51625,33750,52375"
)
tg (CPTG
uid 2177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2178,0
va (VaSet
isHidden 1
)
xt "26400,51500,32000,52500"
st "last_softRstb"
ju 2
blo "32000,52300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "last_softRstb"
t "std_logic"
preAdd 0
posAdd 0
o 20
)
)
)
*264 (CptPort
uid 2179,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,52625,33750,53375"
)
tg (CPTG
uid 2181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2182,0
va (VaSet
isHidden 1
)
xt "28500,52500,32000,53500"
st "hardRstb"
ju 2
blo "32000,53300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "hardRstb"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*265 (CptPort
uid 2183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2184,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,32625,30000,33375"
)
tg (CPTG
uid 2185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2186,0
va (VaSet
isHidden 1
)
xt "31000,32500,33700,33500"
st "hardL0"
blo "31000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "hardL0"
t "std_logic"
preAdd 0
posAdd 0
o 22
)
)
)
*266 (CptPort
uid 2187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2188,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,33625,30000,34375"
)
tg (CPTG
uid 2189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2190,0
va (VaSet
isHidden 1
)
xt "31000,33500,33700,34500"
st "hardL1"
blo "31000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "hardL1"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*267 (CptPort
uid 2191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2192,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,34625,30000,35375"
)
tg (CPTG
uid 2193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2194,0
va (VaSet
isHidden 1
)
xt "31000,34500,33800,35500"
st "hardR3"
blo "31000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "hardR3"
t "std_logic"
preAdd 0
posAdd 0
o 24
)
)
)
*268 (CptPort
uid 2195,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,53625,33750,54375"
)
tg (CPTG
uid 2197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2198,0
va (VaSet
isHidden 1
)
xt "29000,53500,32000,54500"
st "com_int"
ju 2
blo "32000,54300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "com_int"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*269 (CptPort
uid 2199,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,54625,33750,55375"
)
tg (CPTG
uid 2201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2202,0
va (VaSet
isHidden 1
)
xt "29500,54500,32000,55500"
st "softL0"
ju 2
blo "32000,55300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "softL0"
t "std_logic"
preAdd 0
posAdd 0
o 26
)
)
)
*270 (CptPort
uid 2203,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,55625,33750,56375"
)
tg (CPTG
uid 2205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2206,0
va (VaSet
isHidden 1
)
xt "29500,55500,32000,56500"
st "softL1"
ju 2
blo "32000,56300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "softL1"
t "std_logic"
preAdd 0
posAdd 0
o 27
)
)
)
*271 (CptPort
uid 2207,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,56625,33750,57375"
)
tg (CPTG
uid 2209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2210,0
va (VaSet
isHidden 1
)
xt "29400,56500,32000,57500"
st "softR3"
ju 2
blo "32000,57300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "softR3"
t "std_logic"
preAdd 0
posAdd 0
o 28
)
)
)
*272 (CptPort
uid 2211,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,57625,33750,58375"
)
tg (CPTG
uid 2213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2214,0
va (VaSet
isHidden 1
)
xt "28400,57500,32000,58500"
st "L0ShiftIn"
ju 2
blo "32000,58300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "L0ShiftIn"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
i "(others => '0')"
)
)
)
*273 (CptPort
uid 2215,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2216,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,31625,33750,32375"
)
tg (CPTG
uid 2217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2218,0
va (VaSet
isHidden 1
)
xt "28500,31500,32000,32500"
st "regClkEn"
ju 2
blo "32000,32300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "regClkEn"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*274 (CptPort
uid 2219,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,58625,33750,59375"
)
tg (CPTG
uid 2221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2222,0
va (VaSet
isHidden 1
)
xt "24800,58500,32000,59500"
st "commandPending"
ju 2
blo "32000,59300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "commandPending"
t "std_logic"
preAdd 0
posAdd 0
o 31
)
)
)
*275 (CptPort
uid 2223,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,59625,33750,60375"
)
tg (CPTG
uid 2225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2226,0
va (VaSet
isHidden 1
)
xt "23400,59500,32000,60500"
st "lastCommandpending"
ju 2
blo "32000,60300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "lastCommandpending"
t "std_logic"
preAdd 0
posAdd 0
o 32
)
)
)
*276 (CptPort
uid 2227,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,60625,33750,61375"
)
tg (CPTG
uid 2229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2230,0
va (VaSet
isHidden 1
)
xt "31200,60500,32000,61500"
st "llc"
ju 2
blo "32000,61300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "llc"
t "std_logic"
preAdd 0
posAdd 0
o 33
)
)
)
*277 (CptPort
uid 2231,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2232,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,32625,33750,33375"
)
tg (CPTG
uid 2233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2234,0
va (VaSet
isHidden 1
)
xt "28500,32500,32000,33500"
st "syncRstb"
ju 2
blo "32000,33300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "syncRstb"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*278 (CptPort
uid 2235,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2236,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,34625,33750,35375"
)
tg (CPTG
uid 2237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2238,0
va (VaSet
isHidden 1
)
xt "25900,34500,32000,35500"
st "shiftInputReg0"
ju 2
blo "32000,35300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "shiftInputReg0"
t "std_logic"
preAdd 0
posAdd 0
o 35
)
)
)
*279 (CptPort
uid 2239,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2240,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,35625,33750,36375"
)
tg (CPTG
uid 2241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2242,0
va (VaSet
isHidden 1
)
xt "26000,35500,32000,36500"
st "loadInputReg0"
ju 2
blo "32000,36300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "loadInputReg0"
t "std_logic"
preAdd 0
posAdd 0
o 36
)
)
)
*280 (CptPort
uid 2243,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2244,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,36625,33750,37375"
)
tg (CPTG
uid 2245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2246,0
va (VaSet
isHidden 1
)
xt "25100,36500,32000,37500"
st "unloadInputReg0"
ju 2
blo "32000,37300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "unloadInputReg0"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*281 (CptPort
uid 2247,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2248,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,33625,33750,34375"
)
tg (CPTG
uid 2249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2250,0
va (VaSet
isHidden 1
)
xt "30100,33500,32000,34500"
st "ireg0"
ju 2
blo "32000,34300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ireg0"
t "std_logic"
preAdd 0
posAdd 0
o 38
)
)
)
*282 (CptPort
uid 2251,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,38625,33750,39375"
)
tg (CPTG
uid 2253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2254,0
va (VaSet
isHidden 1
)
xt "25900,38500,32000,39500"
st "shiftInputReg1"
ju 2
blo "32000,39300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "shiftInputReg1"
t "std_logic"
preAdd 0
posAdd 0
o 39
)
)
)
*283 (CptPort
uid 2255,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2256,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,39625,33750,40375"
)
tg (CPTG
uid 2257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2258,0
va (VaSet
isHidden 1
)
xt "26000,39500,32000,40500"
st "loadInputReg1"
ju 2
blo "32000,40300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "loadInputReg1"
t "std_logic"
preAdd 0
posAdd 0
o 40
)
)
)
*284 (CptPort
uid 2259,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2260,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,40625,33750,41375"
)
tg (CPTG
uid 2261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2262,0
va (VaSet
isHidden 1
)
xt "25100,40500,32000,41500"
st "unloadInputReg1"
ju 2
blo "32000,41300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "unloadInputReg1"
t "std_logic"
preAdd 0
posAdd 0
o 41
)
)
)
*285 (CptPort
uid 2263,0
ps "OnEdgeStrategy"
shape (Diamond
uid 2264,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33000,37625,33750,38375"
)
tg (CPTG
uid 2265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2266,0
va (VaSet
isHidden 1
)
xt "30100,37500,32000,38500"
st "ireg1"
ju 2
blo "32000,38300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "ireg1"
t "std_logic"
preAdd 0
posAdd 0
o 42
)
)
)
*286 (PortMapFrame
uid 2267,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 2268,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "28000,27000,35000,64000"
)
portMapText (BiTextGroup
uid 2269,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 2270,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "35000,64000,54900,90400"
st "clk => clk40,
com => com,
hardL0 => l0,
hardL1 => l1,
hardR3 => r3s,
rstb => rst_n,
softRstb => led00,
ireg0 => ireg0,
ireg1 => ireg1,
loadInputReg0 => loadInputReg0,
loadInputReg1 => loadInputReg1,
loadReadReg => loadReadReg,
readPending => readPending,
regClkEn => regClkEn,
regReadPush => regReadPush,
regReadVal => regReadVal,
regadd => registerAddress,
shiftInputReg0 => shiftInputReg0,
shiftInputReg1 => shiftInputReg1,
syncRstb => syncRstb,
unloadInputReg0 => unloadInputReg0,
unloadInputReg1 => unloadInputReg1,"
)
second (MLText
uid 2271,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "35000,90400,56100,95200"
st "poweruprstb => '1',
id => std_logic_vector(to_unsigned(63,5)),
regWriteDisable => '0',
l0mode => '0'"
tm "PortMapTextMgr"
)
)
)
*287 (CommentText
uid 2404,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2405,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "30000,29000,45000,33000"
)
text (MLText
uid 2406,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "30200,29200,42300,30400"
st "
TMU command decoder

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2091,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,29000,33000,62000"
)
showPorts 0
ttg (MlTextGroup
uid 2092,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*288 (Text
uid 2093,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "29150,61000,31150,62000"
st "atlys"
blo "29150,61800"
tm "BdLibraryNameMgr"
)
*289 (Text
uid 2094,0
va (VaSet
font "helvetica,8,1"
)
xt "29150,62000,31950,63000"
st "cmdctrl"
blo "29150,62800"
tm "CptNameMgr"
)
*290 (Text
uid 2095,0
va (VaSet
font "helvetica,8,1"
)
xt "29150,63000,33850,64000"
st "cmdctrlImp"
blo "29150,63800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2096,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2097,0
text (MLText
uid 2098,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "22150,41500,22150,41500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*291 (SaComponent
uid 2443,0
optionalChildren [
*292 (CptPort
uid 2452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2453,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,12625,43000,13375"
)
tg (CPTG
uid 2454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2455,0
va (VaSet
isHidden 1
)
xt "44000,12500,46100,13500"
st "clkEn"
blo "44000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clkEn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 1
)
)
)
*293 (CptPort
uid 2456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2457,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,13625,43000,14375"
)
tg (CPTG
uid 2458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2459,0
va (VaSet
isHidden 1
)
xt "44000,13500,45500,14500"
st "bclk"
blo "44000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "bclk"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 2
)
)
)
*294 (CptPort
uid 2460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2461,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,14625,43000,15375"
)
tg (CPTG
uid 2462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2463,0
va (VaSet
isHidden 1
)
xt "44000,14500,45500,15500"
st "rstb"
blo "44000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "rstb"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 3
)
)
)
*295 (CptPort
uid 2464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2465,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,15625,43000,16375"
)
tg (CPTG
uid 2466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2467,0
va (VaSet
isHidden 1
)
xt "44000,15500,46800,16500"
st "shiftEn"
blo "44000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "shiftEn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 4
)
)
)
*296 (CptPort
uid 2468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2469,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,16625,43000,17375"
)
tg (CPTG
uid 2470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2471,0
va (VaSet
isHidden 1
)
xt "44000,16500,46500,17500"
st "latchIn"
blo "44000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "latchIn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 5
)
)
)
*297 (CptPort
uid 2472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2473,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,17625,43000,18375"
)
tg (CPTG
uid 2474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2475,0
va (VaSet
isHidden 1
)
xt "44000,17500,47100,18500"
st "latchOut"
blo "44000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "latchOut"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 6
)
)
)
*298 (CptPort
uid 2476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2477,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,18625,43000,19375"
)
tg (CPTG
uid 2478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2479,0
va (VaSet
isHidden 1
)
xt "44000,18500,46400,19500"
st "shiftIn"
blo "44000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "shiftIn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 7
)
)
)
*299 (CptPort
uid 2480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2481,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,13625,46750,14375"
)
tg (CPTG
uid 2482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2483,0
va (VaSet
isHidden 1
)
xt "42000,13500,45000,14500"
st "shiftOut"
ju 2
blo "45000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shiftOut"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 8
)
)
)
*300 (CptPort
uid 2484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2485,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,12625,46750,13375"
)
tg (CPTG
uid 2486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2487,0
va (VaSet
isHidden 1
)
xt "42100,12500,45000,13500"
st "dataOut"
ju 2
blo "45000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
*301 (CommentText
uid 2542,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2543,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "43000,12000,58000,16000"
)
text (MLText
uid 2544,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "43200,12200,52500,13400"
st "
---- 2 TMU registers

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2444,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,12000,46000,20000"
)
showPorts 0
ttg (MlTextGroup
uid 2445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 2446,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42450,19000,44450,20000"
st "atlys"
blo "42450,19800"
tm "BdLibraryNameMgr"
)
*303 (Text
uid 2447,0
va (VaSet
font "helvetica,8,1"
)
xt "42450,20000,44750,21000"
st "reg32"
blo "42450,20800"
tm "CptNameMgr"
)
*304 (Text
uid 2448,0
va (VaSet
font "helvetica,8,1"
)
xt "42450,21000,46550,22000"
st "inputReg0"
blo "42450,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2449,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2450,0
text (MLText
uid 2451,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "35450,12000,35450,12000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*305 (SaComponent
uid 2545,0
optionalChildren [
*306 (CptPort
uid 2554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2555,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,41625,43000,42375"
)
tg (CPTG
uid 2556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2557,0
va (VaSet
isHidden 1
)
xt "44000,41500,46100,42500"
st "clkEn"
blo "44000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clkEn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 1
)
)
)
*307 (CptPort
uid 2558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2559,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,42625,43000,43375"
)
tg (CPTG
uid 2560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2561,0
va (VaSet
isHidden 1
)
xt "44000,42500,45500,43500"
st "bclk"
blo "44000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "bclk"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 2
)
)
)
*308 (CptPort
uid 2562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2563,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,43625,43000,44375"
)
tg (CPTG
uid 2564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2565,0
va (VaSet
isHidden 1
)
xt "44000,43500,45500,44500"
st "rstb"
blo "44000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rstb"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 3
)
)
)
*309 (CptPort
uid 2566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2567,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,44625,43000,45375"
)
tg (CPTG
uid 2568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2569,0
va (VaSet
isHidden 1
)
xt "44000,44500,46800,45500"
st "shiftEn"
blo "44000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "shiftEn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 4
)
)
)
*310 (CptPort
uid 2570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2571,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,45625,43000,46375"
)
tg (CPTG
uid 2572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2573,0
va (VaSet
isHidden 1
)
xt "44000,45500,46500,46500"
st "latchIn"
blo "44000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "latchIn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 5
)
)
)
*311 (CptPort
uid 2574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2575,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,46625,43000,47375"
)
tg (CPTG
uid 2576,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2577,0
va (VaSet
isHidden 1
)
xt "44000,46500,47100,47500"
st "latchOut"
blo "44000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "latchOut"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 6
)
)
)
*312 (CptPort
uid 2578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2579,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,47625,43000,48375"
)
tg (CPTG
uid 2580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2581,0
va (VaSet
isHidden 1
)
xt "44000,47500,46400,48500"
st "shiftIn"
blo "44000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "shiftIn"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 7
)
)
)
*313 (CptPort
uid 2582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2583,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,41625,46750,42375"
)
tg (CPTG
uid 2584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2585,0
va (VaSet
isHidden 1
)
xt "42000,41500,45000,42500"
st "shiftOut"
ju 2
blo "45000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shiftOut"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 8
)
)
)
*314 (CptPort
uid 2586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2587,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "46000,42625,46750,43375"
)
tg (CPTG
uid 2588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "42100,42500,45000,43500"
st "dataOut"
ju 2
blo "45000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
)
)
)
]
shape (Rectangle
uid 2546,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,41000,46000,49000"
)
showPorts 0
ttg (MlTextGroup
uid 2547,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 2548,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42450,48000,44450,49000"
st "atlys"
blo "42450,48800"
tm "BdLibraryNameMgr"
)
*316 (Text
uid 2549,0
va (VaSet
font "helvetica,8,1"
)
xt "42450,49000,44750,50000"
st "reg32"
blo "42450,49800"
tm "CptNameMgr"
)
*317 (Text
uid 2550,0
va (VaSet
font "helvetica,8,1"
)
xt "42450,50000,46550,51000"
st "inputReg1"
blo "42450,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2551,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2552,0
text (MLText
uid 2553,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "37950,42500,37950,42500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*318 (SaComponent
uid 2816,0
optionalChildren [
*319 (CptPort
uid 2825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2826,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,77625,43000,78375"
)
tg (CPTG
uid 2827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2828,0
va (VaSet
isHidden 1
)
xt "44000,77500,45000,78500"
st "clk"
blo "44000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 1
)
)
)
*320 (CptPort
uid 2829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2830,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,78625,43000,79375"
)
tg (CPTG
uid 2831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2832,0
va (VaSet
isHidden 1
)
xt "44000,78500,45500,79500"
st "bclk"
blo "44000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "bclk"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 2
)
)
)
*321 (CptPort
uid 2833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,83625,43000,84375"
)
tg (CPTG
uid 2835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2836,0
va (VaSet
isHidden 1
)
xt "44000,83500,46600,84500"
st "serReg"
blo "44000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "serReg"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 3
)
)
)
*322 (CptPort
uid 2837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2838,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,76625,43000,77375"
)
tg (CPTG
uid 2839,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2840,0
va (VaSet
isHidden 1
)
xt "44000,76500,45500,77500"
st "rstb"
blo "44000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "rstb"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 4
)
)
)
*323 (CptPort
uid 2841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2842,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,84625,43000,85375"
)
tg (CPTG
uid 2843,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2844,0
va (VaSet
isHidden 1
)
xt "44000,84500,44800,85500"
st "ID"
blo "44000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "ID"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*324 (CptPort
uid 2845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,85625,43000,86375"
)
tg (CPTG
uid 2847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2848,0
va (VaSet
isHidden 1
)
xt "44000,85500,46900,86500"
st "pryority"
blo "44000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "pryority"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*325 (CptPort
uid 2849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,86625,43000,87375"
)
tg (CPTG
uid 2851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2852,0
va (VaSet
isHidden 1
)
xt "44000,86500,45000,87500"
st "dir"
blo "44000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "dir"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 7
)
)
)
*326 (CptPort
uid 2853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,77625,46750,78375"
)
tg (CPTG
uid 2855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2856,0
va (VaSet
isHidden 1
)
xt "41500,77500,45000,78500"
st "DATLoen"
ju 2
blo "45000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLoen"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 8
)
)
)
*327 (CptPort
uid 2857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,78625,46750,79375"
)
tg (CPTG
uid 2859,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2860,0
va (VaSet
isHidden 1
)
xt "41400,78500,45000,79500"
st "DATRoen"
ju 2
blo "45000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRoen"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 9
)
)
)
*328 (CptPort
uid 2861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,79625,46750,80375"
)
tg (CPTG
uid 2863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2864,0
va (VaSet
isHidden 1
)
xt "42400,79500,45000,80500"
st "DATLo"
ju 2
blo "45000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATLo"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 10
)
)
)
*329 (CptPort
uid 2865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,87625,43000,88375"
)
tg (CPTG
uid 2867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2868,0
va (VaSet
isHidden 1
)
xt "44000,87500,46300,88500"
st "DATLi"
blo "44000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "DATLi"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 11
)
)
)
*330 (CptPort
uid 2869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,80625,46750,81375"
)
tg (CPTG
uid 2871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2872,0
va (VaSet
isHidden 1
)
xt "41800,80500,45000,81500"
st "XOFFLo"
ju 2
blo "45000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLo"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 12
)
)
)
*331 (CptPort
uid 2873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,88625,43000,89375"
)
tg (CPTG
uid 2875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2876,0
va (VaSet
isHidden 1
)
xt "44000,88500,46900,89500"
st "XOFFLi"
blo "44000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFLi"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 13
)
)
)
*332 (CptPort
uid 2877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,81625,46750,82375"
)
tg (CPTG
uid 2879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2880,0
va (VaSet
isHidden 1
)
xt "42300,81500,45000,82500"
st "DATRo"
ju 2
blo "45000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATRo"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 14
)
)
)
*333 (CptPort
uid 2881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,89625,43000,90375"
)
tg (CPTG
uid 2883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2884,0
va (VaSet
isHidden 1
)
xt "44000,89500,46400,90500"
st "DATRi"
blo "44000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "DATRi"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 15
)
)
)
*334 (CptPort
uid 2885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,82625,46750,83375"
)
tg (CPTG
uid 2887,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2888,0
va (VaSet
isHidden 1
)
xt "41700,82500,45000,83500"
st "XOFFRo"
ju 2
blo "45000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRo"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 16
)
)
)
*335 (CptPort
uid 2889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,90625,43000,91375"
)
tg (CPTG
uid 2891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2892,0
va (VaSet
isHidden 1
)
xt "44000,90500,47000,91500"
st "XOFFRi"
blo "44000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "XOFFRi"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 17
)
)
)
*336 (CptPort
uid 2893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,83625,46750,84375"
)
tg (CPTG
uid 2895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2896,0
va (VaSet
isHidden 1
)
xt "40900,83500,45000,84500"
st "XOFFLoen"
ju 2
blo "45000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFLoen"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 18
)
)
)
*337 (CptPort
uid 2897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,84625,46750,85375"
)
tg (CPTG
uid 2899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2900,0
va (VaSet
isHidden 1
)
xt "40800,84500,45000,85500"
st "XOFFRoen"
ju 2
blo "45000,85300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "XOFFRoen"
t "STD_LOGIC"
preAdd 0
posAdd 0
o 19
)
)
)
*338 (CptPort
uid 2901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,91625,43000,92375"
)
tg (CPTG
uid 2903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2904,0
va (VaSet
isHidden 1
)
xt "44000,91500,48500,92500"
st "L1DCLdOut"
blo "44000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "L1DCLdOut"
t "std_logic_vector"
b "(53 downto 0)"
preAdd 0
posAdd 0
o 20
)
)
)
*339 (CptPort
uid 2905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,92625,43000,93375"
)
tg (CPTG
uid 2907,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2908,0
va (VaSet
isHidden 1
)
xt "44000,92500,46800,93500"
st "L1push"
blo "44000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "L1push"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*340 (CptPort
uid 2909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,93625,43000,94375"
)
tg (CPTG
uid 2911,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2912,0
va (VaSet
isHidden 1
)
xt "44000,93500,48600,94500"
st "R3DCLdOut"
blo "44000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "R3DCLdOut"
t "std_logic_vector"
b "(53 downto 0)"
preAdd 0
posAdd 0
o 22
)
)
)
*341 (CptPort
uid 2913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,94625,43000,95375"
)
tg (CPTG
uid 2915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2916,0
va (VaSet
isHidden 1
)
xt "44000,94500,46900,95500"
st "R3push"
blo "44000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "R3push"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*342 (CptPort
uid 2917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,95625,43000,96375"
)
tg (CPTG
uid 2919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2920,0
va (VaSet
isHidden 1
)
xt "44000,95500,46200,96500"
st "CSRa"
blo "44000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "CSRa"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 24
)
)
)
*343 (CptPort
uid 2921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,80625,43000,81375"
)
tg (CPTG
uid 2923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2924,0
va (VaSet
isHidden 1
)
xt "44000,80500,48000,81500"
st "CSRapush"
blo "44000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "CSRapush"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*344 (CptPort
uid 2925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2926,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,79625,43000,80375"
)
tg (CPTG
uid 2927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2928,0
va (VaSet
isHidden 1
)
xt "44000,79500,46300,80500"
st "CSRb"
blo "44000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "CSRb"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 26
)
)
)
*345 (CptPort
uid 2929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2930,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,81625,43000,82375"
)
tg (CPTG
uid 2931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2932,0
va (VaSet
isHidden 1
)
xt "44000,81500,48100,82500"
st "CSRbpush"
blo "44000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "CSRbpush"
t "std_logic"
preAdd 0
posAdd 0
o 27
)
)
)
*346 (CptPort
uid 2933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2934,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "42250,82625,43000,83375"
)
tg (CPTG
uid 2935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2936,0
va (VaSet
isHidden 1
)
xt "44000,82500,50400,83500"
st "registerAddress"
blo "44000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "registerAddress"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 28
)
)
)
*347 (CptPort
uid 2937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,96625,43000,97375"
)
tg (CPTG
uid 2939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2940,0
va (VaSet
isHidden 1
)
xt "44000,96500,47000,97500"
st "en_Thru"
blo "44000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "en_Thru"
t "std_logic"
eolc "--enable pushes into the Thru FIFO"
preAdd 0
posAdd 0
o 29
)
)
)
*348 (CptPort
uid 2941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2942,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,97625,43000,98375"
)
tg (CPTG
uid 2943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2944,0
va (VaSet
isHidden 1
)
xt "44000,97500,46400,98500"
st "en_L1"
blo "44000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "en_L1"
t "std_logic"
eolc "--enable pushes into the L1 FIFO"
preAdd 0
posAdd 0
o 30
)
)
)
*349 (CptPort
uid 2945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,98625,43000,99375"
)
tg (CPTG
uid 2947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2948,0
va (VaSet
isHidden 1
)
xt "44000,98500,46500,99500"
st "en_R3"
blo "44000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "en_R3"
t "std_logic"
eolc "--enable pushes into the R3 FIFO"
preAdd 0
posAdd 0
o 31
)
)
)
*350 (CptPort
uid 2949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,99625,43000,100375"
)
tg (CPTG
uid 2951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2952,0
va (VaSet
isHidden 1
)
xt "44000,99500,47600,100500"
st "en_CSRa"
blo "44000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "en_CSRa"
t "std_logic"
eolc "--enable pushes into the CSRa FIFO"
preAdd 0
posAdd 0
o 32
)
)
)
*351 (CptPort
uid 2953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,100625,43000,101375"
)
tg (CPTG
uid 2955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2956,0
va (VaSet
isHidden 1
)
xt "44000,100500,47700,101500"
st "en_CSRb"
blo "44000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "en_CSRb"
t "std_logic"
eolc "--enable pushes into the CSRb FIFO"
preAdd 0
posAdd 0
o 33
)
)
)
*352 (CptPort
uid 2957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,85625,46750,86375"
)
tg (CPTG
uid 2959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2960,0
va (VaSet
isHidden 1
)
xt "39000,85500,45000,86500"
st "L1DCLFifoFull"
ju 2
blo "45000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "L1DCLFifoFull"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*353 (CptPort
uid 2961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,86625,46750,87375"
)
tg (CPTG
uid 2963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2964,0
va (VaSet
isHidden 1
)
xt "38900,86500,45000,87500"
st "R3DCLFifoFull"
ju 2
blo "45000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "R3DCLFifoFull"
t "std_logic"
preAdd 0
posAdd 0
o 35
)
)
)
*354 (CptPort
uid 2965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2966,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,87625,46750,88375"
)
tg (CPTG
uid 2967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2968,0
va (VaSet
isHidden 1
)
xt "39500,87500,45000,88500"
st "CSRaFifoFull"
ju 2
blo "45000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CSRaFifoFull"
t "std_logic"
preAdd 0
posAdd 0
o 36
)
)
)
*355 (CptPort
uid 2969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,88625,46750,89375"
)
tg (CPTG
uid 2971,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2972,0
va (VaSet
isHidden 1
)
xt "39400,88500,45000,89500"
st "CSRbFifoFull"
ju 2
blo "45000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CSRbFifoFull"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*356 (CptPort
uid 2973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,89625,46750,90375"
)
tg (CPTG
uid 2975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2976,0
va (VaSet
isHidden 1
)
xt "40200,89500,45000,90500"
st "thruFifoFull"
ju 2
blo "45000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "thruFifoFull"
t "std_logic"
preAdd 0
posAdd 0
o 38
)
)
)
*357 (CptPort
uid 2977,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2978,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,90625,46750,91375"
)
tg (CPTG
uid 2979,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2980,0
va (VaSet
isHidden 1
)
xt "38400,90500,45000,91500"
st "L1FIFOoverflow"
ju 2
blo "45000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "L1FIFOoverflow"
t "std_logic"
preAdd 0
posAdd 0
o 39
)
)
)
*358 (CptPort
uid 2981,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2982,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,91625,46750,92375"
)
tg (CPTG
uid 2983,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2984,0
va (VaSet
isHidden 1
)
xt "38300,91500,45000,92500"
st "R3FIFOoverflow"
ju 2
blo "45000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "R3FIFOoverflow"
t "std_logic"
preAdd 0
posAdd 0
o 40
)
)
)
*359 (CptPort
uid 2985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2986,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,92625,46750,93375"
)
tg (CPTG
uid 2987,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2988,0
va (VaSet
isHidden 1
)
xt "37200,92500,45000,93500"
st "CSRaFIFOoverflow"
ju 2
blo "45000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CSRaFIFOoverflow"
t "std_logic"
preAdd 0
posAdd 0
o 41
)
)
)
*360 (CptPort
uid 2989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,93625,46750,94375"
)
tg (CPTG
uid 2991,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2992,0
va (VaSet
isHidden 1
)
xt "37100,93500,45000,94500"
st "CSRbFIFOoverflow"
ju 2
blo "45000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CSRbFIFOoverflow"
t "std_logic"
preAdd 0
posAdd 0
o 42
)
)
)
*361 (CptPort
uid 2993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,94625,46750,95375"
)
tg (CPTG
uid 2995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2996,0
va (VaSet
isHidden 1
)
xt "37900,94500,45000,95500"
st "thruFIFOoverflow"
ju 2
blo "45000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "thruFIFOoverflow"
t "std_logic"
preAdd 0
posAdd 0
o 43
)
)
)
*362 (PortMapFrame
uid 2997,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 2998,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "41000,74000,48000,104000"
)
portMapText (BiTextGroup
uid 2999,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3000,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "48000,104000,65500,112400"
st "CSRapush => regReadPush,
CSRb => regReadVal,
CSRbpush => regReadPush,
bclk => clk40,
clk => clk80,
registerAddress => registerAddress,
rstb => syncRstb,"
)
second (MLText
uid 3001,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "48000,112400,69200,135200"
st "serReg => '0',
ID => std_logic_vector(to_unsigned(63,5)),
pryority => \"1111\",
dir => '0',
DATLi => '0',
XOFFLi => '0',
DATRi => '0',
XOFFRi => '0',
L1DCLdOut => (others => '0'),
L1push => '0',
R3DCLdOut => (others => '0'),
R3push => '0',
CSRa => (others => '0'),
en_Thru => '0',
en_L1 => '0',
en_R3 => '0',
en_CSRa => '0',
en_CSRb => '1',
DATRo => vmod_d(6)"
tm "PortMapTextMgr"
)
)
)
*363 (CommentText
uid 3050,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3051,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "43000,76000,58000,80000"
)
text (MLText
uid 3052,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "43200,76200,50800,77400"
st "
packet encoder

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2817,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,76000,46000,102000"
)
showPorts 0
ttg (MlTextGroup
uid 2818,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*364 (Text
uid 2819,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,101000,44000,102000"
st "atlys"
blo "42000,101800"
tm "BdLibraryNameMgr"
)
*365 (Text
uid 2820,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,102000,46900,103000"
st "readingOut"
blo "42000,102800"
tm "CptNameMgr"
)
*366 (Text
uid 2821,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,103000,47000,104000"
st "dataoutCpt"
blo "42000,103800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2822,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2823,0
text (MLText
uid 2824,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "35000,85000,35000,85000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*367 (SaComponent
uid 3093,0
optionalChildren [
*368 (CptPort
uid 3102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3103,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,55625,4000,56375"
)
tg (CPTG
uid 3104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3105,0
va (VaSet
isHidden 1
)
xt "5000,55500,6700,56500"
st "clk_i"
blo "5000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
)
)
)
*369 (CptPort
uid 3106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3107,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,56625,7750,57375"
)
tg (CPTG
uid 3108,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3109,0
va (VaSet
isHidden 1
)
xt "5000,56500,6000,57500"
st "rst"
ju 2
blo "6000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
o 2
)
)
)
*370 (CptPort
uid 3110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3111,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,55625,7750,56375"
)
tg (CPTG
uid 3112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3113,0
va (VaSet
isHidden 1
)
xt "4000,55500,6000,56500"
st "clk40"
ju 2
blo "6000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40"
t "std_logic"
o 3
)
)
)
*371 (CptPort
uid 3114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3115,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,58625,7750,59375"
)
tg (CPTG
uid 3116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3117,0
va (VaSet
isHidden 1
)
xt "3500,58500,6000,59500"
st "clk160"
ju 2
blo "6000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160"
t "std_logic"
o 5
)
)
)
*372 (CptPort
uid 3118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3119,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,59625,7750,60375"
)
tg (CPTG
uid 3120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3121,0
va (VaSet
isHidden 1
)
xt "3500,59500,6000,60500"
st "clkn40"
ju 2
blo "6000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn40"
t "std_logic"
o 6
)
)
)
*373 (CptPort
uid 3122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3123,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,60625,7750,61375"
)
tg (CPTG
uid 3124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3125,0
va (VaSet
isHidden 1
)
xt "4000,60500,6000,61500"
st "clk80"
ju 2
blo "6000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80"
t "std_logic"
o 4
)
)
)
*374 (CptPort
uid 3126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3127,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,57625,7750,58375"
)
tg (CPTG
uid 3128,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3129,0
va (VaSet
isHidden 1
)
xt "4000,57500,6000,58500"
st "rst_n"
ju 2
blo "6000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 9
)
)
)
*375 (CptPort
uid 3130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3131,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "3250,56625,4000,57375"
)
tg (CPTG
uid 3132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3133,0
va (VaSet
isHidden 1
)
xt "5000,56500,10900,57500"
st "vmodin_bco_i"
blo "5000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "vmodin_bco_i"
t "std_logic"
o 7
)
)
)
*376 (CptPort
uid 3134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,59625,4000,60375"
)
tg (CPTG
uid 3136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3137,0
va (VaSet
isHidden 1
)
xt "5000,59500,10200,60500"
st "clk_int_sel_i"
blo "5000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_int_sel_i"
t "std_logic"
o 10
)
)
)
*377 (CptPort
uid 3138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,60625,4000,61375"
)
tg (CPTG
uid 3140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3141,0
va (VaSet
isHidden 1
)
xt "5000,60500,9500,61500"
st "rst_btn_ni"
blo "5000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_btn_ni"
t "std_logic"
o 8
)
)
)
*378 (CommentText
uid 3202,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3203,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "9000,107000,24000,111000"
)
text (MLText
uid 3204,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "9200,107200,19100,108400"
st "
-------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
*379 (PortMapFrame
uid 4063,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4064,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,53000,9000,64000"
)
portMapText (BiTextGroup
uid 4065,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4066,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,64000,24700,73600"
st "clk_i => clk_i,
rst => rst,
clk40 => clk40,
clk80 => clk80,
clk160 => clk160,
clkn40 => clkn40,
vmodin_bco_i => vmodin_bco,
rst_n => rst_n,"
)
second (MLText
uid 4067,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,73600,20900,76000"
st "rst_btn_ni => btn_i(0),
clk_int_sel_i => sw_i(7)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3094,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,55000,7000,62000"
)
showPorts 0
oxt "52000,2000,62000,106000"
ttg (MlTextGroup
uid 3095,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*380 (Text
uid 3096,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2600,61000,4600,62000"
st "atlys"
blo "2600,61800"
tm "BdLibraryNameMgr"
)
*381 (Text
uid 3097,0
va (VaSet
font "helvetica,8,1"
)
xt "2600,62000,8400,63000"
st "clk_rst_block"
blo "2600,62800"
tm "CptNameMgr"
)
*382 (Text
uid 3098,0
va (VaSet
font "helvetica,8,1"
)
xt "2600,63000,7100,64000"
st "Uclkrstblk"
blo "2600,63800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3099,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3100,0
text (MLText
uid 3101,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-9400,2500,-9400,2500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
ordering 1
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*383 (SaComponent
uid 3217,0
optionalChildren [
*384 (CptPort
uid 3226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3227,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,17625,20750,18375"
)
tg (CPTG
uid 3228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3229,0
va (VaSet
isHidden 1
)
xt "18400,17500,19000,18500"
st "O"
ju 2
blo "19000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*385 (CptPort
uid 3230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,17625,17000,18375"
)
tg (CPTG
uid 3232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3233,0
va (VaSet
isHidden 1
)
xt "18000,17500,18200,18500"
st "I"
blo "18000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*386 (CptPort
uid 3234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,18625,17000,19375"
)
tg (CPTG
uid 3236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3237,0
va (VaSet
isHidden 1
)
xt "18000,18500,18800,19500"
st "IB"
blo "18000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*387 (PortMapFrame
uid 4084,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4085,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,15000,22000,22000"
)
portMapText (BiTextGroup
uid 4086,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4087,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,22000,32200,23200"
st "O => vmodin_com,"
)
second (MLText
uid 4088,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,23200,34200,25600"
st "I => vmod_exp_pio(1),
IB => vmod_exp_nio(1)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3218,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,17000,20000,20000"
)
showPorts 0
ttg (MlTextGroup
uid 3219,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
uid 3220,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "16850,19000,19450,20000"
st "unisim"
blo "16850,19800"
tm "BdLibraryNameMgr"
)
*389 (Text
uid 3221,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,20000,19950,21000"
st "IBUFDS"
blo "16850,20800"
tm "CptNameMgr"
)
*390 (Text
uid 3222,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,21000,20150,22000"
st "Uvmod1"
blo "16850,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3223,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3224,0
text (MLText
uid 3225,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "12350,18500,36350,22500"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*391 (SaComponent
uid 3256,0
optionalChildren [
*392 (CptPort
uid 3265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3266,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,76625,20750,77375"
)
tg (CPTG
uid 3267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3268,0
va (VaSet
isHidden 1
)
xt "18400,76500,19000,77500"
st "O"
ju 2
blo "19000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*393 (CptPort
uid 3269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,76625,17000,77375"
)
tg (CPTG
uid 3271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3272,0
va (VaSet
isHidden 1
)
xt "18000,76500,18200,77500"
st "I"
blo "18000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*394 (CptPort
uid 3273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,77625,17000,78375"
)
tg (CPTG
uid 3275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3276,0
va (VaSet
isHidden 1
)
xt "18000,77500,18800,78500"
st "IB"
blo "18000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*395 (PortMapFrame
uid 4089,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4090,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,74000,22000,81000"
)
portMapText (BiTextGroup
uid 4091,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4092,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,81000,31500,82200"
st "O => vmodin_l1r,"
)
second (MLText
uid 4093,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "22000,82200,34200,84600"
st "I => vmod_exp_pio(2),
IB => vmod_exp_nio(2)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3257,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,76000,20000,79000"
)
showPorts 0
ttg (MlTextGroup
uid 3258,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*396 (Text
uid 3259,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "16850,78000,19450,79000"
st "unisim"
blo "16850,78800"
tm "BdLibraryNameMgr"
)
*397 (Text
uid 3260,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,79000,19950,80000"
st "IBUFDS"
blo "16850,79800"
tm "CptNameMgr"
)
*398 (Text
uid 3261,0
va (VaSet
font "helvetica,8,1"
)
xt "16850,80000,20150,81000"
st "Uvmod2"
blo "16850,80800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3262,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3263,0
text (MLText
uid 3264,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "12350,77500,36350,81500"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*399 (SaComponent
uid 3307,0
optionalChildren [
*400 (CptPort
uid 3316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3317,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,29625,7750,30375"
)
tg (CPTG
uid 3318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3319,0
va (VaSet
isHidden 1
)
xt "5400,29500,6000,30500"
st "O"
ju 2
blo "6000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*401 (CptPort
uid 3320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,29625,4000,30375"
)
tg (CPTG
uid 3322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3323,0
va (VaSet
isHidden 1
)
xt "5000,29500,5200,30500"
st "I"
blo "5000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*402 (CptPort
uid 3324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,30625,4000,31375"
)
tg (CPTG
uid 3326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3327,0
va (VaSet
isHidden 1
)
xt "5000,30500,5800,31500"
st "IB"
blo "5000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*403 (PortMapFrame
uid 4094,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4095,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,27000,9000,34000"
)
portMapText (BiTextGroup
uid 4096,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4097,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,34000,18900,35200"
st "O => vmodin_bco,"
)
second (MLText
uid 4098,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,35200,21800,37600"
st "I => vmod_exp_pio(10),
IB => vmod_exp_nio(10)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3308,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,29000,7000,32000"
)
showPorts 0
ttg (MlTextGroup
uid 3309,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*404 (Text
uid 3310,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "3600,31000,6200,32000"
st "unisim"
blo "3600,31800"
tm "BdLibraryNameMgr"
)
*405 (Text
uid 3311,0
va (VaSet
font "helvetica,8,1"
)
xt "3600,32000,7300,33000"
st "IBUFGDS"
blo "3600,32800"
tm "CptNameMgr"
)
*406 (Text
uid 3312,0
va (VaSet
font "helvetica,8,1"
)
xt "3600,33000,7400,34000"
st "Uvmod10"
blo "3600,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3313,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3314,0
text (MLText
uid 3315,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-900,30500,23100,33700"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*407 (SaComponent
uid 3346,0
optionalChildren [
*408 (CptPort
uid 3355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3356,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7000,108625,7750,109375"
)
tg (CPTG
uid 3357,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3358,0
va (VaSet
isHidden 1
)
xt "5400,108500,6000,109500"
st "O"
ju 2
blo "6000,109300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*409 (CptPort
uid 3359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,108625,4000,109375"
)
tg (CPTG
uid 3361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3362,0
va (VaSet
isHidden 1
)
xt "5000,108500,5200,109500"
st "I"
blo "5000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*410 (CptPort
uid 3363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,109625,4000,110375"
)
tg (CPTG
uid 3365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3366,0
va (VaSet
isHidden 1
)
xt "5000,109500,5800,110500"
st "IB"
blo "5000,110300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*411 (PortMapFrame
uid 4099,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 4100,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,106000,9000,113000"
)
portMapText (BiTextGroup
uid 4101,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 4102,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,113000,19200,114200"
st "O => vmodin_dclk,"
)
second (MLText
uid 4103,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "9000,114200,21800,116600"
st "I => vmod_exp_pio(11),
IB => vmod_exp_nio(11)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3347,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,108000,7000,111000"
)
showPorts 0
ttg (MlTextGroup
uid 3348,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*412 (Text
uid 3349,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "3600,110000,6200,111000"
st "unisim"
blo "3600,110800"
tm "BdLibraryNameMgr"
)
*413 (Text
uid 3350,0
va (VaSet
font "helvetica,8,1"
)
xt "3600,111000,7300,112000"
st "IBUFGDS"
blo "3600,111800"
tm "CptNameMgr"
)
*414 (Text
uid 3351,0
va (VaSet
font "helvetica,8,1"
)
xt "3600,112000,7400,113000"
st "Uvmod11"
blo "3600,112800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3352,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3353,0
text (MLText
uid 3354,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-900,109500,23100,112700"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*415 (SaComponent
uid 3417,0
optionalChildren [
*416 (CptPort
uid 3426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3427,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,6625,20750,7375"
)
tg (CPTG
uid 3428,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3429,0
va (VaSet
isHidden 1
)
xt "17900,6500,19000,7500"
st "Q0"
ju 2
blo "19000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q0"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*417 (CptPort
uid 3430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3431,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,7625,20750,8375"
)
tg (CPTG
uid 3432,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3433,0
va (VaSet
isHidden 1
)
xt "17900,7500,19000,8500"
st "Q1"
ju 2
blo "19000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q1"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*418 (CptPort
uid 3434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3435,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,6625,17000,7375"
)
tg (CPTG
uid 3436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3437,0
va (VaSet
isHidden 1
)
xt "18000,6500,19100,7500"
st "C0"
blo "18000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "C0"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*419 (CptPort
uid 3438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3439,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,7625,17000,8375"
)
tg (CPTG
uid 3440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3441,0
va (VaSet
isHidden 1
)
xt "18000,7500,19100,8500"
st "C1"
blo "18000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "C1"
t "std_ulogic"
preAdd 0
posAdd 0
o 4
)
)
)
*420 (CptPort
uid 3442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3443,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,8625,17000,9375"
)
tg (CPTG
uid 3444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3445,0
va (VaSet
isHidden 1
)
xt "18000,8500,19200,9500"
st "CE"
blo "18000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
preAdd 0
posAdd 0
o 5
)
)
)
*421 (CptPort
uid 3446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3447,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,9625,17000,10375"
)
tg (CPTG
uid 3448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3449,0
va (VaSet
isHidden 1
)
xt "18000,9500,18600,10500"
st "D"
blo "18000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
)
)
)
*422 (CptPort
uid 3450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3451,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,10625,17000,11375"
)
tg (CPTG
uid 3452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3453,0
va (VaSet
isHidden 1
)
xt "18000,10500,18600,11500"
st "R"
blo "18000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
preAdd 0
posAdd 0
o 7
)
)
)
*423 (CptPort
uid 3454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3455,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,11625,17000,12375"
)
tg (CPTG
uid 3456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3457,0
va (VaSet
isHidden 1
)
xt "18000,11500,18600,12500"
st "S"
blo "18000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
preAdd 0
posAdd 0
o 8
)
)
)
]
shape (Rectangle
uid 3418,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,6000,20000,13000"
)
showPorts 0
ttg (MlTextGroup
uid 3419,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*424 (Text
uid 3420,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "16650,12000,19250,13000"
st "unisim"
blo "16650,12800"
tm "BdLibraryNameMgr"
)
*425 (Text
uid 3421,0
va (VaSet
font "helvetica,8,1"
)
xt "16650,13000,19150,14000"
st "IDDR2"
blo "16650,13800"
tm "CptNameMgr"
)
*426 (Text
uid 3422,0
va (VaSet
font "helvetica,8,1"
)
xt "16650,14000,20350,15000"
st "Uiddrcom"
blo "16650,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3423,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3424,0
text (MLText
uid 3425,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "12150,7500,31650,10700"
st "DDR_ALIGNMENT = \"C1\"      ( string )  
INIT_Q0       = '0'       ( bit    )  
INIT_Q1       = '0'       ( bit    )  
SRTYPE        = \"SYNC\"    ( string )  
"
)
header ""
)
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"C1\""
)
(GiElement
name "INIT_Q0"
type "bit"
value "'0'"
)
(GiElement
name "INIT_Q1"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*427 (SaComponent
uid 3506,0
optionalChildren [
*428 (CptPort
uid 3515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3516,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,95625,20750,96375"
)
tg (CPTG
uid 3517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3518,0
va (VaSet
isHidden 1
)
xt "17900,95500,19000,96500"
st "Q0"
ju 2
blo "19000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q0"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*429 (CptPort
uid 3519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3520,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,96625,20750,97375"
)
tg (CPTG
uid 3521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3522,0
va (VaSet
isHidden 1
)
xt "17900,96500,19000,97500"
st "Q1"
ju 2
blo "19000,97300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q1"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*430 (CptPort
uid 3523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3524,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,95625,17000,96375"
)
tg (CPTG
uid 3525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3526,0
va (VaSet
isHidden 1
)
xt "18000,95500,19100,96500"
st "C0"
blo "18000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "C0"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*431 (CptPort
uid 3527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3528,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,96625,17000,97375"
)
tg (CPTG
uid 3529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3530,0
va (VaSet
isHidden 1
)
xt "18000,96500,19100,97500"
st "C1"
blo "18000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "C1"
t "std_ulogic"
preAdd 0
posAdd 0
o 4
)
)
)
*432 (CptPort
uid 3531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3532,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,97625,17000,98375"
)
tg (CPTG
uid 3533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3534,0
va (VaSet
isHidden 1
)
xt "18000,97500,19200,98500"
st "CE"
blo "18000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
preAdd 0
posAdd 0
o 5
)
)
)
*433 (CptPort
uid 3535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3536,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,98625,17000,99375"
)
tg (CPTG
uid 3537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3538,0
va (VaSet
isHidden 1
)
xt "18000,98500,18600,99500"
st "D"
blo "18000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
)
)
)
*434 (CptPort
uid 3539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3540,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,99625,17000,100375"
)
tg (CPTG
uid 3541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3542,0
va (VaSet
isHidden 1
)
xt "18000,99500,18600,100500"
st "R"
blo "18000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
preAdd 0
posAdd 0
o 7
)
)
)
*435 (CptPort
uid 3543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3544,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,100625,17000,101375"
)
tg (CPTG
uid 3545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3546,0
va (VaSet
isHidden 1
)
xt "18000,100500,18600,101500"
st "S"
blo "18000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
preAdd 0
posAdd 0
o 8
)
)
)
]
shape (Rectangle
uid 3507,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,95000,20000,102000"
)
showPorts 0
ttg (MlTextGroup
uid 3508,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*436 (Text
uid 3509,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "16400,101000,19000,102000"
st "unisim"
blo "16400,101800"
tm "BdLibraryNameMgr"
)
*437 (Text
uid 3510,0
va (VaSet
font "helvetica,8,1"
)
xt "16400,102000,18900,103000"
st "IDDR2"
blo "16400,102800"
tm "CptNameMgr"
)
*438 (Text
uid 3511,0
va (VaSet
font "helvetica,8,1"
)
xt "16400,103000,20600,104000"
st "Uiddrcom1"
blo "16400,103800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3512,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3513,0
text (MLText
uid 3514,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "11900,96500,31400,99700"
st "DDR_ALIGNMENT = \"C1\"      ( string )  
INIT_Q0       = '0'       ( bit    )  
INIT_Q1       = '0'       ( bit    )  
SRTYPE        = \"SYNC\"    ( string )  
"
)
header ""
)
elements [
(GiElement
name "DDR_ALIGNMENT"
type "string"
value "\"C1\""
)
(GiElement
name "INIT_Q0"
type "bit"
value "'0'"
)
(GiElement
name "INIT_Q1"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*439 (SaComponent
uid 3611,0
optionalChildren [
*440 (CptPort
uid 3620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3621,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,625,20750,1375"
)
tg (CPTG
uid 3622,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3623,0
va (VaSet
isHidden 1
)
xt "16700,500,19000,1500"
st "tick_o"
ju 2
blo "19000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*441 (CptPort
uid 3624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3625,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "20000,-375,20750,375"
)
tg (CPTG
uid 3626,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3627,0
va (VaSet
isHidden 1
)
xt "15600,-500,19000,500"
st "toggle_o"
ju 2
blo "19000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
*442 (CptPort
uid 3628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3629,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,-375,17000,375"
)
tg (CPTG
uid 3630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3631,0
va (VaSet
isHidden 1
)
xt "18000,-500,19000,500"
st "clk"
blo "18000,300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*443 (CptPort
uid 3632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3633,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16250,625,17000,1375"
)
tg (CPTG
uid 3634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3635,0
va (VaSet
isHidden 1
)
xt "18000,500,19000,1500"
st "rst"
blo "18000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
]
shape (Rectangle
uid 3612,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,-1000,20000,2000"
)
showPorts 0
ttg (MlTextGroup
uid 3613,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
uid 3614,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "16500,1000,18200,2000"
st "utils"
blo "16500,1800"
tm "BdLibraryNameMgr"
)
*445 (Text
uid 3615,0
va (VaSet
font "helvetica,8,1"
)
xt "16500,2000,20400,3000"
st "ticks_gen"
blo "16500,2800"
tm "CptNameMgr"
)
*446 (Text
uid 3616,0
va (VaSet
font "helvetica,8,1"
)
xt "16500,3000,20500,4000"
st "Uticksgen"
blo "16500,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3617,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3618,0
text (MLText
uid 3619,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "12000,500,27500,2100"
st "SIM_MODE = 0     ( integer )  
CLK_MHZ  = 40    ( integer )  
"
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*447 (SaComponent
uid 3680,0
optionalChildren [
*448 (CptPort
uid 3689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3690,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,3625,61000,4375"
)
tg (CPTG
uid 3691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3692,0
va (VaSet
isHidden 1
)
xt "62000,3500,63000,4500"
st "clk"
blo "62000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*449 (CptPort
uid 3693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,6625,61000,7375"
)
tg (CPTG
uid 3695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3696,0
va (VaSet
isHidden 1
)
xt "62000,6500,62200,7500"
st "i"
blo "62000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*450 (CptPort
uid 3697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,8625,61000,9375"
)
tg (CPTG
uid 3699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3700,0
va (VaSet
isHidden 1
)
xt "62000,8500,64000,9500"
st "tick_i"
blo "62000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*451 (CptPort
uid 3701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3702,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,4625,61000,5375"
)
tg (CPTG
uid 3703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3704,0
va (VaSet
isHidden 1
)
xt "62000,4500,63000,5500"
st "rst"
blo "62000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*452 (CptPort
uid 3705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,4625,69750,5375"
)
tg (CPTG
uid 3707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3708,0
va (VaSet
isHidden 1
)
xt "67500,4500,68000,5500"
st "o"
ju 2
blo "68000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*453 (PortMapFrame
uid 3958,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3959,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,1000,71000,15000"
)
portMapText (BiTextGroup
uid 3960,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3961,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,15000,78100,17400"
st "clk => clk40,
rst => rst,"
)
second (MLText
uid 3962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,17400,82400,21000"
st "o => led(i),
i => led0(i),
tick_i => tick(T_10Hz)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3681,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,3000,69000,13000"
)
showPorts 0
ttg (MlTextGroup
uid 3682,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
uid 3683,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "63050,12000,65050,13000"
st "atlys"
blo "63050,12800"
tm "BdLibraryNameMgr"
)
*455 (Text
uid 3684,0
va (VaSet
font "helvetica,8,1"
)
xt "63050,13000,66950,14000"
st "led_pulse"
blo "63050,13800"
tm "CptNameMgr"
)
*456 (Text
uid 3685,0
va (VaSet
font "helvetica,8,1"
)
xt "63050,14000,65150,15000"
st "U_47"
blo "63050,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3686,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3687,0
text (MLText
uid 3688,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "56050,4500,56050,4500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*457 (Frame
uid 3739,0
shape (RectFrame
uid 3740,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "56000,-1000,74000,17000"
)
title (TextAssociate
uid 3741,0
ps "TopLeftStrategy"
text (MLText
uid 3742,0
va (VaSet
font "charter,10,0"
)
xt "56300,-2600,71700,-1400"
st "g0: FOR i IN 0 TO 7 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 3743,0
ps "TopLeftStrategy"
shape (Rectangle
uid 3744,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56500,-800,57500,800"
)
num (Text
uid 3745,0
va (VaSet
font "charter,10,0"
)
xt "56700,-600,57300,600"
st "1"
blo "56700,400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 3746,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*458 (Text
uid 3747,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "20000,22000,31200,23300"
st "Frame Declarations"
blo "20000,23000"
)
*459 (MLText
uid 3748,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,23300,20000,23300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "7"
)
*460 (SaComponent
uid 3749,0
optionalChildren [
*461 (CptPort
uid 3758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3759,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,25625,61000,26375"
)
tg (CPTG
uid 3760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3761,0
va (VaSet
isHidden 1
)
xt "62000,25500,63000,26500"
st "clk"
blo "62000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*462 (CptPort
uid 3762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,28625,61000,29375"
)
tg (CPTG
uid 3764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3765,0
va (VaSet
isHidden 1
)
xt "62000,28500,62200,29500"
st "i"
blo "62000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*463 (CptPort
uid 3766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,30625,61000,31375"
)
tg (CPTG
uid 3768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3769,0
va (VaSet
isHidden 1
)
xt "62000,30500,64000,31500"
st "tick_i"
blo "62000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*464 (CptPort
uid 3770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3771,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60250,26625,61000,27375"
)
tg (CPTG
uid 3772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3773,0
va (VaSet
isHidden 1
)
xt "62000,26500,63000,27500"
st "rst"
blo "62000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*465 (CptPort
uid 3774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,26625,69750,27375"
)
tg (CPTG
uid 3776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3777,0
va (VaSet
isHidden 1
)
xt "67500,26500,68000,27500"
st "o"
ju 2
blo "68000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*466 (PortMapFrame
uid 3971,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3972,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,23000,71000,37000"
)
portMapText (BiTextGroup
uid 3973,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3974,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,37000,78100,39400"
st "clk => clk40,
rst => rst,"
)
second (MLText
uid 3975,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,39400,82400,43000"
st "i => led1(i),
o => led_o2(i),
tick_i => tick(T_10Hz)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3750,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,25000,69000,35000"
)
showPorts 0
ttg (MlTextGroup
uid 3751,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*467 (Text
uid 3752,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "63050,34000,65050,35000"
st "atlys"
blo "63050,34800"
tm "BdLibraryNameMgr"
)
*468 (Text
uid 3753,0
va (VaSet
font "helvetica,8,1"
)
xt "63050,35000,66950,36000"
st "led_pulse"
blo "63050,35800"
tm "CptNameMgr"
)
*469 (Text
uid 3754,0
va (VaSet
font "helvetica,8,1"
)
xt "63050,36000,65150,37000"
st "U_48"
blo "63050,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3755,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3756,0
text (MLText
uid 3757,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "56050,26500,56050,26500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*470 (Frame
uid 3808,0
shape (RectFrame
uid 3809,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "56000,21000,74000,39000"
)
title (TextAssociate
uid 3810,0
ps "TopLeftStrategy"
text (MLText
uid 3811,0
va (VaSet
font "charter,10,0"
)
xt "56000,19400,72000,20600"
st "g00: FOR i IN 0 TO 7 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 3812,0
ps "TopLeftStrategy"
shape (Rectangle
uid 3813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56500,21200,57500,22800"
)
num (Text
uid 3814,0
va (VaSet
font "charter,10,0"
)
xt "56700,21400,57300,22600"
st "2"
blo "56700,22400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 3815,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*471 (Text
uid 3816,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "20000,20000,31200,21300"
st "Frame Declarations"
blo "20000,21000"
)
*472 (MLText
uid 3817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,21300,20000,21300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "7"
)
*473 (SaComponent
uid 3830,0
optionalChildren [
*474 (CptPort
uid 3839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,48625,69750,49375"
)
tg (CPTG
uid 3841,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3842,0
va (VaSet
isHidden 1
)
xt "67400,48500,68000,49500"
st "O"
ju 2
blo "68000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*475 (CptPort
uid 3843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,50625,69750,51375"
)
tg (CPTG
uid 3845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3846,0
va (VaSet
isHidden 1
)
xt "66800,50500,68000,51500"
st "OB"
ju 2
blo "68000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*476 (CptPort
uid 3847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,48625,61000,49375"
)
tg (CPTG
uid 3849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3850,0
va (VaSet
isHidden 1
)
xt "62000,48500,62200,49500"
st "I"
blo "62000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*477 (PortMapFrame
uid 3984,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3985,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,45000,71000,59000"
)
portMapText (BiTextGroup
uid 3986,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3987,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,59000,85300,62600"
)
second (MLText
uid 3988,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,62600,85000,66200"
st "I => vmod_d(a),
O => vmod_exp_pio(3+a),
OB => vmod_exp_nio(3+a)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3831,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,47000,69000,57000"
)
showPorts 0
ttg (MlTextGroup
uid 3832,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*478 (Text
uid 3833,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "63250,56000,65850,57000"
st "unisim"
blo "63250,56800"
tm "BdLibraryNameMgr"
)
*479 (Text
uid 3834,0
va (VaSet
font "helvetica,8,1"
)
xt "63250,57000,66750,58000"
st "OBUFDS"
blo "63250,57800"
tm "CptNameMgr"
)
*480 (Text
uid 3835,0
va (VaSet
font "helvetica,8,1"
)
xt "63250,58000,66550,59000"
st "Uvmod3"
blo "63250,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3836,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3837,0
text (MLText
uid 3838,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "56250,48500,77250,50100"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*481 (Frame
uid 3869,0
shape (RectFrame
uid 3870,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "56000,43000,74000,61000"
)
title (TextAssociate
uid 3871,0
ps "TopLeftStrategy"
text (MLText
uid 3872,0
va (VaSet
font "charter,10,0"
)
xt "56200,41400,71800,42600"
st "g1: FOR a IN 0 TO 6 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 3873,0
ps "TopLeftStrategy"
shape (Rectangle
uid 3874,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56500,43200,57500,44800"
)
num (Text
uid 3875,0
va (VaSet
font "charter,10,0"
)
xt "56700,43400,57300,44600"
st "3"
blo "56700,44400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 3876,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*482 (Text
uid 3877,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "20000,18000,31200,19300"
st "Frame Declarations"
blo "20000,19000"
)
*483 (MLText
uid 3878,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,19300,20000,19300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "6"
)
*484 (SaComponent
uid 3879,0
optionalChildren [
*485 (CptPort
uid 3888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,70625,69750,71375"
)
tg (CPTG
uid 3890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3891,0
va (VaSet
isHidden 1
)
xt "67400,70500,68000,71500"
st "O"
ju 2
blo "68000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
)
)
)
*486 (CptPort
uid 3892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,72625,69750,73375"
)
tg (CPTG
uid 3894,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3895,0
va (VaSet
isHidden 1
)
xt "66800,72500,68000,73500"
st "OB"
ju 2
blo "68000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
preAdd 0
posAdd 0
o 2
)
)
)
*487 (CptPort
uid 3896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,70625,61000,71375"
)
tg (CPTG
uid 3898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3899,0
va (VaSet
isHidden 1
)
xt "62000,70500,62200,71500"
st "I"
blo "62000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
)
)
)
*488 (PortMapFrame
uid 3989,0
ps "PortMapFrameStrategy"
shape (RectFrame
uid 3990,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "59000,67000,71000,81000"
)
portMapText (BiTextGroup
uid 3991,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
uid 3992,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,81000,85400,84600"
)
second (MLText
uid 3993,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "71000,84600,85100,88200"
st "I => vmod_d(b),
O => vmod_exp_pio(b+5),
OB => vmod_exp_nio(b+5)"
tm "PortMapTextMgr"
)
)
)
]
shape (Rectangle
uid 3880,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,69000,69000,79000"
)
showPorts 0
ttg (MlTextGroup
uid 3881,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*489 (Text
uid 3882,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "63250,78000,65850,79000"
st "unisim"
blo "63250,78800"
tm "BdLibraryNameMgr"
)
*490 (Text
uid 3883,0
va (VaSet
font "helvetica,8,1"
)
xt "63250,79000,66750,80000"
st "OBUFDS"
blo "63250,79800"
tm "CptNameMgr"
)
*491 (Text
uid 3884,0
va (VaSet
font "helvetica,8,1"
)
xt "63250,80000,66550,81000"
st "Uvmod4"
blo "63250,80800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3885,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3886,0
text (MLText
uid 3887,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "56250,70500,77250,72100"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  
"
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
portVis (PortSigDisplay
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*492 (Frame
uid 3918,0
shape (RectFrame
uid 3919,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "56000,65000,74000,83000"
)
title (TextAssociate
uid 3920,0
ps "TopLeftStrategy"
text (MLText
uid 3921,0
va (VaSet
font "charter,10,0"
)
xt "55850,63400,72150,64600"
st "g2: FOR b IN 7 TO 15 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 3922,0
ps "TopLeftStrategy"
shape (Rectangle
uid 3923,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56500,65200,57500,66800"
)
num (Text
uid 3924,0
va (VaSet
font "charter,10,0"
)
xt "56700,65400,57300,66600"
st "4"
blo "56700,66400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 3925,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*493 (Text
uid 3926,0
va (VaSet
isHidden 1
font "charter,10,1"
)
xt "20000,16000,31200,17300"
st "Frame Declarations"
blo "20000,17000"
)
*494 (MLText
uid 3927,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,17300,20000,17300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "7"
rb "15"
)
*495 (HdlText
uid 3928,0
optionalChildren [
*496 (EmbeddedText
uid 3933,0
commentText (CommentText
uid 3934,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3935,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "9000,2000,27000,7000"
)
text (MLText
uid 3936,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "9200,2200,25700,6200"
st "
-- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   Hi <= '1';
LO <= '0';
-- HDL Embedded Text Block 3 eb3
   -- CHANGELOG
   -------------------------------------------------
   -- Q2 2031    v00 born
   -- 26/07/2013 v01 first trials
   -- 30/07/2013 v02 added LEDs and debug outputs
   -- 30/07/2013 v03 reworked denuxer
   -- 31/07/2013 v05 more debug, version display with btn(4), mux uses IDDR again 
   --  1/08/2013 v06 Added local clock option - use sw7 
   --  2/08/2013 v07 moved clock and reset gen to it own block
   --  2/08/2013 v08 fixed inverted reset btn bug
   --  2/08/2013 v09 removed internal clock option - messes with timing
----------LED assignments for debugging
   fw_version <= x\"09\";
-- ModuleWare code(v1.9) for instance 'U_15' of 'buff'
   pmod_ja_io(4) <= vmodin_com;
-- ModuleWare code(v1.9) for instance 'U_16' of 'buff'
   pmod_ja_io(5) <= vmodin_l1r;
-- ModuleWare code(v1.9) for instance 'U_17' of 'buff'
   pmod_ja_io(6) <= vmod_d(0);
-- ModuleWare code(v1.9) for instance 'U_18' of 'buff'
   pmod_ja_io(7) <= clk40_out;
--   -- ModuleWare code(v1.9) for instance 'U_19' of 'buff'
--   led0(4) <= vmodin_com;
--
--   -- ModuleWare code(v1.9) for instance 'U_20' of 'buff'
--   led0(5) <= vmodin_l1r;
--
--   -- ModuleWare code(v1.9) for instance 'U_21' of 'buff'
--   led0(6) <= vmod_d(0);
--
--   -- ModuleWare code(v1.9) for instance 'U_22' of 'buff'
--   led(7) <= tog(T_2Hz);

   -- ModuleWare code(v1.9) for instance 'U_27' of 'buff'
   pmod_ja_io(0) <= com;
-- ModuleWare code(v1.9) for instance 'U_28' of 'buff'
   pmod_ja_io(1) <= l0;
-- ModuleWare code(v1.9) for instance 'U_29' of 'buff'
   pmod_ja_io(2) <= l1;
-- ModuleWare code(v1.9) for instance 'U_30' of 'buff'
   pmod_ja_io(3) <= r3s;
----   -- ModuleWare code(v1.9) for instance 'U_31' of 'buff'
--   led0(3) <= com;
--   led0(0) <= not led00;

--
--   -- ModuleWare code(v1.9) for instance 'U_32' of 'buff'
--   led0(1) <= l0;
--
--   -- ModuleWare code(v1.9) for instance 'U_33' of 'buff'
--   led0(2) <= l1;
--
--   -- ModuleWare code(v1.9) for instance 'U_34' of 'buff'
--   led0(3) <= r3s;

led_o(7 downto 0) <= dataOut0(31 downto 24) when sw_i(0) = '0' and sw_i(1) = '0'
                     else led_o1(7 downto 0) when sw_i(0) = '1' and sw_i(1) = '0'
                     else led_o2(7 downto 0) when sw_i(0) = '0' and sw_i(1) = '1'
                     else \"00000000\";
led0   <=   regReadPush & loadReadReg & rst & shiftInputReg0 & loadInputReg0 & vmod_d(1) & vmod_d(0) & readPending;
led1   <= regReadVal (31 downto 24);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3929,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,-8000,4000,-5000"
)
ttg (MlTextGroup
uid 3930,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
uid 3931,0
va (VaSet
font "charter,8,0"
)
xt "1800,-7500,3200,-6500"
st "eb1"
blo "1800,-6700"
tm "HdlTextNameMgr"
)
*498 (Text
uid 3932,0
va (VaSet
font "charter,8,0"
)
xt "1800,-6500,2300,-5500"
st "1"
blo "1800,-5700"
tm "HdlTextNumberMgr"
)
]
)
)
*499 (HdlText
uid 3937,0
optionalChildren [
*500 (EmbeddedText
uid 3942,0
commentText (CommentText
uid 3943,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3944,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "20000,2000,38000,7000"
)
text (MLText
uid 3945,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "20200,2200,35200,6200"
st "
-- ModuleWare code(v1.9) for instance 'U_1' of 'mux'
   prcu_1combo: process(led, fw_version, btn_i(5))
   begin
      case btn_i(5) is
      when '0'|'L' => led_o1 <= led;
      when '1'|'H' => led_o1 <= fw_version;
      when others => led_o1 <= (others => 'X');
      end case;
   end process prcu_1combo;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3938,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "12000,-8000,15000,-5000"
)
ttg (MlTextGroup
uid 3939,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*501 (Text
uid 3940,0
va (VaSet
font "charter,8,0"
)
xt "10800,-7500,16200,-6500"
st "prcu_1combo"
blo "10800,-6700"
tm "HdlTextNameMgr"
)
*502 (Text
uid 3941,0
va (VaSet
font "charter,8,0"
)
xt "10800,-6500,11300,-5500"
st "2"
blo "10800,-5700"
tm "HdlTextNumberMgr"
)
]
)
)
*503 (HdlText
uid 3946,0
optionalChildren [
*504 (EmbeddedText
uid 3951,0
commentText (CommentText
uid 3952,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3953,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "31000,2000,49000,7000"
)
text (MLText
uid 3954,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "31200,2200,46200,5400"
st "
--Wiring up of registers to component ports
threshold (15 downto 0)   <= dataOut1 (15 downto 0);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3947,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "23000,-8000,26000,-5000"
)
ttg (MlTextGroup
uid 3948,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*505 (Text
uid 3949,0
va (VaSet
font "charter,8,0"
)
xt "23800,-7500,25200,-6500"
st "eb2"
blo "23800,-6700"
tm "HdlTextNameMgr"
)
*506 (Text
uid 3950,0
va (VaSet
font "charter,8,0"
)
xt "23800,-6500,24300,-5500"
st "3"
blo "23800,-5700"
tm "HdlTextNumberMgr"
)
]
)
)
*507 (Panel
uid 4200,0
shape (RectFrame
uid 4201,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "-4000,-10000,31000,-3000"
)
title (TextAssociate
uid 4202,0
ps "TopLeftStrategy"
text (Text
uid 4203,0
va (VaSet
font "clean,10,0"
)
xt "-3000,-9000,0,-8000"
st "Panel0"
blo "-3000,-8200"
tm "PanelText"
)
)
allowRouting 0
)
*508 (Property
uid 4204,0
pclass "HDS"
pname "DocView"
pvalue "atlys_top_tmu_struct.vhd"
ptn "String"
)
*509 (Property
uid 4205,0
pclass "HDS"
pname "DocViewState"
pvalue "1383306183"
ptn "String"
)
*510 (Wire
uid 115,0
optionalChildren [
*511 (CommentText
uid 121,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 122,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,47000,2500,49000"
)
text (MLText
uid 123,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,47200,2500,48400"
st "
#clockpinforAtlysrevCboard
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
]
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "-2000,48000,0,48000"
pts [
"-2000,48000"
"0,48000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
isHidden 1
)
xt "1000,47000,2700,48000"
st "clk_i"
blo "1000,47800"
tm "WireNameMgr"
)
)
on &48
)
*512 (Wire
uid 132,0
optionalChildren [
*513 (CommentText
uid 138,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 139,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,-2000,2500,0"
)
text (MLText
uid 140,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,-1800,2500,-600"
st "
#onBoardUSBcontroller
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*514 (CommentText
uid 141,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 142,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,-2000,-57500,0"
)
text (MLText
uid 143,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,-1800,-57500,-600"
st "
#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 133,0
va (VaSet
vasetType 3
)
xt "-2000,-1000,0,-1000"
pts [
"-2000,-1000"
"0,-1000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 136,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 137,0
va (VaSet
isHidden 1
)
xt "1000,-2000,5600,-1000"
st "usb_ast_ni"
blo "1000,-1200"
tm "WireNameMgr"
)
)
on &50
)
*515 (Wire
uid 152,0
optionalChildren [
*516 (CommentText
uid 158,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 159,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,-1000,2500,1000"
)
text (MLText
uid 160,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,-800,2500,400"
st "
#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "-2000,0,0,0"
pts [
"-2000,0"
"0,0"
]
)
start &51
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157,0
va (VaSet
isHidden 1
)
xt "1000,-1000,5700,0"
st "usb_dst_ni"
blo "1000,-200"
tm "WireNameMgr"
)
)
on &52
)
*517 (Wire
uid 169,0
optionalChildren [
*518 (CommentText
uid 175,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 176,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,0,2500,2000"
)
text (MLText
uid 177,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,200,2500,1400"
st "
#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "-2000,1000,0,1000"
pts [
"-2000,1000"
"0,1000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "1000,0,5400,1000"
st "usb_flag_i"
blo "1000,800"
tm "WireNameMgr"
)
)
on &54
)
*519 (Wire
uid 186,0
optionalChildren [
*520 (CommentText
uid 192,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 193,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,1000,2500,3000"
)
text (MLText
uid 194,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,1200,2500,2400"
st "
#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 187,0
va (VaSet
vasetType 3
)
xt "-2000,2000,0,2000"
pts [
"-2000,2000"
"0,2000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 191,0
va (VaSet
isHidden 1
)
xt "1000,1000,5500,2000"
st "usb_wait_i"
blo "1000,1800"
tm "WireNameMgr"
)
)
on &56
)
*521 (Wire
uid 203,0
optionalChildren [
*522 (CommentText
uid 209,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 210,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,-2000,59500,0"
)
text (MLText
uid 211,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,-1800,59500,-600"
st "
#Bank=0, Pinname=IO_L2N, Schname=U1-FD0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,-1000,52000,-1000"
pts [
"50000,-1000"
"52000,-1000"
]
)
end &57
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 207,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
isHidden 1
)
xt "45000,-2000,49000,-1000"
st "usb_db_io"
blo "45000,-1200"
tm "WireNameMgr"
)
)
on &58
)
*523 (Wire
uid 220,0
optionalChildren [
*524 (CommentText
uid 226,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 227,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,2000,2500,4000"
)
text (MLText
uid 228,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,2200,2500,3400"
st "
#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 221,0
va (VaSet
vasetType 3
)
xt "-2000,3000,0,3000"
pts [
"-2000,3000"
"0,3000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 225,0
va (VaSet
isHidden 1
)
xt "1000,2000,4500,3000"
st "usb_clk_i"
blo "1000,2800"
tm "WireNameMgr"
)
)
on &60
)
*525 (Wire
uid 237,0
optionalChildren [
*526 (CommentText
uid 243,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 244,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,-1000,59500,1000"
)
text (MLText
uid 245,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,-800,59500,400"
st "
#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 238,0
va (VaSet
vasetType 3
)
xt "50000,0,52000,0"
pts [
"50000,0"
"52000,0"
]
)
end &61
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
isHidden 1
)
xt "45000,-1000,48700,0"
st "usb_oe_o"
blo "45000,-200"
tm "WireNameMgr"
)
)
on &62
)
*527 (Wire
uid 254,0
optionalChildren [
*528 (CommentText
uid 260,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 261,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,0,59500,2000"
)
text (MLText
uid 262,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,200,59500,1400"
st "
#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 255,0
va (VaSet
vasetType 3
)
xt "50000,1000,52000,1000"
pts [
"50000,1000"
"52000,1000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
isHidden 1
)
xt "45000,0,48700,1000"
st "usb_wr_o"
blo "45000,800"
tm "WireNameMgr"
)
)
on &64
)
*529 (Wire
uid 271,0
optionalChildren [
*530 (CommentText
uid 277,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 278,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,1000,59500,3000"
)
text (MLText
uid 279,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,1200,59500,2400"
st "
#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "50000,2000,52000,2000"
pts [
"50000,2000"
"52000,2000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "44000,1000,49900,2000"
st "usb_pktend_o"
blo "44000,1800"
tm "WireNameMgr"
)
)
on &66
)
*531 (Wire
uid 288,0
optionalChildren [
*532 (CommentText
uid 294,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 295,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,2000,59500,4000"
)
text (MLText
uid 296,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,2200,59500,3400"
st "
#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 289,0
va (VaSet
vasetType 3
)
xt "50000,3000,52000,3000"
pts [
"50000,3000"
"52000,3000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
isHidden 1
)
xt "45000,2000,48800,3000"
st "usb_dir_o"
blo "45000,2800"
tm "WireNameMgr"
)
)
on &68
)
*533 (Wire
uid 305,0
optionalChildren [
*534 (CommentText
uid 311,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 312,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,3000,59500,5000"
)
text (MLText
uid 313,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,3200,59500,4400"
st "
#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "50000,4000,52000,4000"
pts [
"50000,4000"
"52000,4000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
isHidden 1
)
xt "44000,3000,49300,4000"
st "usb_mode_o"
blo "44000,3800"
tm "WireNameMgr"
)
)
on &70
)
*535 (Wire
uid 322,0
optionalChildren [
*536 (CommentText
uid 328,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 329,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,4000,59500,6000"
)
text (MLText
uid 330,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,4200,59500,5400"
st "
#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 323,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,5000,52000,5000"
pts [
"50000,5000"
"52000,5000"
]
)
end &71
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 327,0
va (VaSet
isHidden 1
)
xt "45000,4000,49000,5000"
st "usb_adr_o"
blo "45000,4800"
tm "WireNameMgr"
)
)
on &72
)
*537 (Wire
uid 339,0
optionalChildren [
*538 (CommentText
uid 345,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 346,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,5000,59500,7000"
)
text (MLText
uid 347,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,5200,59500,6400"
st "
#onBoardQuad-SPIFlash
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*539 (CommentText
uid 348,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 349,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,5000,66500,7000"
)
text (MLText
uid 350,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,5200,66500,6400"
st "
#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "50000,6000,52000,6000"
pts [
"50000,6000"
"52000,6000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
isHidden 1
)
xt "44000,5000,48800,6000"
st "flash_clk_o"
blo "44000,5800"
tm "WireNameMgr"
)
)
on &74
)
*540 (Wire
uid 359,0
optionalChildren [
*541 (CommentText
uid 365,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 366,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,6000,59500,8000"
)
text (MLText
uid 367,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,6200,59500,7400"
st "
#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
)
xt "50000,7000,52000,7000"
pts [
"50000,7000"
"52000,7000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 363,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 364,0
va (VaSet
isHidden 1
)
xt "44000,6000,48600,7000"
st "flash_cs_o"
blo "44000,6800"
tm "WireNameMgr"
)
)
on &76
)
*542 (Wire
uid 376,0
optionalChildren [
*543 (CommentText
uid 382,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 383,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,3000,2500,5000"
)
text (MLText
uid 384,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,3200,2500,4400"
st "
#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,4000,0,4000"
pts [
"-2000,4000"
"0,4000"
]
)
start &77
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 381,0
va (VaSet
isHidden 1
)
xt "1000,3000,5500,4000"
st "flash_dq_i"
blo "1000,3800"
tm "WireNameMgr"
)
)
on &78
)
*544 (Wire
uid 393,0
optionalChildren [
*545 (CommentText
uid 399,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 400,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,7000,59500,9000"
)
text (MLText
uid 401,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,7200,59500,8400"
st "
#onBoardLeds
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*546 (CommentText
uid 402,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 403,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,7000,66500,9000"
)
text (MLText
uid 404,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,7200,66500,8400"
st "
#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,8000,52000,8000"
pts [
"50000,8000"
"52000,8000"
]
)
end &79
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 398,0
va (VaSet
isHidden 1
)
xt "47000,7000,49100,8000"
st "led_o"
blo "47000,7800"
tm "WireNameMgr"
)
)
on &80
)
*547 (Wire
uid 413,0
optionalChildren [
*548 (CommentText
uid 419,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 420,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,48000,2500,50000"
)
text (MLText
uid 421,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,48200,2500,49400"
st "
#onBoardPUSHBUTTONS
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*549 (CommentText
uid 422,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 423,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,48000,-57500,50000"
)
text (MLText
uid 424,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,48200,-57500,49400"
st "
#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,49000,0,49000"
pts [
"-2000,49000"
"0,49000"
]
)
start &81
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
isHidden 1
)
xt "1000,48000,3000,49000"
st "btn_i"
blo "1000,48800"
tm "WireNameMgr"
)
)
on &82
)
*550 (Wire
uid 433,0
optionalChildren [
*551 (CommentText
uid 439,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 440,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,49000,2500,51000"
)
text (MLText
uid 441,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,49200,2500,50400"
st "
#onBoardSWITCHES
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*552 (CommentText
uid 442,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 443,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,49000,-57500,51000"
)
text (MLText
uid 444,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,49200,-57500,50400"
st "
#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,50000,0,50000"
pts [
"-2000,50000"
"0,50000"
]
)
start &83
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 438,0
va (VaSet
isHidden 1
)
xt "1000,49000,2700,50000"
st "sw_i"
blo "1000,49800"
tm "WireNameMgr"
)
)
on &84
)
*553 (Wire
uid 453,0
optionalChildren [
*554 (CommentText
uid 459,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 460,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,8000,59500,10000"
)
text (MLText
uid 461,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,8200,59500,9400"
st "
#TEMACEthernetMAC
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*555 (CommentText
uid 462,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 463,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,8000,66500,10000"
)
text (MLText
uid 464,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,8200,66500,9400"
st "
#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
)
xt "50000,9000,52000,9000"
pts [
"50000,9000"
"52000,9000"
]
)
end &85
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
isHidden 1
)
xt "45000,8000,48700,9000"
st "eth_rst_o"
blo "45000,8800"
tm "WireNameMgr"
)
)
on &86
)
*556 (Wire
uid 473,0
optionalChildren [
*557 (CommentText
uid 479,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 480,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,9000,59500,11000"
)
text (MLText
uid 481,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,9200,59500,10400"
st "
#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
)
xt "50000,10000,52000,10000"
pts [
"50000,10000"
"52000,10000"
]
)
end &87
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 477,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 478,0
va (VaSet
isHidden 1
)
xt "44000,9000,49000,10000"
st "eth_txclk_o"
blo "44000,9800"
tm "WireNameMgr"
)
)
on &88
)
*558 (Wire
uid 490,0
optionalChildren [
*559 (CommentText
uid 496,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 497,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,10000,59500,12000"
)
text (MLText
uid 498,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,10200,59500,11400"
st "
#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 491,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,11000,52000,11000"
pts [
"50000,11000"
"52000,11000"
]
)
end &89
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 494,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 495,0
va (VaSet
isHidden 1
)
xt "45000,10000,49000,11000"
st "eth_txd_o"
blo "45000,10800"
tm "WireNameMgr"
)
)
on &90
)
*560 (Wire
uid 507,0
optionalChildren [
*561 (CommentText
uid 513,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 514,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,4000,2500,6000"
)
text (MLText
uid 515,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,4200,2500,5400"
st "
#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "-2000,5000,0,5000"
pts [
"-2000,5000"
"0,5000"
]
)
start &91
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
isHidden 1
)
xt "1000,4000,5600,5000"
st "eth_txen_i"
blo "1000,4800"
tm "WireNameMgr"
)
)
on &92
)
*562 (Wire
uid 524,0
optionalChildren [
*563 (CommentText
uid 530,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 531,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,5000,2500,7000"
)
text (MLText
uid 532,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,5200,2500,6400"
st "
#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 525,0
va (VaSet
vasetType 3
)
xt "-2000,6000,0,6000"
pts [
"-2000,6000"
"0,6000"
]
)
start &93
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 529,0
va (VaSet
isHidden 1
)
xt "1000,5000,5400,6000"
st "eth_txer_i"
blo "1000,5800"
tm "WireNameMgr"
)
)
on &94
)
*564 (Wire
uid 541,0
optionalChildren [
*565 (CommentText
uid 547,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 548,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,6000,2500,8000"
)
text (MLText
uid 549,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,6200,2500,7400"
st "
#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
)
xt "-2000,7000,0,7000"
pts [
"-2000,7000"
"0,7000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "1000,6000,6200,7000"
st "eth_gtxclk_i"
blo "1000,6800"
tm "WireNameMgr"
)
)
on &96
)
*566 (Wire
uid 558,0
optionalChildren [
*567 (CommentText
uid 564,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 565,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,7000,2500,9000"
)
text (MLText
uid 566,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,7200,2500,8400"
st "
#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,8000,0,8000"
pts [
"-2000,8000"
"0,8000"
]
)
start &97
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
isHidden 1
)
xt "1000,7000,4700,8000"
st "eth_rxd_i"
blo "1000,7800"
tm "WireNameMgr"
)
)
on &98
)
*568 (Wire
uid 575,0
optionalChildren [
*569 (CommentText
uid 581,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 582,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,8000,2500,10000"
)
text (MLText
uid 583,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,8200,2500,9400"
st "
#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "-2000,9000,0,9000"
pts [
"-2000,9000"
"0,9000"
]
)
start &99
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
isHidden 1
)
xt "1000,8000,5700,9000"
st "eth_rxdv_i"
blo "1000,8800"
tm "WireNameMgr"
)
)
on &100
)
*570 (Wire
uid 592,0
optionalChildren [
*571 (CommentText
uid 598,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 599,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,9000,2500,11000"
)
text (MLText
uid 600,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,9200,2500,10400"
st "
#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "-2000,10000,0,10000"
pts [
"-2000,10000"
"0,10000"
]
)
start &101
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
isHidden 1
)
xt "1000,9000,5400,10000"
st "eth_rxer_i"
blo "1000,9800"
tm "WireNameMgr"
)
)
on &102
)
*572 (Wire
uid 609,0
optionalChildren [
*573 (CommentText
uid 615,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 616,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,10000,2500,12000"
)
text (MLText
uid 617,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,10200,2500,11400"
st "
#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 610,0
va (VaSet
vasetType 3
)
xt "-2000,11000,0,11000"
pts [
"-2000,11000"
"0,11000"
]
)
start &103
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 613,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 614,0
va (VaSet
isHidden 1
)
xt "1000,10000,5700,11000"
st "eth_rxclk_i"
blo "1000,10800"
tm "WireNameMgr"
)
)
on &104
)
*574 (Wire
uid 626,0
optionalChildren [
*575 (CommentText
uid 632,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 633,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,11000,2500,13000"
)
text (MLText
uid 634,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,11200,2500,12400"
st "
#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 627,0
va (VaSet
vasetType 3
)
xt "-2000,12000,0,12000"
pts [
"-2000,12000"
"0,12000"
]
)
start &105
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 631,0
va (VaSet
isHidden 1
)
xt "1000,11000,4900,12000"
st "eth_mdc_i"
blo "1000,11800"
tm "WireNameMgr"
)
)
on &106
)
*576 (Wire
uid 643,0
optionalChildren [
*577 (CommentText
uid 649,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 650,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,12000,2500,14000"
)
text (MLText
uid 651,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,12200,2500,13400"
st "
#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 644,0
va (VaSet
vasetType 3
)
xt "-2000,13000,0,13000"
pts [
"-2000,13000"
"0,13000"
]
)
start &107
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
isHidden 1
)
xt "1000,12000,4700,13000"
st "eth_mdi_i"
blo "1000,12800"
tm "WireNameMgr"
)
)
on &108
)
*578 (Wire
uid 660,0
optionalChildren [
*579 (CommentText
uid 666,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 667,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,13000,2500,15000"
)
text (MLText
uid 668,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,13200,2500,14400"
st "
#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 661,0
va (VaSet
vasetType 3
)
xt "-2000,14000,0,14000"
pts [
"-2000,14000"
"0,14000"
]
)
start &109
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 665,0
va (VaSet
isHidden 1
)
xt "1000,13000,4400,14000"
st "eth_int_i"
blo "1000,13800"
tm "WireNameMgr"
)
)
on &110
)
*580 (Wire
uid 677,0
optionalChildren [
*581 (CommentText
uid 683,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 684,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,11000,59500,13000"
)
text (MLText
uid 685,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,11200,58200,12400"
st "
#DDR2
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*582 (CommentText
uid 686,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 687,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,11000,66500,13000"
)
text (MLText
uid 688,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,11200,66500,12400"
st "
#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 678,0
va (VaSet
vasetType 3
)
xt "50000,12000,52000,12000"
pts [
"50000,12000"
"52000,12000"
]
)
end &111
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 682,0
va (VaSet
isHidden 1
)
xt "44000,11000,49300,12000"
st "ddr2_clk0_o"
blo "44000,11800"
tm "WireNameMgr"
)
)
on &112
)
*583 (Wire
uid 697,0
optionalChildren [
*584 (CommentText
uid 703,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 704,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,12000,59500,14000"
)
text (MLText
uid 705,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,12200,59500,13400"
st "
#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 698,0
va (VaSet
vasetType 3
)
xt "50000,13000,52000,13000"
pts [
"50000,13000"
"52000,13000"
]
)
end &113
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 701,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 702,0
va (VaSet
isHidden 1
)
xt "44000,12000,49300,13000"
st "ddr2_clk1_o"
blo "44000,12800"
tm "WireNameMgr"
)
)
on &114
)
*585 (Wire
uid 714,0
optionalChildren [
*586 (CommentText
uid 720,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 721,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,13000,59500,15000"
)
text (MLText
uid 722,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,13200,59500,14400"
st "
#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 715,0
va (VaSet
vasetType 3
)
xt "50000,14000,52000,14000"
pts [
"50000,14000"
"52000,14000"
]
)
end &115
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 719,0
va (VaSet
isHidden 1
)
xt "44000,13000,49000,14000"
st "ddr2_cke_o"
blo "44000,13800"
tm "WireNameMgr"
)
)
on &116
)
*587 (Wire
uid 731,0
optionalChildren [
*588 (CommentText
uid 737,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 738,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,14000,59500,16000"
)
text (MLText
uid 739,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,14200,59500,15400"
st "
#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 732,0
va (VaSet
vasetType 3
)
xt "50000,15000,52000,15000"
pts [
"50000,15000"
"52000,15000"
]
)
end &117
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
isHidden 1
)
xt "44000,14000,49400,15000"
st "ddr2_ras_no"
blo "44000,14800"
tm "WireNameMgr"
)
)
on &118
)
*589 (Wire
uid 748,0
optionalChildren [
*590 (CommentText
uid 754,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 755,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,15000,59500,17000"
)
text (MLText
uid 756,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,15200,59500,16400"
st "
#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 749,0
va (VaSet
vasetType 3
)
xt "50000,16000,52000,16000"
pts [
"50000,16000"
"52000,16000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 753,0
va (VaSet
isHidden 1
)
xt "44000,15000,49500,16000"
st "ddr2_cas_no"
blo "44000,15800"
tm "WireNameMgr"
)
)
on &120
)
*591 (Wire
uid 765,0
optionalChildren [
*592 (CommentText
uid 771,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 772,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,16000,59500,18000"
)
text (MLText
uid 773,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,16200,59500,17400"
st "
#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 766,0
va (VaSet
vasetType 3
)
xt "50000,17000,52000,17000"
pts [
"50000,17000"
"52000,17000"
]
)
end &121
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 770,0
va (VaSet
isHidden 1
)
xt "44000,16000,49300,17000"
st "ddr2_wen_o"
blo "44000,16800"
tm "WireNameMgr"
)
)
on &122
)
*593 (Wire
uid 782,0
optionalChildren [
*594 (CommentText
uid 788,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 789,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,17000,59500,19000"
)
text (MLText
uid 790,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,17200,59500,18400"
st "
#Bank=3, Pinname=IO_L31P, Schname=RZQ
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 783,0
va (VaSet
vasetType 3
)
xt "50000,18000,52000,18000"
pts [
"50000,18000"
"52000,18000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 787,0
va (VaSet
isHidden 1
)
xt "44000,17000,49000,18000"
st "ddr2_rzq_o"
blo "44000,17800"
tm "WireNameMgr"
)
)
on &124
)
*595 (Wire
uid 799,0
optionalChildren [
*596 (CommentText
uid 805,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 806,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,30000,59500,32000"
)
text (MLText
uid 807,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,30200,59500,31400"
st "
#Bank=3, Pinname=IO_L83P, Schname=ZIO
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 800,0
va (VaSet
vasetType 3
)
xt "50000,31000,52000,31000"
pts [
"50000,31000"
"52000,31000"
]
)
end &125
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
isHidden 1
)
xt "44000,30000,48900,31000"
st "ddr2_zio_o"
blo "44000,30800"
tm "WireNameMgr"
)
)
on &126
)
*597 (Wire
uid 816,0
optionalChildren [
*598 (CommentText
uid 822,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 823,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,31000,59500,33000"
)
text (MLText
uid 824,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,31200,59500,32400"
st "
#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,32000,52000,32000"
pts [
"50000,32000"
"52000,32000"
]
)
end &127
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
isHidden 1
)
xt "45000,31000,49200,32000"
st "ddr2_ba_o"
blo "45000,31800"
tm "WireNameMgr"
)
)
on &128
)
*599 (Wire
uid 833,0
optionalChildren [
*600 (CommentText
uid 839,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 840,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,32000,59500,34000"
)
text (MLText
uid 841,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,32200,59500,33400"
st "
#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,33000,52000,33000"
pts [
"50000,33000"
"52000,33000"
]
)
end &129
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
isHidden 1
)
xt "45000,32000,48700,33000"
st "ddr2_a_o"
blo "45000,32800"
tm "WireNameMgr"
)
)
on &130
)
*601 (Wire
uid 850,0
optionalChildren [
*602 (CommentText
uid 856,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 857,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,33000,59500,35000"
)
text (MLText
uid 858,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,33200,59500,34400"
st "
#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 851,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,34000,52000,34000"
pts [
"50000,34000"
"52000,34000"
]
)
end &131
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 855,0
va (VaSet
isHidden 1
)
xt "44000,33000,49000,34000"
st "ddr2_dq_io"
blo "44000,33800"
tm "WireNameMgr"
)
)
on &132
)
*603 (Wire
uid 867,0
optionalChildren [
*604 (CommentText
uid 873,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 874,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,34000,59500,36000"
)
text (MLText
uid 875,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,34200,59500,35400"
st "
#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 868,0
va (VaSet
vasetType 3
)
xt "50000,35000,52000,35000"
pts [
"50000,35000"
"52000,35000"
]
)
end &133
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 872,0
va (VaSet
isHidden 1
)
xt "44000,34000,50100,35000"
st "ddr2_udqs_po"
blo "44000,34800"
tm "WireNameMgr"
)
)
on &134
)
*605 (Wire
uid 884,0
optionalChildren [
*606 (CommentText
uid 890,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 891,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,35000,59500,37000"
)
text (MLText
uid 892,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,35200,59500,36400"
st "
#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 885,0
va (VaSet
vasetType 3
)
xt "50000,36000,52000,36000"
pts [
"50000,36000"
"52000,36000"
]
)
end &135
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 888,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 889,0
va (VaSet
isHidden 1
)
xt "44000,35000,50100,36000"
st "ddr2_udqs_no"
blo "44000,35800"
tm "WireNameMgr"
)
)
on &136
)
*607 (Wire
uid 901,0
optionalChildren [
*608 (CommentText
uid 907,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 908,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,36000,59500,38000"
)
text (MLText
uid 909,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,36200,59500,37400"
st "
#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 902,0
va (VaSet
vasetType 3
)
xt "50000,37000,52000,37000"
pts [
"50000,37000"
"52000,37000"
]
)
end &137
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 906,0
va (VaSet
isHidden 1
)
xt "44000,36000,49900,37000"
st "ddr2_ldqs_po"
blo "44000,36800"
tm "WireNameMgr"
)
)
on &138
)
*609 (Wire
uid 918,0
optionalChildren [
*610 (CommentText
uid 924,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 925,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,37000,59500,39000"
)
text (MLText
uid 926,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,37200,59500,38400"
st "
#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 919,0
va (VaSet
vasetType 3
)
xt "50000,38000,52000,38000"
pts [
"50000,38000"
"52000,38000"
]
)
end &139
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 923,0
va (VaSet
isHidden 1
)
xt "44000,37000,49900,38000"
st "ddr2_ldqs_no"
blo "44000,37800"
tm "WireNameMgr"
)
)
on &140
)
*611 (Wire
uid 935,0
optionalChildren [
*612 (CommentText
uid 941,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 942,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,38000,59500,40000"
)
text (MLText
uid 943,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,38200,59500,39400"
st "
#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "50000,39000,52000,39000"
pts [
"50000,39000"
"52000,39000"
]
)
end &141
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 940,0
va (VaSet
isHidden 1
)
xt "44000,38000,49100,39000"
st "ddr2_ldm_o"
blo "44000,38800"
tm "WireNameMgr"
)
)
on &142
)
*613 (Wire
uid 952,0
optionalChildren [
*614 (CommentText
uid 958,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 959,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,39000,59500,41000"
)
text (MLText
uid 960,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,39200,59500,40400"
st "
#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "50000,40000,52000,40000"
pts [
"50000,40000"
"52000,40000"
]
)
end &143
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
isHidden 1
)
xt "44000,39000,49300,40000"
st "ddr2_udm_o"
blo "44000,39800"
tm "WireNameMgr"
)
)
on &144
)
*615 (Wire
uid 969,0
optionalChildren [
*616 (CommentText
uid 975,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 976,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,40000,59500,42000"
)
text (MLText
uid 977,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,40200,59500,41400"
st "
#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "50000,41000,52000,41000"
pts [
"50000,41000"
"52000,41000"
]
)
end &145
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
isHidden 1
)
xt "44000,40000,49100,41000"
st "ddr2_odt_o"
blo "44000,40800"
tm "WireNameMgr"
)
)
on &146
)
*617 (Wire
uid 986,0
optionalChildren [
*618 (CommentText
uid 992,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 993,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,41000,59500,43000"
)
text (MLText
uid 994,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,41200,59500,42400"
st "
#onboardHDMIOUT
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*619 (CommentText
uid 995,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 996,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,41000,66500,43000"
)
text (MLText
uid 997,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,41200,66500,42400"
st "
#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 987,0
va (VaSet
vasetType 3
)
xt "50000,42000,52000,42000"
pts [
"50000,42000"
"52000,42000"
]
)
end &147
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 991,0
va (VaSet
isHidden 1
)
xt "44000,41000,50300,42000"
st "hdmi_o_clk_po"
blo "44000,41800"
tm "WireNameMgr"
)
)
on &148
)
*620 (Wire
uid 1006,0
optionalChildren [
*621 (CommentText
uid 1012,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1013,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,42000,59500,44000"
)
text (MLText
uid 1014,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,42200,59500,43400"
st "
#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1007,0
va (VaSet
vasetType 3
)
xt "50000,43000,52000,43000"
pts [
"50000,43000"
"52000,43000"
]
)
end &149
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1011,0
va (VaSet
isHidden 1
)
xt "44000,42000,50300,43000"
st "hdmi_o_clk_no"
blo "44000,42800"
tm "WireNameMgr"
)
)
on &150
)
*622 (Wire
uid 1023,0
optionalChildren [
*623 (CommentText
uid 1029,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1030,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,43000,59500,45000"
)
text (MLText
uid 1031,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,43200,59500,44400"
st "
#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,44000,52000,44000"
pts [
"50000,44000"
"52000,44000"
]
)
end &151
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1028,0
va (VaSet
isHidden 1
)
xt "44000,43000,49800,44000"
st "hdmi_o_d_po"
blo "44000,43800"
tm "WireNameMgr"
)
)
on &152
)
*624 (Wire
uid 1040,0
optionalChildren [
*625 (CommentText
uid 1046,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1047,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,44000,59500,46000"
)
text (MLText
uid 1048,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,44200,59500,45400"
st "
#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1041,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,45000,52000,45000"
pts [
"50000,45000"
"52000,45000"
]
)
end &153
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
isHidden 1
)
xt "44000,44000,49800,45000"
st "hdmi_o_d_no"
blo "44000,44800"
tm "WireNameMgr"
)
)
on &154
)
*626 (Wire
uid 1057,0
optionalChildren [
*627 (CommentText
uid 1063,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1064,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,45000,59500,47000"
)
text (MLText
uid 1065,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,45200,59500,46400"
st "
#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1058,0
va (VaSet
vasetType 3
)
xt "50000,46000,52000,46000"
pts [
"50000,46000"
"52000,46000"
]
)
end &155
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1062,0
va (VaSet
isHidden 1
)
xt "44000,45000,50000,46000"
st "hdmi_o_scl_io"
blo "44000,45800"
tm "WireNameMgr"
)
)
on &156
)
*628 (Wire
uid 1074,0
optionalChildren [
*629 (CommentText
uid 1080,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1081,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,46000,59500,48000"
)
text (MLText
uid 1082,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,46200,59500,47400"
st "
#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1075,0
va (VaSet
vasetType 3
)
xt "50000,47000,52000,47000"
pts [
"50000,47000"
"52000,47000"
]
)
end &157
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1079,0
va (VaSet
isHidden 1
)
xt "44000,46000,50300,47000"
st "hdmi_o_sda_io"
blo "44000,46800"
tm "WireNameMgr"
)
)
on &158
)
*630 (Wire
uid 1091,0
optionalChildren [
*631 (CommentText
uid 1097,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1098,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,14000,2500,16000"
)
text (MLText
uid 1099,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,14200,2500,15400"
st "
#onboardHDMIIN1(PMODA)
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*632 (CommentText
uid 1100,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1101,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,14000,-57500,16000"
)
text (MLText
uid 1102,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,14200,-57500,15400"
st "
#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1092,0
va (VaSet
vasetType 3
)
xt "-2000,15000,0,15000"
pts [
"-2000,15000"
"0,15000"
]
)
start &159
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1096,0
va (VaSet
isHidden 1
)
xt "1000,14000,7200,15000"
st "hdmi_i1_clk_pi"
blo "1000,14800"
tm "WireNameMgr"
)
)
on &160
)
*633 (Wire
uid 1111,0
optionalChildren [
*634 (CommentText
uid 1117,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1118,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,15000,2500,17000"
)
text (MLText
uid 1119,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,15200,2500,16400"
st "
#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1112,0
va (VaSet
vasetType 3
)
xt "-2000,16000,0,16000"
pts [
"-2000,16000"
"0,16000"
]
)
start &161
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
isHidden 1
)
xt "1000,15000,7200,16000"
st "hdmi_i1_clk_ni"
blo "1000,15800"
tm "WireNameMgr"
)
)
on &162
)
*635 (Wire
uid 1128,0
optionalChildren [
*636 (CommentText
uid 1134,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1135,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,16000,2500,18000"
)
text (MLText
uid 1136,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,16200,2500,17400"
st "
#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,17000,0,17000"
pts [
"-2000,17000"
"0,17000"
]
)
start &163
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
isHidden 1
)
xt "1000,16000,6700,17000"
st "hdmi_i1_d_pi"
blo "1000,16800"
tm "WireNameMgr"
)
)
on &164
)
*637 (Wire
uid 1145,0
optionalChildren [
*638 (CommentText
uid 1151,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1152,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,17000,2500,19000"
)
text (MLText
uid 1153,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,17200,2500,18400"
st "
#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1146,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,18000,0,18000"
pts [
"-2000,18000"
"0,18000"
]
)
start &165
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1150,0
va (VaSet
isHidden 1
)
xt "1000,17000,6700,18000"
st "hdmi_i1_d_ni"
blo "1000,17800"
tm "WireNameMgr"
)
)
on &166
)
*639 (Wire
uid 1162,0
optionalChildren [
*640 (CommentText
uid 1168,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1169,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,47000,59500,49000"
)
text (MLText
uid 1170,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,47200,59500,48400"
st "
#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1163,0
va (VaSet
vasetType 3
)
xt "50000,48000,52000,48000"
pts [
"50000,48000"
"52000,48000"
]
)
end &167
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1167,0
va (VaSet
isHidden 1
)
xt "44000,47000,50200,48000"
st "hdmi_i1_scl_io"
blo "44000,47800"
tm "WireNameMgr"
)
)
on &168
)
*641 (Wire
uid 1179,0
optionalChildren [
*642 (CommentText
uid 1185,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1186,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,48000,59500,50000"
)
text (MLText
uid 1187,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,48200,59500,49400"
st "
#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1180,0
va (VaSet
vasetType 3
)
xt "50000,49000,52000,49000"
pts [
"50000,49000"
"52000,49000"
]
)
end &169
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1184,0
va (VaSet
isHidden 1
)
xt "44000,48000,50500,49000"
st "hdmi_i1_sda_io"
blo "44000,48800"
tm "WireNameMgr"
)
)
on &170
)
*643 (Wire
uid 1196,0
optionalChildren [
*644 (CommentText
uid 1202,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1203,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,43000,2500,45000"
)
text (MLText
uid 1204,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,43200,2500,44400"
st "
#onboardHDMIIN2
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*645 (CommentText
uid 1205,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1206,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,43000,-57500,45000"
)
text (MLText
uid 1207,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,43200,-57500,44400"
st "
#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1197,0
va (VaSet
vasetType 3
)
xt "-2000,44000,0,44000"
pts [
"-2000,44000"
"0,44000"
]
)
start &171
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1201,0
va (VaSet
isHidden 1
)
xt "1000,43000,7200,44000"
st "hdmi_i2_clk_pi"
blo "1000,43800"
tm "WireNameMgr"
)
)
on &172
)
*646 (Wire
uid 1216,0
optionalChildren [
*647 (CommentText
uid 1222,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1223,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,42000,2500,44000"
)
text (MLText
uid 1224,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,42200,2500,43400"
st "
#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1217,0
va (VaSet
vasetType 3
)
xt "-2000,43000,0,43000"
pts [
"-2000,43000"
"0,43000"
]
)
start &173
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1221,0
va (VaSet
isHidden 1
)
xt "1000,42000,7200,43000"
st "hdmi_i2_clk_ni"
blo "1000,42800"
tm "WireNameMgr"
)
)
on &174
)
*648 (Wire
uid 1233,0
optionalChildren [
*649 (CommentText
uid 1239,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1240,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,41000,2500,43000"
)
text (MLText
uid 1241,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,41200,2500,42400"
st "
#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,42000,0,42000"
pts [
"-2000,42000"
"0,42000"
]
)
start &175
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1238,0
va (VaSet
isHidden 1
)
xt "1000,41000,6700,42000"
st "hdmi_i2_d_pi"
blo "1000,41800"
tm "WireNameMgr"
)
)
on &176
)
*650 (Wire
uid 1250,0
optionalChildren [
*651 (CommentText
uid 1256,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1257,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,40000,2500,42000"
)
text (MLText
uid 1258,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,40200,2500,41400"
st "
#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,41000,0,41000"
pts [
"-2000,41000"
"0,41000"
]
)
start &177
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
isHidden 1
)
xt "1000,40000,6700,41000"
st "hdmi_i2_d_ni"
blo "1000,40800"
tm "WireNameMgr"
)
)
on &178
)
*652 (Wire
uid 1267,0
optionalChildren [
*653 (CommentText
uid 1273,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1274,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,49000,59500,51000"
)
text (MLText
uid 1275,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,49200,59500,50400"
st "
#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1268,0
va (VaSet
vasetType 3
)
xt "50000,50000,52000,50000"
pts [
"50000,50000"
"52000,50000"
]
)
end &179
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1272,0
va (VaSet
isHidden 1
)
xt "44000,49000,50200,50000"
st "hdmi_i2_scl_io"
blo "44000,49800"
tm "WireNameMgr"
)
)
on &180
)
*654 (Wire
uid 1284,0
optionalChildren [
*655 (CommentText
uid 1290,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1291,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,50000,59500,52000"
)
text (MLText
uid 1292,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,50200,59500,51400"
st "
#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1285,0
va (VaSet
vasetType 3
)
xt "50000,51000,52000,51000"
pts [
"50000,51000"
"52000,51000"
]
)
end &181
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1289,0
va (VaSet
isHidden 1
)
xt "44000,50000,50500,51000"
st "hdmi_i2_sda_io"
blo "44000,50800"
tm "WireNameMgr"
)
)
on &182
)
*656 (Wire
uid 1301,0
optionalChildren [
*657 (CommentText
uid 1307,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1308,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,51000,59500,53000"
)
text (MLText
uid 1309,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,51200,59500,52400"
st "
#onboardUSBHostController
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*658 (CommentText
uid 1310,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1311,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,51000,66500,53000"
)
text (MLText
uid 1312,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,51200,66500,52400"
st "
#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1302,0
va (VaSet
vasetType 3
)
xt "50000,52000,52000,52000"
pts [
"50000,52000"
"52000,52000"
]
)
end &183
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1306,0
va (VaSet
isHidden 1
)
xt "44000,51000,50000,52000"
st "usbhost_clk_o"
blo "44000,51800"
tm "WireNameMgr"
)
)
on &184
)
*659 (Wire
uid 1321,0
optionalChildren [
*660 (CommentText
uid 1327,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1328,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,52000,59500,54000"
)
text (MLText
uid 1329,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,52200,59500,53400"
st "
#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1322,0
va (VaSet
vasetType 3
)
xt "50000,53000,52000,53000"
pts [
"50000,53000"
"52000,53000"
]
)
end &185
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1326,0
va (VaSet
isHidden 1
)
xt "44000,52000,49800,53000"
st "usbhost_ss_o"
blo "44000,52800"
tm "WireNameMgr"
)
)
on &186
)
*661 (Wire
uid 1338,0
optionalChildren [
*662 (CommentText
uid 1344,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1345,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,39000,2500,41000"
)
text (MLText
uid 1346,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,39200,2500,40400"
st "
#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
)
xt "-2000,40000,0,40000"
pts [
"-2000,40000"
"0,40000"
]
)
start &187
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
isHidden 1
)
xt "1000,39000,6800,40000"
st "usbhost_sdi_i"
blo "1000,39800"
tm "WireNameMgr"
)
)
on &188
)
*663 (Wire
uid 1355,0
optionalChildren [
*664 (CommentText
uid 1361,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1362,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,53000,59500,55000"
)
text (MLText
uid 1363,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,53200,59500,54400"
st "
#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1356,0
va (VaSet
vasetType 3
)
xt "50000,54000,52000,54000"
pts [
"50000,54000"
"52000,54000"
]
)
end &189
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1360,0
va (VaSet
isHidden 1
)
xt "44000,53000,50400,54000"
st "usbhost_sdo_o"
blo "44000,53800"
tm "WireNameMgr"
)
)
on &190
)
*665 (Wire
uid 1372,0
optionalChildren [
*666 (CommentText
uid 1378,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1379,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,44000,2500,46000"
)
text (MLText
uid 1380,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,44200,1500,45400"
st "
#Audio
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*667 (CommentText
uid 1381,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1382,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,44000,-57500,46000"
)
text (MLText
uid 1383,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,44200,-57500,45400"
st "
#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1373,0
va (VaSet
vasetType 3
)
xt "-2000,45000,0,45000"
pts [
"-2000,45000"
"0,45000"
]
)
start &191
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1377,0
va (VaSet
isHidden 1
)
xt "1000,44000,6000,45000"
st "aud_bitclk_i"
blo "1000,44800"
tm "WireNameMgr"
)
)
on &192
)
*668 (Wire
uid 1392,0
optionalChildren [
*669 (CommentText
uid 1398,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1399,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,45000,2500,47000"
)
text (MLText
uid 1400,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,45200,2500,46400"
st "
#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1393,0
va (VaSet
vasetType 3
)
xt "-2000,46000,0,46000"
pts [
"-2000,46000"
"0,46000"
]
)
start &193
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1397,0
va (VaSet
isHidden 1
)
xt "1000,45000,4600,46000"
st "aud_sdi_i"
blo "1000,45800"
tm "WireNameMgr"
)
)
on &194
)
*670 (Wire
uid 1409,0
optionalChildren [
*671 (CommentText
uid 1415,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1416,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,54000,59500,56000"
)
text (MLText
uid 1417,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,54200,59500,55400"
st "
#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1410,0
va (VaSet
vasetType 3
)
xt "50000,55000,52000,55000"
pts [
"50000,55000"
"52000,55000"
]
)
end &195
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1414,0
va (VaSet
isHidden 1
)
xt "45000,54000,49200,55000"
st "aud_sdo_o"
blo "45000,54800"
tm "WireNameMgr"
)
)
on &196
)
*672 (Wire
uid 1426,0
optionalChildren [
*673 (CommentText
uid 1432,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1433,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,55000,59500,57000"
)
text (MLText
uid 1434,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,55200,59500,56400"
st "
#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1427,0
va (VaSet
vasetType 3
)
xt "50000,56000,52000,56000"
pts [
"50000,56000"
"52000,56000"
]
)
end &197
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1431,0
va (VaSet
isHidden 1
)
xt "44000,55000,49000,56000"
st "aud_sync_o"
blo "44000,55800"
tm "WireNameMgr"
)
)
on &198
)
*674 (Wire
uid 1443,0
optionalChildren [
*675 (CommentText
uid 1449,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1450,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,56000,59500,58000"
)
text (MLText
uid 1451,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,56200,59500,57400"
st "
#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1444,0
va (VaSet
vasetType 3
)
xt "50000,57000,52000,57000"
pts [
"50000,57000"
"52000,57000"
]
)
end &199
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1448,0
va (VaSet
isHidden 1
)
xt "45000,56000,48800,57000"
st "aud_rst_o"
blo "45000,56800"
tm "WireNameMgr"
)
)
on &200
)
*676 (Wire
uid 1460,0
optionalChildren [
*677 (CommentText
uid 1466,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1467,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,57000,59500,59000"
)
text (MLText
uid 1468,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,57200,59500,58400"
st "
#PMODConnector
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*678 (CommentText
uid 1469,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1470,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,57000,66500,59000"
)
text (MLText
uid 1471,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,57200,66500,58400"
st "
#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,58000,52000,58000"
pts [
"50000,58000"
"52000,58000"
]
)
end &201
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1465,0
va (VaSet
isHidden 1
)
xt "44000,57000,48900,58000"
st "pmod_ja_io"
blo "44000,57800"
tm "WireNameMgr"
)
)
on &202
)
*679 (Wire
uid 1480,0
optionalChildren [
*680 (CommentText
uid 1486,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1487,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,23000,59500,25000"
)
text (MLText
uid 1488,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,23200,59500,24400"
st "
#onboardVHDCI
#Channnel1connectstoPsignals,Channel2toNsignals
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*681 (CommentText
uid 1489,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1490,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61500,23000,66500,25000"
)
text (MLText
uid 1491,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61700,23200,66500,24400"
st "
#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1481,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,24000,52000,24000"
pts [
"50000,24000"
"52000,24000"
]
)
end &203
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1485,0
va (VaSet
isHidden 1
)
xt "44000,23000,50200,24000"
st "vmod_exp_pio"
blo "44000,23800"
tm "WireNameMgr"
)
)
on &204
)
*682 (Wire
uid 1500,0
optionalChildren [
*683 (CommentText
uid 1506,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1507,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,24000,59500,26000"
)
text (MLText
uid 1508,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,24200,59500,25400"
st "
#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50000,25000,52000,25000"
pts [
"50000,25000"
"52000,25000"
]
)
end &205
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1505,0
va (VaSet
isHidden 1
)
xt "44000,24000,50200,25000"
st "vmod_exp_nio"
blo "44000,24800"
tm "WireNameMgr"
)
)
on &206
)
*684 (Wire
uid 1517,0
optionalChildren [
*685 (CommentText
uid 1523,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1524,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-2500,46000,2500,48000"
)
text (MLText
uid 1525,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-2300,46200,2500,47400"
st "
#USBUARTConnector
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 1
)
*686 (CommentText
uid 1526,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1527,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-62500,46000,-57500,48000"
)
text (MLText
uid 1528,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-62300,46200,-57500,47400"
st "
#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1518,0
va (VaSet
vasetType 3
)
xt "-2000,47000,0,47000"
pts [
"-2000,47000"
"0,47000"
]
)
start &207
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1521,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1522,0
va (VaSet
isHidden 1
)
xt "1000,46000,6200,47000"
st "usbuart_rx_i"
blo "1000,46800"
tm "WireNameMgr"
)
)
on &208
)
*687 (Wire
uid 1537,0
optionalChildren [
*688 (CommentText
uid 1543,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1544,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54500,58000,59500,60000"
)
text (MLText
uid 1545,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "54700,58200,59500,59400"
st "
#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
included 5
)
]
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
)
xt "50000,59000,52000,59000"
pts [
"50000,59000"
"52000,59000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1542,0
va (VaSet
isHidden 1
)
xt "44000,58000,49400,59000"
st "usbuart_tc_o"
blo "44000,58800"
tm "WireNameMgr"
)
)
on &210
)
*689 (Wire
uid 1763,0
shape (OrthoPolyLine
uid 1764,0
va (VaSet
vasetType 3
)
xt "28000,1000,30000,1000"
pts [
"28000,1000"
"30000,1000"
]
)
end &212
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1768,0
va (VaSet
isHidden 1
)
xt "25000,0,27000,1000"
st "clk40"
blo "25000,800"
tm "WireNameMgr"
)
)
on &8
)
*690 (Wire
uid 1769,0
shape (OrthoPolyLine
uid 1770,0
va (VaSet
vasetType 3
)
xt "28000,2000,30000,2000"
pts [
"28000,2000"
"30000,2000"
]
)
end &213
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1774,0
va (VaSet
isHidden 1
)
xt "26000,1000,27500,2000"
st "com"
blo "26000,1800"
tm "WireNameMgr"
)
)
on &17
)
*691 (Wire
uid 1775,0
shape (OrthoPolyLine
uid 1776,0
va (VaSet
vasetType 3
)
xt "28000,3000,30000,3000"
pts [
"28000,3000"
"30000,3000"
]
)
end &214
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1780,0
va (VaSet
isHidden 1
)
xt "26000,2000,27100,3000"
st "LO"
blo "26000,2800"
tm "WireNameMgr"
)
)
on &6
)
*692 (Wire
uid 1781,0
shape (OrthoPolyLine
uid 1782,0
va (VaSet
vasetType 3
)
xt "28000,4000,30000,4000"
pts [
"28000,4000"
"30000,4000"
]
)
end &215
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1786,0
va (VaSet
isHidden 1
)
xt "26000,3000,27100,4000"
st "LO"
blo "26000,3800"
tm "WireNameMgr"
)
)
on &6
)
*693 (Wire
uid 1787,0
shape (OrthoPolyLine
uid 1788,0
va (VaSet
vasetType 3
)
xt "28000,5000,30000,5000"
pts [
"28000,5000"
"30000,5000"
]
)
end &216
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1792,0
va (VaSet
isHidden 1
)
xt "26000,4000,27100,5000"
st "LO"
blo "26000,4800"
tm "WireNameMgr"
)
)
on &6
)
*694 (Wire
uid 1793,0
shape (OrthoPolyLine
uid 1794,0
va (VaSet
vasetType 3
)
xt "28000,6000,30000,6000"
pts [
"28000,6000"
"30000,6000"
]
)
end &217
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1798,0
va (VaSet
isHidden 1
)
xt "26000,5000,27100,6000"
st "LO"
blo "26000,5800"
tm "WireNameMgr"
)
)
on &6
)
*695 (Wire
uid 1799,0
shape (OrthoPolyLine
uid 1800,0
va (VaSet
vasetType 3
)
xt "28000,7000,30000,7000"
pts [
"28000,7000"
"30000,7000"
]
)
end &218
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1804,0
va (VaSet
isHidden 1
)
xt "25000,6000,27000,7000"
st "clk80"
blo "25000,6800"
tm "WireNameMgr"
)
)
on &9
)
*696 (Wire
uid 1805,0
shape (OrthoPolyLine
uid 1806,0
va (VaSet
vasetType 3
)
xt "28000,8000,30000,8000"
pts [
"28000,8000"
"30000,8000"
]
)
end &219
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1810,0
va (VaSet
isHidden 1
)
xt "26000,7000,27100,8000"
st "LO"
blo "26000,7800"
tm "WireNameMgr"
)
)
on &6
)
*697 (Wire
uid 1811,0
shape (OrthoPolyLine
uid 1812,0
va (VaSet
vasetType 3
)
xt "28000,9000,30000,9000"
pts [
"28000,9000"
"30000,9000"
]
)
end &220
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1816,0
va (VaSet
isHidden 1
)
xt "26000,8000,26700,9000"
st "l0"
blo "26000,8800"
tm "WireNameMgr"
)
)
on &18
)
*698 (Wire
uid 1817,0
shape (OrthoPolyLine
uid 1818,0
va (VaSet
vasetType 3
)
xt "28000,10000,30000,10000"
pts [
"28000,10000"
"30000,10000"
]
)
end &221
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1822,0
va (VaSet
isHidden 1
)
xt "26000,9000,26700,10000"
st "l1"
blo "26000,9800"
tm "WireNameMgr"
)
)
on &19
)
*699 (Wire
uid 1823,0
shape (OrthoPolyLine
uid 1824,0
va (VaSet
vasetType 3
)
xt "28000,11000,30000,11000"
pts [
"28000,11000"
"30000,11000"
]
)
end &222
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1828,0
va (VaSet
isHidden 1
)
xt "26000,10000,27200,11000"
st "r3s"
blo "26000,10800"
tm "WireNameMgr"
)
)
on &20
)
*700 (Wire
uid 1829,0
shape (OrthoPolyLine
uid 1830,0
va (VaSet
vasetType 3
)
xt "28000,12000,30000,12000"
pts [
"28000,12000"
"30000,12000"
]
)
end &223
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
isHidden 1
)
xt "26000,11000,27000,12000"
st "rst"
blo "26000,11800"
tm "WireNameMgr"
)
)
on &7
)
*701 (Wire
uid 1835,0
shape (OrthoPolyLine
uid 1836,0
va (VaSet
vasetType 3
)
xt "28000,13000,30000,13000"
pts [
"28000,13000"
"30000,13000"
]
)
end &224
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1840,0
va (VaSet
isHidden 1
)
xt "25000,12000,27000,13000"
st "rst_n"
blo "25000,12800"
tm "WireNameMgr"
)
)
on &27
)
*702 (Wire
uid 1841,0
shape (OrthoPolyLine
uid 1842,0
va (VaSet
vasetType 3
)
xt "28000,14000,30000,14000"
pts [
"28000,14000"
"30000,14000"
]
)
end &225
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1846,0
va (VaSet
isHidden 1
)
xt "26000,13000,27100,14000"
st "LO"
blo "26000,13800"
tm "WireNameMgr"
)
)
on &6
)
*703 (Wire
uid 1847,0
shape (OrthoPolyLine
uid 1848,0
va (VaSet
vasetType 3
)
xt "28000,15000,30000,15000"
pts [
"28000,15000"
"30000,15000"
]
)
end &226
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1852,0
va (VaSet
isHidden 1
)
xt "26000,14000,27100,15000"
st "LO"
blo "26000,14800"
tm "WireNameMgr"
)
)
on &6
)
*704 (Wire
uid 1853,0
shape (OrthoPolyLine
uid 1854,0
va (VaSet
vasetType 3
)
xt "28000,16000,30000,16000"
pts [
"28000,16000"
"30000,16000"
]
)
end &227
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1858,0
va (VaSet
isHidden 1
)
xt "26000,15000,27100,16000"
st "LO"
blo "26000,15800"
tm "WireNameMgr"
)
)
on &6
)
*705 (Wire
uid 1859,0
shape (OrthoPolyLine
uid 1860,0
va (VaSet
vasetType 3
)
xt "28000,17000,30000,17000"
pts [
"28000,17000"
"30000,17000"
]
)
end &228
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1864,0
va (VaSet
isHidden 1
)
xt "26000,16000,27100,17000"
st "LO"
blo "26000,16800"
tm "WireNameMgr"
)
)
on &6
)
*706 (Wire
uid 1889,0
shape (OrthoPolyLine
uid 1890,0
va (VaSet
vasetType 3
)
xt "33000,1000,35000,1000"
pts [
"33000,1000"
"35000,1000"
]
)
start &233
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1894,0
va (VaSet
isHidden 1
)
xt "36000,0,39100,1000"
st "xoff0_o"
blo "36000,800"
tm "WireNameMgr"
)
)
on &15
)
*707 (Wire
uid 1895,0
shape (OrthoPolyLine
uid 1896,0
va (VaSet
vasetType 3
)
xt "33000,2000,35000,2000"
pts [
"33000,2000"
"35000,2000"
]
)
start &234
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1900,0
va (VaSet
isHidden 1
)
xt "36000,1000,39100,2000"
st "xoff1_o"
blo "36000,1800"
tm "WireNameMgr"
)
)
on &13
)
*708 (Wire
uid 1901,0
shape (OrthoPolyLine
uid 1902,0
va (VaSet
vasetType 3
)
xt "33000,3000,35000,3000"
pts [
"33000,3000"
"35000,3000"
]
)
start &235
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
isHidden 1
)
xt "36000,2000,39100,3000"
st "xoff2_o"
blo "36000,2800"
tm "WireNameMgr"
)
)
on &16
)
*709 (Wire
uid 1907,0
shape (OrthoPolyLine
uid 1908,0
va (VaSet
vasetType 3
)
xt "33000,4000,35000,4000"
pts [
"33000,4000"
"35000,4000"
]
)
start &236
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1912,0
va (VaSet
isHidden 1
)
xt "36000,3000,39100,4000"
st "xoff3_o"
blo "36000,3800"
tm "WireNameMgr"
)
)
on &14
)
*710 (Wire
uid 1913,0
shape (OrthoPolyLine
uid 1914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,18000,30000,18000"
pts [
"28000,18000"
"30000,18000"
]
)
end &237
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
isHidden 1
)
xt "23000,17000,26600,18000"
st "threshold"
blo "23000,17800"
tm "WireNameMgr"
)
)
on &46
)
*711 (Wire
uid 2272,0
shape (OrthoPolyLine
uid 2273,0
va (VaSet
vasetType 3
)
xt "28000,30000,30000,30000"
pts [
"28000,30000"
"30000,30000"
]
)
end &244
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2277,0
va (VaSet
isHidden 1
)
xt "25000,29000,27000,30000"
st "clk40"
blo "25000,29800"
tm "WireNameMgr"
)
)
on &8
)
*712 (Wire
uid 2278,0
shape (OrthoPolyLine
uid 2279,0
va (VaSet
vasetType 3
)
xt "28000,31000,30000,31000"
pts [
"28000,31000"
"30000,31000"
]
)
end &247
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2283,0
va (VaSet
isHidden 1
)
xt "26000,30000,27500,31000"
st "com"
blo "26000,30800"
tm "WireNameMgr"
)
)
on &17
)
*713 (Wire
uid 2284,0
shape (OrthoPolyLine
uid 2285,0
va (VaSet
vasetType 3
)
xt "28000,32000,30000,32000"
pts [
"28000,32000"
"30000,32000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2289,0
va (VaSet
isHidden 1
)
xt "25000,31000,27000,32000"
st "rst_n"
blo "25000,31800"
tm "WireNameMgr"
)
)
on &27
)
*714 (Wire
uid 2290,0
shape (OrthoPolyLine
uid 2291,0
va (VaSet
vasetType 3
)
xt "28000,33000,30000,33000"
pts [
"28000,33000"
"30000,33000"
]
)
end &265
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2295,0
va (VaSet
isHidden 1
)
xt "26000,32000,26700,33000"
st "l0"
blo "26000,32800"
tm "WireNameMgr"
)
)
on &18
)
*715 (Wire
uid 2296,0
shape (OrthoPolyLine
uid 2297,0
va (VaSet
vasetType 3
)
xt "28000,34000,30000,34000"
pts [
"28000,34000"
"30000,34000"
]
)
end &266
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2301,0
va (VaSet
isHidden 1
)
xt "26000,33000,26700,34000"
st "l1"
blo "26000,33800"
tm "WireNameMgr"
)
)
on &19
)
*716 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "28000,35000,30000,35000"
pts [
"28000,35000"
"30000,35000"
]
)
end &267
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2307,0
va (VaSet
isHidden 1
)
xt "26000,34000,27200,35000"
st "r3s"
blo "26000,34800"
tm "WireNameMgr"
)
)
on &20
)
*717 (Wire
uid 2308,0
shape (OrthoPolyLine
uid 2309,0
va (VaSet
vasetType 3
)
xt "33000,31000,35000,31000"
pts [
"33000,31000"
"35000,31000"
]
)
start &262
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2312,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2313,0
va (VaSet
isHidden 1
)
xt "36000,30000,38100,31000"
st "led00"
blo "36000,30800"
tm "WireNameMgr"
)
)
on &28
)
*718 (Wire
uid 2314,0
shape (OrthoPolyLine
uid 2315,0
va (VaSet
vasetType 3
)
xt "33000,32000,35000,32000"
pts [
"33000,32000"
"35000,32000"
]
)
start &273
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2319,0
va (VaSet
isHidden 1
)
xt "36000,31000,39500,32000"
st "regClkEn"
blo "36000,31800"
tm "WireNameMgr"
)
)
on &29
)
*719 (Wire
uid 2320,0
shape (OrthoPolyLine
uid 2321,0
va (VaSet
vasetType 3
)
xt "33000,33000,35000,33000"
pts [
"33000,33000"
"35000,33000"
]
)
start &277
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2325,0
va (VaSet
isHidden 1
)
xt "36000,32000,39500,33000"
st "syncRstb"
blo "36000,32800"
tm "WireNameMgr"
)
)
on &30
)
*720 (Wire
uid 2326,0
shape (OrthoPolyLine
uid 2327,0
va (VaSet
vasetType 3
)
xt "33000,34000,35000,34000"
pts [
"33000,34000"
"35000,34000"
]
)
start &281
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2331,0
va (VaSet
isHidden 1
)
xt "36000,33000,37900,34000"
st "ireg0"
blo "36000,33800"
tm "WireNameMgr"
)
)
on &31
)
*721 (Wire
uid 2332,0
shape (OrthoPolyLine
uid 2333,0
va (VaSet
vasetType 3
)
xt "33000,35000,35000,35000"
pts [
"33000,35000"
"35000,35000"
]
)
start &278
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2337,0
va (VaSet
isHidden 1
)
xt "36000,34000,42100,35000"
st "shiftInputReg0"
blo "36000,34800"
tm "WireNameMgr"
)
)
on &32
)
*722 (Wire
uid 2338,0
shape (OrthoPolyLine
uid 2339,0
va (VaSet
vasetType 3
)
xt "33000,36000,35000,36000"
pts [
"33000,36000"
"35000,36000"
]
)
start &279
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2343,0
va (VaSet
isHidden 1
)
xt "36000,35000,42000,36000"
st "loadInputReg0"
blo "36000,35800"
tm "WireNameMgr"
)
)
on &33
)
*723 (Wire
uid 2344,0
shape (OrthoPolyLine
uid 2345,0
va (VaSet
vasetType 3
)
xt "33000,37000,35000,37000"
pts [
"33000,37000"
"35000,37000"
]
)
start &280
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2349,0
va (VaSet
isHidden 1
)
xt "36000,36000,42900,37000"
st "unloadInputReg0"
blo "36000,36800"
tm "WireNameMgr"
)
)
on &34
)
*724 (Wire
uid 2350,0
shape (OrthoPolyLine
uid 2351,0
va (VaSet
vasetType 3
)
xt "33000,38000,35000,38000"
pts [
"33000,38000"
"35000,38000"
]
)
start &285
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2355,0
va (VaSet
isHidden 1
)
xt "36000,37000,37900,38000"
st "ireg1"
blo "36000,37800"
tm "WireNameMgr"
)
)
on &35
)
*725 (Wire
uid 2356,0
shape (OrthoPolyLine
uid 2357,0
va (VaSet
vasetType 3
)
xt "33000,39000,35000,39000"
pts [
"33000,39000"
"35000,39000"
]
)
start &282
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2361,0
va (VaSet
isHidden 1
)
xt "36000,38000,42100,39000"
st "shiftInputReg1"
blo "36000,38800"
tm "WireNameMgr"
)
)
on &36
)
*726 (Wire
uid 2362,0
shape (OrthoPolyLine
uid 2363,0
va (VaSet
vasetType 3
)
xt "33000,40000,35000,40000"
pts [
"33000,40000"
"35000,40000"
]
)
start &283
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2367,0
va (VaSet
isHidden 1
)
xt "36000,39000,42000,40000"
st "loadInputReg1"
blo "36000,39800"
tm "WireNameMgr"
)
)
on &37
)
*727 (Wire
uid 2368,0
shape (OrthoPolyLine
uid 2369,0
va (VaSet
vasetType 3
)
xt "33000,41000,35000,41000"
pts [
"33000,41000"
"35000,41000"
]
)
start &284
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2373,0
va (VaSet
isHidden 1
)
xt "36000,40000,42900,41000"
st "unloadInputReg1"
blo "36000,40800"
tm "WireNameMgr"
)
)
on &38
)
*728 (Wire
uid 2374,0
shape (OrthoPolyLine
uid 2375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,30000,35000,30000"
pts [
"33000,30000"
"35000,30000"
]
)
start &261
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2379,0
va (VaSet
isHidden 1
)
xt "36000,29000,40800,30000"
st "regReadVal"
blo "36000,29800"
tm "WireNameMgr"
)
)
on &42
)
*729 (Wire
uid 2380,0
shape (OrthoPolyLine
uid 2381,0
va (VaSet
vasetType 3
)
xt "33000,42000,35000,42000"
pts [
"33000,42000"
"35000,42000"
]
)
start &260
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2385,0
va (VaSet
isHidden 1
)
xt "36000,41000,41500,42000"
st "regReadPush"
blo "36000,41800"
tm "WireNameMgr"
)
)
on &39
)
*730 (Wire
uid 2386,0
shape (OrthoPolyLine
uid 2387,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,43000,35000,43000"
pts [
"33000,43000"
"35000,43000"
]
)
start &259
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2391,0
va (VaSet
isHidden 1
)
xt "36000,42000,42400,43000"
st "registerAddress"
blo "36000,42800"
tm "WireNameMgr"
)
)
on &43
)
*731 (Wire
uid 2392,0
shape (OrthoPolyLine
uid 2393,0
va (VaSet
vasetType 3
)
xt "33000,44000,35000,44000"
pts [
"33000,44000"
"35000,44000"
]
)
start &253
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2397,0
va (VaSet
isHidden 1
)
xt "36000,43000,41300,44000"
st "readPending"
blo "36000,43800"
tm "WireNameMgr"
)
)
on &44
)
*732 (Wire
uid 2398,0
shape (OrthoPolyLine
uid 2399,0
va (VaSet
vasetType 3
)
xt "33000,45000,35000,45000"
pts [
"33000,45000"
"35000,45000"
]
)
start &256
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2403,0
va (VaSet
isHidden 1
)
xt "36000,44000,41500,45000"
st "loadReadReg"
blo "36000,44800"
tm "WireNameMgr"
)
)
on &45
)
*733 (Wire
uid 2488,0
shape (OrthoPolyLine
uid 2489,0
va (VaSet
vasetType 3
)
xt "41000,13000,43000,13000"
pts [
"41000,13000"
"43000,13000"
]
)
end &292
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2493,0
va (VaSet
isHidden 1
)
xt "37000,12000,40500,13000"
st "regClkEn"
blo "37000,12800"
tm "WireNameMgr"
)
)
on &29
)
*734 (Wire
uid 2494,0
shape (OrthoPolyLine
uid 2495,0
va (VaSet
vasetType 3
)
xt "41000,14000,43000,14000"
pts [
"41000,14000"
"43000,14000"
]
)
end &293
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2499,0
va (VaSet
isHidden 1
)
xt "38000,13000,40000,14000"
st "clk40"
blo "38000,13800"
tm "WireNameMgr"
)
)
on &8
)
*735 (Wire
uid 2500,0
shape (OrthoPolyLine
uid 2501,0
va (VaSet
vasetType 3
)
xt "41000,15000,43000,15000"
pts [
"41000,15000"
"43000,15000"
]
)
end &294
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2505,0
va (VaSet
isHidden 1
)
xt "37000,14000,40500,15000"
st "syncRstb"
blo "37000,14800"
tm "WireNameMgr"
)
)
on &30
)
*736 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
)
xt "41000,16000,43000,16000"
pts [
"41000,16000"
"43000,16000"
]
)
end &295
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
isHidden 1
)
xt "35000,15000,41100,16000"
st "shiftInputReg0"
blo "35000,15800"
tm "WireNameMgr"
)
)
on &32
)
*737 (Wire
uid 2512,0
shape (OrthoPolyLine
uid 2513,0
va (VaSet
vasetType 3
)
xt "41000,17000,43000,17000"
pts [
"41000,17000"
"43000,17000"
]
)
end &296
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2517,0
va (VaSet
isHidden 1
)
xt "35000,16000,41000,17000"
st "loadInputReg0"
blo "35000,16800"
tm "WireNameMgr"
)
)
on &33
)
*738 (Wire
uid 2518,0
shape (OrthoPolyLine
uid 2519,0
va (VaSet
vasetType 3
)
xt "41000,18000,43000,18000"
pts [
"41000,18000"
"43000,18000"
]
)
end &297
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2523,0
va (VaSet
isHidden 1
)
xt "34000,17000,40900,18000"
st "unloadInputReg0"
blo "34000,17800"
tm "WireNameMgr"
)
)
on &34
)
*739 (Wire
uid 2524,0
shape (OrthoPolyLine
uid 2525,0
va (VaSet
vasetType 3
)
xt "41000,19000,43000,19000"
pts [
"41000,19000"
"43000,19000"
]
)
end &298
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2529,0
va (VaSet
isHidden 1
)
xt "39000,18000,40500,19000"
st "com"
blo "39000,18800"
tm "WireNameMgr"
)
)
on &17
)
*740 (Wire
uid 2530,0
shape (OrthoPolyLine
uid 2531,0
va (VaSet
vasetType 3
)
xt "46000,14000,48000,14000"
pts [
"46000,14000"
"48000,14000"
]
)
start &299
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2535,0
va (VaSet
isHidden 1
)
xt "49000,13000,50900,14000"
st "ireg0"
blo "49000,13800"
tm "WireNameMgr"
)
)
on &31
)
*741 (Wire
uid 2536,0
shape (OrthoPolyLine
uid 2537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,13000,48000,13000"
pts [
"46000,13000"
"48000,13000"
]
)
start &300
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2541,0
va (VaSet
isHidden 1
)
xt "49000,12000,52400,13000"
st "dataOut0"
blo "49000,12800"
tm "WireNameMgr"
)
)
on &40
)
*742 (Wire
uid 2590,0
shape (OrthoPolyLine
uid 2591,0
va (VaSet
vasetType 3
)
xt "41000,42000,43000,42000"
pts [
"41000,42000"
"43000,42000"
]
)
end &306
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2595,0
va (VaSet
isHidden 1
)
xt "37000,41000,40500,42000"
st "regClkEn"
blo "37000,41800"
tm "WireNameMgr"
)
)
on &29
)
*743 (Wire
uid 2596,0
shape (OrthoPolyLine
uid 2597,0
va (VaSet
vasetType 3
)
xt "41000,43000,43000,43000"
pts [
"41000,43000"
"43000,43000"
]
)
end &307
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
isHidden 1
)
xt "38000,42000,40000,43000"
st "clk40"
blo "38000,42800"
tm "WireNameMgr"
)
)
on &8
)
*744 (Wire
uid 2602,0
shape (OrthoPolyLine
uid 2603,0
va (VaSet
vasetType 3
)
xt "41000,44000,43000,44000"
pts [
"41000,44000"
"43000,44000"
]
)
end &308
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2607,0
va (VaSet
isHidden 1
)
xt "37000,43000,40500,44000"
st "syncRstb"
blo "37000,43800"
tm "WireNameMgr"
)
)
on &30
)
*745 (Wire
uid 2608,0
shape (OrthoPolyLine
uid 2609,0
va (VaSet
vasetType 3
)
xt "41000,45000,43000,45000"
pts [
"41000,45000"
"43000,45000"
]
)
end &309
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2613,0
va (VaSet
isHidden 1
)
xt "35000,44000,41100,45000"
st "shiftInputReg1"
blo "35000,44800"
tm "WireNameMgr"
)
)
on &36
)
*746 (Wire
uid 2614,0
shape (OrthoPolyLine
uid 2615,0
va (VaSet
vasetType 3
)
xt "41000,46000,43000,46000"
pts [
"41000,46000"
"43000,46000"
]
)
end &310
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2619,0
va (VaSet
isHidden 1
)
xt "35000,45000,41000,46000"
st "loadInputReg1"
blo "35000,45800"
tm "WireNameMgr"
)
)
on &37
)
*747 (Wire
uid 2620,0
shape (OrthoPolyLine
uid 2621,0
va (VaSet
vasetType 3
)
xt "41000,47000,43000,47000"
pts [
"41000,47000"
"43000,47000"
]
)
end &311
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2624,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2625,0
va (VaSet
isHidden 1
)
xt "34000,46000,40900,47000"
st "unloadInputReg1"
blo "34000,46800"
tm "WireNameMgr"
)
)
on &38
)
*748 (Wire
uid 2626,0
shape (OrthoPolyLine
uid 2627,0
va (VaSet
vasetType 3
)
xt "41000,48000,43000,48000"
pts [
"41000,48000"
"43000,48000"
]
)
end &312
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2631,0
va (VaSet
isHidden 1
)
xt "39000,47000,40500,48000"
st "com"
blo "39000,47800"
tm "WireNameMgr"
)
)
on &17
)
*749 (Wire
uid 2632,0
shape (OrthoPolyLine
uid 2633,0
va (VaSet
vasetType 3
)
xt "46000,42000,48000,42000"
pts [
"46000,42000"
"48000,42000"
]
)
start &313
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 2636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2637,0
va (VaSet
isHidden 1
)
xt "49000,41000,50900,42000"
st "ireg1"
blo "49000,41800"
tm "WireNameMgr"
)
)
on &35
)
*750 (Wire
uid 2638,0
shape (OrthoPolyLine
uid 2639,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,43000,48000,43000"
pts [
"46000,43000"
"48000,43000"
]
)
start &314
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2643,0
va (VaSet
isHidden 1
)
xt "49000,42000,52400,43000"
st "dataOut1"
blo "49000,42800"
tm "WireNameMgr"
)
)
on &41
)
*751 (Wire
uid 3002,0
shape (OrthoPolyLine
uid 3003,0
va (VaSet
vasetType 3
)
xt "41000,78000,43000,78000"
pts [
"41000,78000"
"43000,78000"
]
)
end &319
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3007,0
va (VaSet
isHidden 1
)
xt "38000,77000,40000,78000"
st "clk80"
blo "38000,77800"
tm "WireNameMgr"
)
)
on &9
)
*752 (Wire
uid 3008,0
shape (OrthoPolyLine
uid 3009,0
va (VaSet
vasetType 3
)
xt "41000,79000,43000,79000"
pts [
"41000,79000"
"43000,79000"
]
)
end &320
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3013,0
va (VaSet
isHidden 1
)
xt "38000,78000,40000,79000"
st "clk40"
blo "38000,78800"
tm "WireNameMgr"
)
)
on &8
)
*753 (Wire
uid 3014,0
shape (OrthoPolyLine
uid 3015,0
va (VaSet
vasetType 3
)
xt "41000,77000,43000,77000"
pts [
"41000,77000"
"43000,77000"
]
)
end &322
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3019,0
va (VaSet
isHidden 1
)
xt "37000,76000,40500,77000"
st "syncRstb"
blo "37000,76800"
tm "WireNameMgr"
)
)
on &30
)
*754 (Wire
uid 3026,0
shape (OrthoPolyLine
uid 3027,0
va (VaSet
vasetType 3
)
xt "41000,81000,43000,81000"
pts [
"41000,81000"
"43000,81000"
]
)
end &343
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3031,0
va (VaSet
isHidden 1
)
xt "35000,80000,40500,81000"
st "regReadPush"
blo "35000,80800"
tm "WireNameMgr"
)
)
on &39
)
*755 (Wire
uid 3032,0
shape (OrthoPolyLine
uid 3033,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,80000,43000,80000"
pts [
"41000,80000"
"43000,80000"
]
)
end &344
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3037,0
va (VaSet
isHidden 1
)
xt "35000,79000,39800,80000"
st "regReadVal"
blo "35000,79800"
tm "WireNameMgr"
)
)
on &42
)
*756 (Wire
uid 3038,0
shape (OrthoPolyLine
uid 3039,0
va (VaSet
vasetType 3
)
xt "41000,82000,43000,82000"
pts [
"41000,82000"
"43000,82000"
]
)
end &345
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3043,0
va (VaSet
isHidden 1
)
xt "35000,81000,40500,82000"
st "regReadPush"
blo "35000,81800"
tm "WireNameMgr"
)
)
on &39
)
*757 (Wire
uid 3044,0
shape (OrthoPolyLine
uid 3045,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,83000,43000,83000"
pts [
"41000,83000"
"43000,83000"
]
)
end &346
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3049,0
va (VaSet
isHidden 1
)
xt "35000,82000,41400,83000"
st "registerAddress"
blo "35000,82800"
tm "WireNameMgr"
)
)
on &43
)
*758 (Wire
uid 3142,0
shape (OrthoPolyLine
uid 3143,0
va (VaSet
vasetType 3
)
xt "2000,56000,4000,56000"
pts [
"2000,56000"
"4000,56000"
]
)
end &368
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3147,0
va (VaSet
isHidden 1
)
xt "-1000,55000,700,56000"
st "clk_i"
blo "-1000,55800"
tm "WireNameMgr"
)
)
on &48
)
*759 (Wire
uid 3148,0
shape (OrthoPolyLine
uid 3149,0
va (VaSet
vasetType 3
)
xt "7000,57000,9000,57000"
pts [
"7000,57000"
"9000,57000"
]
)
start &369
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3153,0
va (VaSet
isHidden 1
)
xt "10000,56000,11000,57000"
st "rst"
blo "10000,56800"
tm "WireNameMgr"
)
)
on &7
)
*760 (Wire
uid 3154,0
shape (OrthoPolyLine
uid 3155,0
va (VaSet
vasetType 3
)
xt "7000,56000,9000,56000"
pts [
"7000,56000"
"9000,56000"
]
)
start &370
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3159,0
va (VaSet
isHidden 1
)
xt "10000,55000,12000,56000"
st "clk40"
blo "10000,55800"
tm "WireNameMgr"
)
)
on &8
)
*761 (Wire
uid 3160,0
shape (OrthoPolyLine
uid 3161,0
va (VaSet
vasetType 3
)
xt "7000,61000,9000,61000"
pts [
"7000,61000"
"9000,61000"
]
)
start &373
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3165,0
va (VaSet
isHidden 1
)
xt "10000,60000,12000,61000"
st "clk80"
blo "10000,60800"
tm "WireNameMgr"
)
)
on &9
)
*762 (Wire
uid 3166,0
shape (OrthoPolyLine
uid 3167,0
va (VaSet
vasetType 3
)
xt "7000,59000,9000,59000"
pts [
"7000,59000"
"9000,59000"
]
)
start &371
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3170,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3171,0
va (VaSet
isHidden 1
)
xt "10000,58000,12500,59000"
st "clk160"
blo "10000,58800"
tm "WireNameMgr"
)
)
on &12
)
*763 (Wire
uid 3172,0
shape (OrthoPolyLine
uid 3173,0
va (VaSet
vasetType 3
)
xt "7000,60000,9000,60000"
pts [
"7000,60000"
"9000,60000"
]
)
start &372
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3177,0
va (VaSet
isHidden 1
)
xt "10000,59000,12500,60000"
st "clkn40"
blo "10000,59800"
tm "WireNameMgr"
)
)
on &21
)
*764 (Wire
uid 3178,0
shape (OrthoPolyLine
uid 3179,0
va (VaSet
vasetType 3
)
xt "2000,57000,4000,57000"
pts [
"2000,57000"
"4000,57000"
]
)
end &375
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3183,0
va (VaSet
isHidden 1
)
xt "-4000,56000,1200,57000"
st "vmodin_bco"
blo "-4000,56800"
tm "WireNameMgr"
)
)
on &26
)
*765 (Wire
uid 3190,0
shape (OrthoPolyLine
uid 3191,0
va (VaSet
vasetType 3
)
xt "7000,58000,9000,58000"
pts [
"7000,58000"
"9000,58000"
]
)
start &374
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3195,0
va (VaSet
isHidden 1
)
xt "10000,57000,12000,58000"
st "rst_n"
blo "10000,57800"
tm "WireNameMgr"
)
)
on &27
)
*766 (Wire
uid 3238,0
shape (OrthoPolyLine
uid 3239,0
va (VaSet
vasetType 3
)
xt "20000,18000,22000,18000"
pts [
"20000,18000"
"22000,18000"
]
)
start &384
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
)
xt "23000,17000,28300,18000"
st "vmodin_com"
blo "23000,17800"
tm "WireNameMgr"
)
)
on &10
)
*767 (Wire
uid 3277,0
shape (OrthoPolyLine
uid 3278,0
va (VaSet
vasetType 3
)
xt "20000,77000,22000,77000"
pts [
"20000,77000"
"22000,77000"
]
)
start &392
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3282,0
va (VaSet
isHidden 1
)
xt "23000,76000,27800,77000"
st "vmodin_l1r"
blo "23000,76800"
tm "WireNameMgr"
)
)
on &4
)
*768 (Wire
uid 3328,0
shape (OrthoPolyLine
uid 3329,0
va (VaSet
vasetType 3
)
xt "7000,30000,9000,30000"
pts [
"7000,30000"
"9000,30000"
]
)
start &400
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3333,0
va (VaSet
isHidden 1
)
xt "10000,29000,15200,30000"
st "vmodin_bco"
blo "10000,29800"
tm "WireNameMgr"
)
)
on &26
)
*769 (Wire
uid 3367,0
shape (OrthoPolyLine
uid 3368,0
va (VaSet
vasetType 3
)
xt "7000,109000,9000,109000"
pts [
"7000,109000"
"9000,109000"
]
)
start &408
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3372,0
va (VaSet
isHidden 1
)
xt "10000,108000,15300,109000"
st "vmodin_dclk"
blo "10000,108800"
tm "WireNameMgr"
)
)
on &3
)
*770 (Wire
uid 3458,0
shape (OrthoPolyLine
uid 3459,0
va (VaSet
vasetType 3
)
xt "20000,7000,22000,7000"
pts [
"20000,7000"
"22000,7000"
]
)
start &416
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3463,0
va (VaSet
isHidden 1
)
xt "23000,6000,24500,7000"
st "com"
blo "23000,6800"
tm "WireNameMgr"
)
)
on &17
)
*771 (Wire
uid 3464,0
shape (OrthoPolyLine
uid 3465,0
va (VaSet
vasetType 3
)
xt "20000,8000,22000,8000"
pts [
"20000,8000"
"22000,8000"
]
)
start &417
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3469,0
va (VaSet
isHidden 1
)
xt "23000,7000,23700,8000"
st "l0"
blo "23000,7800"
tm "WireNameMgr"
)
)
on &18
)
*772 (Wire
uid 3470,0
shape (OrthoPolyLine
uid 3471,0
va (VaSet
vasetType 3
)
xt "15000,7000,17000,7000"
pts [
"15000,7000"
"17000,7000"
]
)
end &418
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3475,0
va (VaSet
isHidden 1
)
xt "12000,6000,14000,7000"
st "clk40"
blo "12000,6800"
tm "WireNameMgr"
)
)
on &8
)
*773 (Wire
uid 3476,0
shape (OrthoPolyLine
uid 3477,0
va (VaSet
vasetType 3
)
xt "15000,8000,17000,8000"
pts [
"15000,8000"
"17000,8000"
]
)
end &419
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3481,0
va (VaSet
isHidden 1
)
xt "12000,7000,14500,8000"
st "clkn40"
blo "12000,7800"
tm "WireNameMgr"
)
)
on &21
)
*774 (Wire
uid 3482,0
shape (OrthoPolyLine
uid 3483,0
va (VaSet
vasetType 3
)
xt "15000,9000,17000,9000"
pts [
"15000,9000"
"17000,9000"
]
)
end &420
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3486,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3487,0
va (VaSet
isHidden 1
)
xt "13000,8000,13800,9000"
st "HI"
blo "13000,8800"
tm "WireNameMgr"
)
)
on &5
)
*775 (Wire
uid 3488,0
shape (OrthoPolyLine
uid 3489,0
va (VaSet
vasetType 3
)
xt "15000,10000,17000,10000"
pts [
"15000,10000"
"17000,10000"
]
)
end &421
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3493,0
va (VaSet
isHidden 1
)
xt "9000,9000,14300,10000"
st "vmodin_com"
blo "9000,9800"
tm "WireNameMgr"
)
)
on &10
)
*776 (Wire
uid 3494,0
shape (OrthoPolyLine
uid 3495,0
va (VaSet
vasetType 3
)
xt "15000,11000,17000,11000"
pts [
"15000,11000"
"17000,11000"
]
)
end &422
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3499,0
va (VaSet
isHidden 1
)
xt "13000,10000,14000,11000"
st "rst"
blo "13000,10800"
tm "WireNameMgr"
)
)
on &7
)
*777 (Wire
uid 3500,0
shape (OrthoPolyLine
uid 3501,0
va (VaSet
vasetType 3
)
xt "15000,12000,17000,12000"
pts [
"15000,12000"
"17000,12000"
]
)
end &423
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3505,0
va (VaSet
isHidden 1
)
xt "13000,11000,14100,12000"
st "LO"
blo "13000,11800"
tm "WireNameMgr"
)
)
on &6
)
*778 (Wire
uid 3547,0
shape (OrthoPolyLine
uid 3548,0
va (VaSet
vasetType 3
)
xt "20000,96000,22000,96000"
pts [
"20000,96000"
"22000,96000"
]
)
start &428
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3552,0
va (VaSet
isHidden 1
)
xt "23000,95000,23700,96000"
st "l1"
blo "23000,95800"
tm "WireNameMgr"
)
)
on &19
)
*779 (Wire
uid 3553,0
shape (OrthoPolyLine
uid 3554,0
va (VaSet
vasetType 3
)
xt "20000,97000,22000,97000"
pts [
"20000,97000"
"22000,97000"
]
)
start &429
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3558,0
va (VaSet
isHidden 1
)
xt "23000,96000,24200,97000"
st "r3s"
blo "23000,96800"
tm "WireNameMgr"
)
)
on &20
)
*780 (Wire
uid 3559,0
shape (OrthoPolyLine
uid 3560,0
va (VaSet
vasetType 3
)
xt "15000,96000,17000,96000"
pts [
"15000,96000"
"17000,96000"
]
)
end &430
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3564,0
va (VaSet
isHidden 1
)
xt "12000,95000,14000,96000"
st "clk40"
blo "12000,95800"
tm "WireNameMgr"
)
)
on &8
)
*781 (Wire
uid 3565,0
shape (OrthoPolyLine
uid 3566,0
va (VaSet
vasetType 3
)
xt "15000,97000,17000,97000"
pts [
"15000,97000"
"17000,97000"
]
)
end &431
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3570,0
va (VaSet
isHidden 1
)
xt "12000,96000,14500,97000"
st "clkn40"
blo "12000,96800"
tm "WireNameMgr"
)
)
on &21
)
*782 (Wire
uid 3571,0
shape (OrthoPolyLine
uid 3572,0
va (VaSet
vasetType 3
)
xt "15000,98000,17000,98000"
pts [
"15000,98000"
"17000,98000"
]
)
end &432
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3576,0
va (VaSet
isHidden 1
)
xt "13000,97000,13800,98000"
st "HI"
blo "13000,97800"
tm "WireNameMgr"
)
)
on &5
)
*783 (Wire
uid 3577,0
shape (OrthoPolyLine
uid 3578,0
va (VaSet
vasetType 3
)
xt "15000,99000,17000,99000"
pts [
"15000,99000"
"17000,99000"
]
)
end &433
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3582,0
va (VaSet
isHidden 1
)
xt "9000,98000,13800,99000"
st "vmodin_l1r"
blo "9000,98800"
tm "WireNameMgr"
)
)
on &4
)
*784 (Wire
uid 3583,0
shape (OrthoPolyLine
uid 3584,0
va (VaSet
vasetType 3
)
xt "15000,100000,17000,100000"
pts [
"15000,100000"
"17000,100000"
]
)
end &434
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3588,0
va (VaSet
isHidden 1
)
xt "13000,99000,14000,100000"
st "rst"
blo "13000,99800"
tm "WireNameMgr"
)
)
on &7
)
*785 (Wire
uid 3589,0
shape (OrthoPolyLine
uid 3590,0
va (VaSet
vasetType 3
)
xt "15000,101000,17000,101000"
pts [
"15000,101000"
"17000,101000"
]
)
end &435
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3594,0
va (VaSet
isHidden 1
)
xt "13000,100000,14100,101000"
st "LO"
blo "13000,100800"
tm "WireNameMgr"
)
)
on &6
)
*786 (Wire
uid 3636,0
shape (OrthoPolyLine
uid 3637,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,1000,22000,1000"
pts [
"20000,1000"
"22000,1000"
]
)
start &440
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3641,0
va (VaSet
isHidden 1
)
xt "23000,0,24300,1000"
st "tick"
blo "23000,800"
tm "WireNameMgr"
)
)
on &24
)
*787 (Wire
uid 3642,0
shape (OrthoPolyLine
uid 3643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,0,22000,0"
pts [
"20000,0"
"22000,0"
]
)
start &441
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3647,0
va (VaSet
isHidden 1
)
xt "23000,-1000,24300,0"
st "tog"
blo "23000,-200"
tm "WireNameMgr"
)
)
on &25
)
*788 (Wire
uid 3648,0
shape (OrthoPolyLine
uid 3649,0
va (VaSet
vasetType 3
)
xt "15000,0,17000,0"
pts [
"15000,0"
"17000,0"
]
)
end &442
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3653,0
va (VaSet
isHidden 1
)
xt "12000,-1000,14000,0"
st "clk40"
blo "12000,-200"
tm "WireNameMgr"
)
)
on &8
)
*789 (Wire
uid 3654,0
shape (OrthoPolyLine
uid 3655,0
va (VaSet
vasetType 3
)
xt "15000,1000,17000,1000"
pts [
"15000,1000"
"17000,1000"
]
)
end &443
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3659,0
va (VaSet
isHidden 1
)
xt "13000,0,14000,1000"
st "rst"
blo "13000,800"
tm "WireNameMgr"
)
)
on &7
)
*790 (Wire
uid 3709,0
shape (OrthoPolyLine
uid 3710,0
va (VaSet
vasetType 3
)
xt "59000,4000,61000,4000"
pts [
"59000,4000"
"61000,4000"
]
)
end &448
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3713,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3714,0
va (VaSet
isHidden 1
)
xt "56000,3000,58000,4000"
st "clk40"
blo "56000,3800"
tm "WireNameMgr"
)
)
on &8
)
*791 (Wire
uid 3727,0
shape (OrthoPolyLine
uid 3728,0
va (VaSet
vasetType 3
)
xt "59000,5000,61000,5000"
pts [
"59000,5000"
"61000,5000"
]
)
end &451
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3732,0
va (VaSet
isHidden 1
)
xt "57000,4000,58000,5000"
st "rst"
blo "57000,4800"
tm "WireNameMgr"
)
)
on &7
)
*792 (Wire
uid 3778,0
shape (OrthoPolyLine
uid 3779,0
va (VaSet
vasetType 3
)
xt "59000,26000,61000,26000"
pts [
"59000,26000"
"61000,26000"
]
)
end &461
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3782,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3783,0
va (VaSet
isHidden 1
)
xt "56000,25000,58000,26000"
st "clk40"
blo "56000,25800"
tm "WireNameMgr"
)
)
on &8
)
*793 (Wire
uid 3796,0
shape (OrthoPolyLine
uid 3797,0
va (VaSet
vasetType 3
)
xt "59000,27000,61000,27000"
pts [
"59000,27000"
"61000,27000"
]
)
end &464
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3800,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3801,0
va (VaSet
isHidden 1
)
xt "57000,26000,58000,27000"
st "rst"
blo "57000,26800"
tm "WireNameMgr"
)
)
on &7
)
*794 (Wire
uid 3963,0
shape (OrthoPolyLine
uid 3964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,4000,73000,4003"
pts [
"70996,4003"
"73000,4000"
]
)
start &453
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3970,0
va (VaSet
isHidden 1
)
xt "73000,2000,74100,3000"
st "led"
blo "73000,2800"
tm "WireNameMgr"
)
)
on &1
)
*795 (Wire
uid 3976,0
shape (OrthoPolyLine
uid 3977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,28000,59004,28001"
pts [
"57000,28000"
"59004,28001"
]
)
end &466
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3983,0
va (VaSet
isHidden 1
)
xt "54000,27000,55600,28000"
st "led1"
blo "54000,27800"
tm "WireNameMgr"
)
)
on &2
)
*796 (Wire
uid 3994,0
shape (OrthoPolyLine
uid 3995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,48000,59004,48003"
pts [
"57000,48000"
"59004,48003"
]
)
end &477
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4001,0
va (VaSet
isHidden 1
)
xt "54000,47000,57100,48000"
st "vmod_d"
blo "54000,47800"
tm "WireNameMgr"
)
)
on &11
)
*797 (Wire
uid 4002,0
shape (OrthoPolyLine
uid 4003,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,70000,59004,70003"
pts [
"57000,70000"
"59004,70003"
]
)
end &488
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4008,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4009,0
va (VaSet
isHidden 1
)
xt "54000,69000,57100,70000"
st "vmod_d"
blo "54000,69800"
tm "WireNameMgr"
)
)
on &11
)
*798 (Wire
uid 4015,0
shape (OrthoPolyLine
uid 4016,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47996,77000,50000,77014"
pts [
"47996,77014"
"50000,77000"
]
)
start &362
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4022,0
va (VaSet
isHidden 1
)
xt "50000,75000,53100,76000"
st "vmod_d"
blo "50000,75800"
tm "WireNameMgr"
)
)
on &11
)
*799 (Wire
uid 4023,0
shape (OrthoPolyLine
uid 4024,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34996,5000,37000,5005"
pts [
"34996,5005"
"37000,5000"
]
)
start &239
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4030,0
va (VaSet
isHidden 1
)
xt "37000,3000,40100,4000"
st "vmod_d"
blo "37000,3800"
tm "WireNameMgr"
)
)
on &11
)
*800 (Wire
uid 4031,0
shape (OrthoPolyLine
uid 4032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,6000,59004,6001"
pts [
"57000,6000"
"59004,6001"
]
)
end &453
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4038,0
va (VaSet
isHidden 1
)
xt "54000,5000,55600,6000"
st "led0"
blo "54000,5800"
tm "WireNameMgr"
)
)
on &22
)
*801 (Wire
uid 4039,0
shape (OrthoPolyLine
uid 4040,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,26000,73000,26003"
pts [
"70996,26003"
"73000,26000"
]
)
start &466
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4046,0
va (VaSet
isHidden 1
)
xt "73000,24000,75600,25000"
st "led_o2"
blo "73000,24800"
tm "WireNameMgr"
)
)
on &23
)
*802 (Wire
uid 4047,0
shape (OrthoPolyLine
uid 4048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,7000,59004,7001"
pts [
"57000,7000"
"59004,7001"
]
)
end &453
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4054,0
va (VaSet
isHidden 1
)
xt "54000,6000,55300,7000"
st "tick"
blo "54000,6800"
tm "WireNameMgr"
)
)
on &24
)
*803 (Wire
uid 4055,0
shape (OrthoPolyLine
uid 4056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,29000,59004,29001"
pts [
"57000,29000"
"59004,29001"
]
)
end &466
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4062,0
va (VaSet
isHidden 1
)
xt "54000,28000,55300,29000"
st "tick"
blo "54000,28800"
tm "WireNameMgr"
)
)
on &24
)
*804 (Wire
uid 4068,0
shape (OrthoPolyLine
uid 4069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,58000,2004,58001"
pts [
"0,58000"
"2004,58001"
]
)
end &379
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4075,0
va (VaSet
isHidden 1
)
xt "-3000,57000,-1000,58000"
st "btn_i"
blo "-3000,57800"
tm "WireNameMgr"
)
)
on &82
)
*805 (Wire
uid 4076,0
shape (OrthoPolyLine
uid 4077,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,58999,2004,59000"
pts [
"0,59000"
"2004,58999"
]
)
end &379
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4083,0
va (VaSet
isHidden 1
)
xt "0,60000,1700,61000"
st "sw_i"
blo "0,60800"
tm "WireNameMgr"
)
)
on &84
)
*806 (Wire
uid 4104,0
shape (OrthoPolyLine
uid 4105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,18000,15004,18001"
pts [
"13000,18000"
"15004,18001"
]
)
end &387
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4111,0
va (VaSet
isHidden 1
)
xt "10000,17000,16200,18000"
st "vmod_exp_pio"
blo "10000,17800"
tm "WireNameMgr"
)
)
on &204
)
*807 (Wire
uid 4112,0
shape (OrthoPolyLine
uid 4113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,77000,15004,77001"
pts [
"13000,77000"
"15004,77001"
]
)
end &395
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4119,0
va (VaSet
isHidden 1
)
xt "10000,76000,16200,77000"
st "vmod_exp_pio"
blo "10000,76800"
tm "WireNameMgr"
)
)
on &204
)
*808 (Wire
uid 4120,0
shape (OrthoPolyLine
uid 4121,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,30000,2004,30001"
pts [
"0,30000"
"2004,30001"
]
)
end &403
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4127,0
va (VaSet
isHidden 1
)
xt "-3000,29000,3200,30000"
st "vmod_exp_pio"
blo "-3000,29800"
tm "WireNameMgr"
)
)
on &204
)
*809 (Wire
uid 4128,0
shape (OrthoPolyLine
uid 4129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,109000,2004,109001"
pts [
"0,109000"
"2004,109001"
]
)
end &411
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4135,0
va (VaSet
isHidden 1
)
xt "-3000,108000,3200,109000"
st "vmod_exp_pio"
blo "-3000,108800"
tm "WireNameMgr"
)
)
on &204
)
*810 (Wire
uid 4136,0
shape (OrthoPolyLine
uid 4137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,48000,73000,48003"
pts [
"70996,48003"
"73000,48000"
]
)
start &477
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4143,0
va (VaSet
isHidden 1
)
xt "73000,46000,79200,47000"
st "vmod_exp_pio"
blo "73000,46800"
tm "WireNameMgr"
)
)
on &204
)
*811 (Wire
uid 4144,0
shape (OrthoPolyLine
uid 4145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,70000,73000,70003"
pts [
"70996,70003"
"73000,70000"
]
)
start &488
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4151,0
va (VaSet
isHidden 1
)
xt "73000,68000,79200,69000"
st "vmod_exp_pio"
blo "73000,68800"
tm "WireNameMgr"
)
)
on &204
)
*812 (Wire
uid 4152,0
shape (OrthoPolyLine
uid 4153,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,18999,15004,19000"
pts [
"13000,19000"
"15004,18999"
]
)
end &387
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4159,0
va (VaSet
isHidden 1
)
xt "13000,20000,19200,21000"
st "vmod_exp_nio"
blo "13000,20800"
tm "WireNameMgr"
)
)
on &206
)
*813 (Wire
uid 4160,0
shape (OrthoPolyLine
uid 4161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,77999,15004,78000"
pts [
"13000,78000"
"15004,77999"
]
)
end &395
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4167,0
va (VaSet
isHidden 1
)
xt "13000,79000,19200,80000"
st "vmod_exp_nio"
blo "13000,79800"
tm "WireNameMgr"
)
)
on &206
)
*814 (Wire
uid 4168,0
shape (OrthoPolyLine
uid 4169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,30999,2004,31000"
pts [
"0,31000"
"2004,30999"
]
)
end &403
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4175,0
va (VaSet
isHidden 1
)
xt "0,32000,6200,33000"
st "vmod_exp_nio"
blo "0,32800"
tm "WireNameMgr"
)
)
on &206
)
*815 (Wire
uid 4176,0
shape (OrthoPolyLine
uid 4177,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,109999,2004,110000"
pts [
"0,110000"
"2004,109999"
]
)
end &411
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4183,0
va (VaSet
isHidden 1
)
xt "0,111000,6200,112000"
st "vmod_exp_nio"
blo "0,111800"
tm "WireNameMgr"
)
)
on &206
)
*816 (Wire
uid 4184,0
shape (OrthoPolyLine
uid 4185,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,49000,73000,49002"
pts [
"70996,49002"
"73000,49000"
]
)
start &477
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4191,0
va (VaSet
isHidden 1
)
xt "73000,47000,79200,48000"
st "vmod_exp_nio"
blo "73000,47800"
tm "WireNameMgr"
)
)
on &206
)
*817 (Wire
uid 4192,0
shape (OrthoPolyLine
uid 4193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70996,71000,73000,71002"
pts [
"70996,71002"
"73000,71000"
]
)
start &488
es 0
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4199,0
va (VaSet
isHidden 1
)
xt "73000,69000,79200,70000"
st "vmod_exp_nio"
blo "73000,69800"
tm "WireNameMgr"
)
)
on &206
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *818 (PackageList
uid 4462,0
optionalChildren [
*819 (CommentText
uid 3955,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3956,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "1000,111000,16000,115000"
)
text (MLText
uid 3957,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "1200,111200,15000,114800"
st "
 VHDL from Block Diagram 
 Generated by Mentor Graphics HDL Designer(TM) 2012.1 (Build 6) 

 atlys.atlys_top.struct

 Created by Matt Warren 2013


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
stg "VerticalLayoutStrategy"
textVec [
*820 (Text
uid 4463,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "1000,116000,7500,116900"
st "Package List"
blo "1000,116700"
)
*821 (MLText
uid 4464,0
va (VaSet
isHidden 1
)
xt "1000,116900,13400,125900"
st "library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library unisim;
use unisim.VCOMPONENTS.all;
use ieee.numeric_std.all;
"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 4465,0
stg "VerticalLayoutStrategy"
textVec [
*822 (Text
uid 4466,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,116000,29200,117000"
st "Compiler Directives"
blo "21000,116800"
)
*823 (Text
uid 4467,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,117000,30500,118000"
st "Pre-module directives:"
blo "21000,117800"
)
*824 (MLText
uid 4468,0
va (VaSet
isHidden 1
)
xt "21000,118000,28800,120000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*825 (Text
uid 4469,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,120000,31000,121000"
st "Post-module directives:"
blo "21000,120800"
)
*826 (MLText
uid 4470,0
va (VaSet
isHidden 1
)
xt "21000,116000,21000,116000"
tm "BdCompilerDirectivesTextMgr"
)
*827 (Text
uid 4471,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,121000,30600,122000"
st "End-module directives:"
blo "21000,121800"
)
*828 (MLText
uid 4472,0
va (VaSet
isHidden 1
)
xt "21000,122000,21000,122000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1015,690"
viewArea "-4000,-10000,74000,113000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 4472,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*829 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*830 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*831 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*832 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*833 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*834 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*835 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*836 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*837 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*838 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*839 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*840 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*841 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*842 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*843 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*844 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*845 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*846 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*847 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*848 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*849 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "18000,116000,23500,117000"
st "Declarations"
blo "18000,116800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "18000,117000,20400,118000"
st "Ports:"
blo "18000,117800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "18000,236800,21700,237800"
st "Pre User:"
blo "18000,237600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "20000,237800,71500,248600"
st "-- Architecture declarations

-- Internal signal declarations
--#onBoardLeds
SIGNAL fw_version : std_logic_vector(7 downto 0); --#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0

SIGNAL clk40_out : std_logic; 

SIGNAL led_o1 : std_logic_vector(7 downto 0); 
"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "18000,248600,25200,249600"
st "Diagram Signals:"
blo "18000,249400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "18000,313200,22700,314200"
st "Post User:"
blo "18000,314000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "18000,116000,18000,116000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 131,0
usingSuid 1
emptyRow *850 (LEmptyRow
)
optionalChildren [
*851 (RefLabelRowHdr
)
*852 (TitleRowHdr
)
*853 (FilterRowHdr
)
*854 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*855 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*856 (GroupColHdr
tm "GroupColHdrMgr"
)
*857 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*858 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*859 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*860 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*861 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*862 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*863 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 83
suid 2,0
)
)
uid 4206,0
)
*864 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led1"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 3,0
)
)
uid 4208,0
)
*865 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_dclk"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
o 85
suid 4,0
)
)
uid 4210,0
)
*866 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_l1r"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
o 86
suid 5,0
)
)
uid 4212,0
)
*867 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 87
suid 6,0
)
)
uid 4214,0
)
*868 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 88
suid 7,0
)
)
uid 4216,0
)
*869 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 89
suid 8,0
)
)
uid 4218,0
)
*870 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 90
suid 10,0
)
)
uid 4220,0
)
*871 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 91
suid 11,0
)
)
uid 4222,0
)
*872 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_com"
t "std_ulogic"
o 92
suid 12,0
)
)
uid 4224,0
)
*873 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 13,0
)
)
uid 4226,0
)
*874 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 14,0
)
)
uid 4228,0
)
*875 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff1_o"
t "std_logic"
o 95
suid 15,0
)
)
uid 4230,0
)
*876 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff3_o"
t "std_logic"
o 96
suid 16,0
)
)
uid 4232,0
)
*877 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff0_o"
t "std_logic"
o 97
suid 17,0
)
)
uid 4234,0
)
*878 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xoff2_o"
t "std_logic"
o 98
suid 18,0
)
)
uid 4236,0
)
*879 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
o 99
suid 19,0
)
)
uid 4238,0
)
*880 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0"
t "std_logic"
o 100
suid 20,0
)
)
uid 4240,0
)
*881 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1"
t "std_logic"
o 101
suid 21,0
)
)
uid 4242,0
)
*882 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3s"
t "std_logic"
o 102
suid 22,0
)
)
uid 4244,0
)
*883 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn40"
t "std_logic"
o 103
suid 23,0
)
)
uid 4246,0
)
*884 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 104
suid 24,0
)
)
uid 4248,0
)
*885 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_o2"
t "std_logic_vector"
b "(7 downto 0)"
o 105
suid 26,0
)
)
uid 4250,0
)
*886 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 106
suid 27,0
)
)
uid 4252,0
)
*887 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 107
suid 28,0
)
)
uid 4254,0
)
*888 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_bco"
t "std_logic"
o 108
suid 29,0
)
)
uid 4256,0
)
*889 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_n"
t "std_logic"
o 109
suid 30,0
)
)
uid 4258,0
)
*890 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led00"
t "std_logic"
prec "----- Added for TMU"
preAdd 0
o 110
suid 31,0
)
)
uid 4260,0
)
*891 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regClkEn"
t "std_logic"
o 111
suid 32,0
)
)
uid 4262,0
)
*892 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "syncRstb"
t "std_logic"
o 112
suid 33,0
)
)
uid 4264,0
)
*893 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireg0"
t "std_logic"
o 113
suid 34,0
)
)
uid 4266,0
)
*894 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shiftInputReg0"
t "std_logic"
o 114
suid 35,0
)
)
uid 4268,0
)
*895 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loadInputReg0"
t "std_logic"
o 115
suid 36,0
)
)
uid 4270,0
)
*896 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "unloadInputReg0"
t "std_logic"
o 116
suid 37,0
)
)
uid 4272,0
)
*897 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireg1"
t "std_logic"
o 117
suid 38,0
)
)
uid 4274,0
)
*898 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shiftInputReg1"
t "std_logic"
o 118
suid 39,0
)
)
uid 4276,0
)
*899 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loadInputReg1"
t "std_logic"
o 119
suid 40,0
)
)
uid 4278,0
)
*900 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "unloadInputReg1"
t "std_logic"
o 120
suid 41,0
)
)
uid 4280,0
)
*901 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regReadPush"
t "std_logic"
o 121
suid 42,0
)
)
uid 4282,0
)
*902 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut0"
t "std_logic_vector"
b "(31 downto 0)"
o 122
suid 43,0
)
)
uid 4284,0
)
*903 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut1"
t "std_logic_vector"
b "(31 downto 0)"
o 123
suid 44,0
)
)
uid 4286,0
)
*904 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "regReadVal"
t "std_logic_vector"
b "(31 downto 0)"
o 124
suid 45,0
)
)
uid 4288,0
)
*905 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "registerAddress"
t "std_logic_vector"
b "(6 downto 0)"
o 125
suid 46,0
)
)
uid 4290,0
)
*906 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "readPending"
t "std_logic"
o 126
suid 47,0
)
)
uid 4292,0
)
*907 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "loadReadReg"
t "std_logic"
o 127
suid 48,0
)
)
uid 4294,0
)
*908 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
o 128
suid 49,0
)
)
uid 4296,0
)
*909 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 50,0
)
)
uid 4298,0
)
*910 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 51,0
)
)
uid 4300,0
)
*911 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 52,0
)
)
uid 4302,0
)
*912 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 53,0
)
)
uid 4304,0
)
*913 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 54,0
)
)
uid 4306,0
)
*914 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 55,0
)
)
uid 4308,0
)
*915 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 56,0
)
)
uid 4310,0
)
*916 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
uid 4312,0
)
*917 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 58,0
)
)
uid 4314,0
)
*918 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 59,0
)
)
uid 4316,0
)
*919 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 60,0
)
)
uid 4318,0
)
*920 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 61,0
)
)
uid 4320,0
)
*921 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 62,0
)
)
uid 4322,0
)
*922 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 63,0
)
)
uid 4324,0
)
*923 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 64,0
)
)
uid 4326,0
)
*924 (LeafLogPort
port (LogicalPort
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 65,0
)
)
uid 4328,0
)
*925 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 66,0
)
)
uid 4330,0
)
*926 (LeafLogPort
port (LogicalPort
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 67,0
)
)
uid 4332,0
)
*927 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 68,0
)
)
uid 4334,0
)
*928 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_rst_o"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 20
suid 69,0
)
)
uid 4336,0
)
*929 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 21
suid 70,0
)
)
uid 4338,0
)
*930 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 22
suid 71,0
)
)
uid 4340,0
)
*931 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_txen_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 23
suid 72,0
)
)
uid 4342,0
)
*932 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_txer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 24
suid 73,0
)
)
uid 4344,0
)
*933 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_gtxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 25
suid 74,0
)
)
uid 4346,0
)
*934 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 26
suid 75,0
)
)
uid 4348,0
)
*935 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 27
suid 76,0
)
)
uid 4350,0
)
*936 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 28
suid 77,0
)
)
uid 4352,0
)
*937 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 29
suid 78,0
)
)
uid 4354,0
)
*938 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 30
suid 79,0
)
)
uid 4356,0
)
*939 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 31
suid 80,0
)
)
uid 4358,0
)
*940 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 32
suid 81,0
)
)
uid 4360,0
)
*941 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 33
suid 82,0
)
)
uid 4362,0
)
*942 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 34
suid 83,0
)
)
uid 4364,0
)
*943 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 35
suid 84,0
)
)
uid 4366,0
)
*944 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 36
suid 85,0
)
)
uid 4368,0
)
*945 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 37
suid 86,0
)
)
uid 4370,0
)
*946 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 38
suid 87,0
)
)
uid 4372,0
)
*947 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 39
suid 88,0
)
)
uid 4374,0
)
*948 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 40
suid 89,0
)
)
uid 4376,0
)
*949 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 41
suid 90,0
)
)
uid 4378,0
)
*950 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 42
suid 91,0
)
)
uid 4380,0
)
*951 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 43
suid 92,0
)
)
uid 4382,0
)
*952 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 44
suid 93,0
)
)
uid 4384,0
)
*953 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 45
suid 94,0
)
)
uid 4386,0
)
*954 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 46
suid 95,0
)
)
uid 4388,0
)
*955 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 47
suid 96,0
)
)
uid 4390,0
)
*956 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 48
suid 97,0
)
)
uid 4392,0
)
*957 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 49
suid 98,0
)
)
uid 4394,0
)
*958 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 50
suid 99,0
)
)
uid 4396,0
)
*959 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 51
suid 100,0
)
)
uid 4398,0
)
*960 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 52
suid 101,0
)
)
uid 4400,0
)
*961 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 53
suid 102,0
)
)
uid 4402,0
)
*962 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 54
suid 103,0
)
)
uid 4404,0
)
*963 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 55
suid 104,0
)
)
uid 4406,0
)
*964 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 56
suid 105,0
)
)
uid 4408,0
)
*965 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 57
suid 106,0
)
)
uid 4410,0
)
*966 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 58
suid 107,0
)
)
uid 4412,0
)
*967 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 59
suid 108,0
)
)
uid 4414,0
)
*968 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 60
suid 109,0
)
)
uid 4416,0
)
*969 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 61
suid 110,0
)
)
uid 4418,0
)
*970 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 62
suid 111,0
)
)
uid 4420,0
)
*971 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 63
suid 112,0
)
)
uid 4422,0
)
*972 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 64
suid 113,0
)
)
uid 4424,0
)
*973 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 65
suid 114,0
)
)
uid 4426,0
)
*974 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 66
suid 115,0
)
)
uid 4428,0
)
*975 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 67
suid 116,0
)
)
uid 4430,0
)
*976 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 68
suid 117,0
)
)
uid 4432,0
)
*977 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 69
suid 118,0
)
)
uid 4434,0
)
*978 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 70
suid 119,0
)
)
uid 4436,0
)
*979 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 71
suid 120,0
)
)
uid 4438,0
)
*980 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 72
suid 121,0
)
)
uid 4440,0
)
*981 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 73
suid 122,0
)
)
uid 4442,0
)
*982 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 74
suid 123,0
)
)
uid 4444,0
)
*983 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 75
suid 124,0
)
)
uid 4446,0
)
*984 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 76
suid 125,0
)
)
uid 4448,0
)
*985 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 77
suid 126,0
)
)
uid 4450,0
)
*986 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
suid 127,0
)
)
uid 4452,0
)
*987 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 79
suid 128,0
)
)
uid 4454,0
)
*988 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 80
suid 129,0
)
)
uid 4456,0
)
*989 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 81
suid 130,0
)
)
uid 4458,0
)
*990 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbuart_tc_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 82
suid 131,0
)
)
uid 4460,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*991 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *992 (MRCItem
litem &850
pos 3
dimension 20
)
optionalChildren [
*993 (MRCItem
litem &851
pos 0
dimension 20
)
*994 (MRCItem
litem &852
pos 1
dimension 23
)
*995 (MRCItem
litem &853
pos 2
hidden 1
dimension 20
)
*996 (MRCItem
litem &863
pos 82
dimension 20
uid 4207,0
)
*997 (MRCItem
litem &864
pos 83
dimension 20
uid 4209,0
)
*998 (MRCItem
litem &865
pos 84
dimension 20
uid 4211,0
)
*999 (MRCItem
litem &866
pos 85
dimension 20
uid 4213,0
)
*1000 (MRCItem
litem &867
pos 86
dimension 20
uid 4215,0
)
*1001 (MRCItem
litem &868
pos 87
dimension 20
uid 4217,0
)
*1002 (MRCItem
litem &869
pos 88
dimension 20
uid 4219,0
)
*1003 (MRCItem
litem &870
pos 89
dimension 20
uid 4221,0
)
*1004 (MRCItem
litem &871
pos 90
dimension 20
uid 4223,0
)
*1005 (MRCItem
litem &872
pos 91
dimension 20
uid 4225,0
)
*1006 (MRCItem
litem &873
pos 92
dimension 20
uid 4227,0
)
*1007 (MRCItem
litem &874
pos 93
dimension 20
uid 4229,0
)
*1008 (MRCItem
litem &875
pos 94
dimension 20
uid 4231,0
)
*1009 (MRCItem
litem &876
pos 95
dimension 20
uid 4233,0
)
*1010 (MRCItem
litem &877
pos 96
dimension 20
uid 4235,0
)
*1011 (MRCItem
litem &878
pos 97
dimension 20
uid 4237,0
)
*1012 (MRCItem
litem &879
pos 98
dimension 20
uid 4239,0
)
*1013 (MRCItem
litem &880
pos 99
dimension 20
uid 4241,0
)
*1014 (MRCItem
litem &881
pos 100
dimension 20
uid 4243,0
)
*1015 (MRCItem
litem &882
pos 101
dimension 20
uid 4245,0
)
*1016 (MRCItem
litem &883
pos 102
dimension 20
uid 4247,0
)
*1017 (MRCItem
litem &884
pos 103
dimension 20
uid 4249,0
)
*1018 (MRCItem
litem &885
pos 104
dimension 20
uid 4251,0
)
*1019 (MRCItem
litem &886
pos 105
dimension 20
uid 4253,0
)
*1020 (MRCItem
litem &887
pos 106
dimension 20
uid 4255,0
)
*1021 (MRCItem
litem &888
pos 107
dimension 20
uid 4257,0
)
*1022 (MRCItem
litem &889
pos 108
dimension 20
uid 4259,0
)
*1023 (MRCItem
litem &890
pos 109
dimension 20
uid 4261,0
)
*1024 (MRCItem
litem &891
pos 110
dimension 20
uid 4263,0
)
*1025 (MRCItem
litem &892
pos 111
dimension 20
uid 4265,0
)
*1026 (MRCItem
litem &893
pos 112
dimension 20
uid 4267,0
)
*1027 (MRCItem
litem &894
pos 113
dimension 20
uid 4269,0
)
*1028 (MRCItem
litem &895
pos 114
dimension 20
uid 4271,0
)
*1029 (MRCItem
litem &896
pos 115
dimension 20
uid 4273,0
)
*1030 (MRCItem
litem &897
pos 116
dimension 20
uid 4275,0
)
*1031 (MRCItem
litem &898
pos 117
dimension 20
uid 4277,0
)
*1032 (MRCItem
litem &899
pos 118
dimension 20
uid 4279,0
)
*1033 (MRCItem
litem &900
pos 119
dimension 20
uid 4281,0
)
*1034 (MRCItem
litem &901
pos 120
dimension 20
uid 4283,0
)
*1035 (MRCItem
litem &902
pos 121
dimension 20
uid 4285,0
)
*1036 (MRCItem
litem &903
pos 122
dimension 20
uid 4287,0
)
*1037 (MRCItem
litem &904
pos 123
dimension 20
uid 4289,0
)
*1038 (MRCItem
litem &905
pos 124
dimension 20
uid 4291,0
)
*1039 (MRCItem
litem &906
pos 125
dimension 20
uid 4293,0
)
*1040 (MRCItem
litem &907
pos 126
dimension 20
uid 4295,0
)
*1041 (MRCItem
litem &908
pos 127
dimension 20
uid 4297,0
)
*1042 (MRCItem
litem &909
pos 0
dimension 20
uid 4299,0
)
*1043 (MRCItem
litem &910
pos 1
dimension 20
uid 4301,0
)
*1044 (MRCItem
litem &911
pos 2
dimension 20
uid 4303,0
)
*1045 (MRCItem
litem &912
pos 3
dimension 20
uid 4305,0
)
*1046 (MRCItem
litem &913
pos 4
dimension 20
uid 4307,0
)
*1047 (MRCItem
litem &914
pos 5
dimension 20
uid 4309,0
)
*1048 (MRCItem
litem &915
pos 6
dimension 20
uid 4311,0
)
*1049 (MRCItem
litem &916
pos 7
dimension 20
uid 4313,0
)
*1050 (MRCItem
litem &917
pos 8
dimension 20
uid 4315,0
)
*1051 (MRCItem
litem &918
pos 9
dimension 20
uid 4317,0
)
*1052 (MRCItem
litem &919
pos 10
dimension 20
uid 4319,0
)
*1053 (MRCItem
litem &920
pos 11
dimension 20
uid 4321,0
)
*1054 (MRCItem
litem &921
pos 12
dimension 20
uid 4323,0
)
*1055 (MRCItem
litem &922
pos 13
dimension 20
uid 4325,0
)
*1056 (MRCItem
litem &923
pos 14
dimension 20
uid 4327,0
)
*1057 (MRCItem
litem &924
pos 15
dimension 20
uid 4329,0
)
*1058 (MRCItem
litem &925
pos 16
dimension 20
uid 4331,0
)
*1059 (MRCItem
litem &926
pos 17
dimension 20
uid 4333,0
)
*1060 (MRCItem
litem &927
pos 18
dimension 20
uid 4335,0
)
*1061 (MRCItem
litem &928
pos 19
dimension 20
uid 4337,0
)
*1062 (MRCItem
litem &929
pos 20
dimension 20
uid 4339,0
)
*1063 (MRCItem
litem &930
pos 21
dimension 20
uid 4341,0
)
*1064 (MRCItem
litem &931
pos 22
dimension 20
uid 4343,0
)
*1065 (MRCItem
litem &932
pos 23
dimension 20
uid 4345,0
)
*1066 (MRCItem
litem &933
pos 24
dimension 20
uid 4347,0
)
*1067 (MRCItem
litem &934
pos 25
dimension 20
uid 4349,0
)
*1068 (MRCItem
litem &935
pos 26
dimension 20
uid 4351,0
)
*1069 (MRCItem
litem &936
pos 27
dimension 20
uid 4353,0
)
*1070 (MRCItem
litem &937
pos 28
dimension 20
uid 4355,0
)
*1071 (MRCItem
litem &938
pos 29
dimension 20
uid 4357,0
)
*1072 (MRCItem
litem &939
pos 30
dimension 20
uid 4359,0
)
*1073 (MRCItem
litem &940
pos 31
dimension 20
uid 4361,0
)
*1074 (MRCItem
litem &941
pos 32
dimension 20
uid 4363,0
)
*1075 (MRCItem
litem &942
pos 33
dimension 20
uid 4365,0
)
*1076 (MRCItem
litem &943
pos 34
dimension 20
uid 4367,0
)
*1077 (MRCItem
litem &944
pos 35
dimension 20
uid 4369,0
)
*1078 (MRCItem
litem &945
pos 36
dimension 20
uid 4371,0
)
*1079 (MRCItem
litem &946
pos 37
dimension 20
uid 4373,0
)
*1080 (MRCItem
litem &947
pos 38
dimension 20
uid 4375,0
)
*1081 (MRCItem
litem &948
pos 39
dimension 20
uid 4377,0
)
*1082 (MRCItem
litem &949
pos 40
dimension 20
uid 4379,0
)
*1083 (MRCItem
litem &950
pos 41
dimension 20
uid 4381,0
)
*1084 (MRCItem
litem &951
pos 42
dimension 20
uid 4383,0
)
*1085 (MRCItem
litem &952
pos 43
dimension 20
uid 4385,0
)
*1086 (MRCItem
litem &953
pos 44
dimension 20
uid 4387,0
)
*1087 (MRCItem
litem &954
pos 45
dimension 20
uid 4389,0
)
*1088 (MRCItem
litem &955
pos 46
dimension 20
uid 4391,0
)
*1089 (MRCItem
litem &956
pos 47
dimension 20
uid 4393,0
)
*1090 (MRCItem
litem &957
pos 48
dimension 20
uid 4395,0
)
*1091 (MRCItem
litem &958
pos 49
dimension 20
uid 4397,0
)
*1092 (MRCItem
litem &959
pos 50
dimension 20
uid 4399,0
)
*1093 (MRCItem
litem &960
pos 51
dimension 20
uid 4401,0
)
*1094 (MRCItem
litem &961
pos 52
dimension 20
uid 4403,0
)
*1095 (MRCItem
litem &962
pos 53
dimension 20
uid 4405,0
)
*1096 (MRCItem
litem &963
pos 54
dimension 20
uid 4407,0
)
*1097 (MRCItem
litem &964
pos 55
dimension 20
uid 4409,0
)
*1098 (MRCItem
litem &965
pos 56
dimension 20
uid 4411,0
)
*1099 (MRCItem
litem &966
pos 57
dimension 20
uid 4413,0
)
*1100 (MRCItem
litem &967
pos 58
dimension 20
uid 4415,0
)
*1101 (MRCItem
litem &968
pos 59
dimension 20
uid 4417,0
)
*1102 (MRCItem
litem &969
pos 60
dimension 20
uid 4419,0
)
*1103 (MRCItem
litem &970
pos 61
dimension 20
uid 4421,0
)
*1104 (MRCItem
litem &971
pos 62
dimension 20
uid 4423,0
)
*1105 (MRCItem
litem &972
pos 63
dimension 20
uid 4425,0
)
*1106 (MRCItem
litem &973
pos 64
dimension 20
uid 4427,0
)
*1107 (MRCItem
litem &974
pos 65
dimension 20
uid 4429,0
)
*1108 (MRCItem
litem &975
pos 66
dimension 20
uid 4431,0
)
*1109 (MRCItem
litem &976
pos 67
dimension 20
uid 4433,0
)
*1110 (MRCItem
litem &977
pos 68
dimension 20
uid 4435,0
)
*1111 (MRCItem
litem &978
pos 69
dimension 20
uid 4437,0
)
*1112 (MRCItem
litem &979
pos 70
dimension 20
uid 4439,0
)
*1113 (MRCItem
litem &980
pos 71
dimension 20
uid 4441,0
)
*1114 (MRCItem
litem &981
pos 72
dimension 20
uid 4443,0
)
*1115 (MRCItem
litem &982
pos 73
dimension 20
uid 4445,0
)
*1116 (MRCItem
litem &983
pos 74
dimension 20
uid 4447,0
)
*1117 (MRCItem
litem &984
pos 75
dimension 20
uid 4449,0
)
*1118 (MRCItem
litem &985
pos 76
dimension 20
uid 4451,0
)
*1119 (MRCItem
litem &986
pos 77
dimension 20
uid 4453,0
)
*1120 (MRCItem
litem &987
pos 78
dimension 20
uid 4455,0
)
*1121 (MRCItem
litem &988
pos 79
dimension 20
uid 4457,0
)
*1122 (MRCItem
litem &989
pos 80
dimension 20
uid 4459,0
)
*1123 (MRCItem
litem &990
pos 81
dimension 20
uid 4461,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*1124 (MRCItem
litem &854
pos 0
dimension 20
)
*1125 (MRCItem
litem &856
pos 1
dimension 50
)
*1126 (MRCItem
litem &857
pos 2
dimension 100
)
*1127 (MRCItem
litem &858
pos 3
dimension 50
)
*1128 (MRCItem
litem &859
pos 4
dimension 100
)
*1129 (MRCItem
litem &860
pos 5
dimension 100
)
*1130 (MRCItem
litem &861
pos 6
dimension 50
)
*1131 (MRCItem
litem &862
pos 7
dimension 80
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1132 (LEmptyRow
)
optionalChildren [
*1133 (RefLabelRowHdr
)
*1134 (TitleRowHdr
)
*1135 (FilterRowHdr
)
*1136 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1137 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1138 (GroupColHdr
tm "GroupColHdrMgr"
)
*1139 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1140 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1141 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1142 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1143 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
optionalChildren [
*1144 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1145 (MRCItem
litem &1132
pos 3
dimension 20
)
optionalChildren [
*1146 (MRCItem
litem &1133
pos 0
dimension 20
)
*1147 (MRCItem
litem &1134
pos 1
dimension 23
)
*1148 (MRCItem
litem &1135
pos 2
hidden 1
dimension 20
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
optionalChildren [
*1149 (MRCItem
litem &1136
pos 0
dimension 20
)
*1150 (MRCItem
litem &1138
pos 1
dimension 50
)
*1151 (MRCItem
litem &1139
pos 2
dimension 100
)
*1152 (MRCItem
litem &1140
pos 3
dimension 100
)
*1153 (MRCItem
litem &1141
pos 4
dimension 50
)
*1154 (MRCItem
litem &1142
pos 5
dimension 50
)
*1155 (MRCItem
litem &1143
pos 6
dimension 80
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
vaOverrides [
]
)
]
)
type 1
)
frameCount 4
)
