strict digraph "" {
	node [label="\N"];
	"256:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f41554fdc90>",
		def_var="['ShiftedBit']",
		fillcolor=deepskyblue,
		label="256:AS
ShiftedBit = ShiftReg[7];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ShiftReg']"];
}
