Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  6 09:49:55 2021
| Host         : zqp-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/vip_maskMerge_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 105 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.757        0.000                      0                 1944        0.172        0.000                      0                 1944        4.650        0.000                       0                  1053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.757        0.000                      0                 1944        0.172        0.000                      0                 1944        4.650        0.000                       0                  1053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.481ns (16.730%)  route 2.394ns (83.270%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg[0]/Q
                         net (fo=4, unplaced)         0.551     1.311    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/eol_0_reg_195_reg_n_0_[0]
                         LUT6 (Prop_lut6_I0_O)        0.123     1.434 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/tmp_reg_389[7]_i_3/O
                         net (fo=26, unplaced)        0.598     2.032    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/tmp_reg_389[7]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.075 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm[5]_i_2/O
                         net (fo=8, unplaced)         0.308     2.383    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_CS_fsm[5]_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.049     2.432 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/p_Val2_s_reg_220[23]_i_3/O
                         net (fo=5, unplaced)         0.298     2.730    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/p_Val2_s_reg_220[23]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     2.773 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184[10]_i_1/O
                         net (fo=11, unplaced)        0.639     3.412    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_R)       -0.306    10.169    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/t_V_2_reg_184_reg[0]
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  6.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.266     0.266    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr_reg[7]/Q
                         net (fo=6, unplaced)         0.231     0.597    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/waddr[7]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.280     0.280    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.280    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.145     0.425    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905                bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650                bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C



