/afs/slac/g/reseng/vol4/leonardo/2011a/bin/Linux/spectrum -f syn_rtl.txt 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2011a.4 (Release Production Release, compiled May 26 2011 at 11:43:50)
Copyright 1990-2010 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2010 Compuware Corporation

Checking Security ...
Info: setting process to typical
Info, Working Directory is now '/afs/slac.stanford.edu/u/re/bareese/projects/asic_cores/Saci/syn18_2'
Info: setting temp to 25
Info: setting voltage to 2.5
Info: setting max_fanout_load to 0.000000
Reading library file `/afs/slac/g/reseng/vol4/leonardo/2011a/lib/tsmm018DL.syn`...
Warning: No temperature derating factors specified.
         Temperature specification ignored.
Warning: No voltage derating factors specified.
         Voltage specification ignored.
Warning: Invalid process 'typical' specified. Ignoring process specification.... 
Delays assume: Process=typical Temp= 25.0 C  Voltage=2.50 V  
Info: setting encoding to auto
Info: setting encoding to Gray
-- Reading file /afs/slac/g/reseng/vol4/leonardo/2011a/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /afs/slac/u/re/bareese/projects/asic_cores/StdLib/rtl/StdRtlPkg.vhd into library work
-- Reading file /afs/slac/g/reseng/vol4/leonardo/2011a/data/std_1164.vhd for unit STD_LOGIC_1164
-- Loading package std_logic_1164 into library IEEE
-- Reading file /afs/slac/g/reseng/vol4/leonardo/2011a/data/numeric_std.vhd for unit NUMERIC_STD
-- Loading package NUMERIC_STD into library IEEE
"/afs/slac/u/re/bareese/projects/asic_cores/StdLib/rtl/StdRtlPkg.vhd",line 17: Warning, math_real is not declared in library IEEE.
-- Loading package StdRtlPkg into library work
"/afs/slac/u/re/bareese/projects/asic_cores/StdLib/rtl/StdRtlPkg.vhd",line 344: Warning, variable retVar is never used.
-- Reading vhdl file /afs/slac/u/re/bareese/projects/asic_cores/Saci/rtl/SaciSlave2.vhd into library work
-- Loading entity SaciSlave2 into library work
"/afs/slac/u/re/bareese/projects/asic_cores/Saci/rtl/SaciSlave2.vhd",line 52: Info, Enumerated type StateType with 2 elements encoded as binary.
Encodings for StateType values
   value    StateType[0]
========================
   WAIT_START_S  0
     SHIFT_IN_S  1

-- Loading architecture rtl of SaciSlave2 into library work
-- Compiling root entity SaciSlave2(rtl)
"/afs/slac/u/re/bareese/projects/asic_cores/Saci/rtl/SaciSlave2.vhd",line 140: Info, others clause is never selected for synthesis.
-- Boundary optimization.
-- Start pre-optimization for design .work.SaciSlave2.rtl
-- Start pre-optimization for design .work.SaciSlave2.rtl
Info: setting input2register to 10.000000
Info: setting register2output to 10.000000
Info: setting register2register to 30.000000
NO wire table is found
-- Optimizing netlist .work.SaciSlave2.rtl
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
-- Start timing optimization for design .work.SaciSlave2.rtl

Initial Timing Optimization Statistics:
---------------------------------------

	Clock                  : Frequency
      ------------------------------------

	saciClk                : 1008.3 MHz


	Most Critical Slack    :     -961.8
	Sum of Negative Slacks :  -134228.9
	Area                   :    17162.1

                                                             
Final Timing Optimization Statistics:
-------------------------------------

	Clock                  : Frequency
      ------------------------------------

	saciClk                : 1018.6 MHz


	Most Critical Slack    :     -951.7
	Sum of Negative Slacks :  -135911.6
	Area                   :    17386.3

	Total time taken : 0 cpu secs
NO wire table is found
AutoWrite args are : -format Verilog SaciSlave2.v
-- Writing file SaciSlave2.v
AutoWrite args are : -format EDIF SaciSlave2.edf
-- Writing file SaciSlave2.edf
