[03/11 23:58:11      0] 
[03/11 23:58:11      0] Cadence Innovus(TM) Implementation System.
[03/11 23:58:11      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/11 23:58:11      0] 
[03/11 23:58:11      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/11 23:58:11      0] Options:	
[03/11 23:58:11      0] Date:		Mon Mar 11 23:58:11 2024
[03/11 23:58:11      0] Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/11 23:58:11      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/11 23:58:11      0] 
[03/11 23:58:11      0] License:
[03/11 23:58:11      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/11 23:58:11      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/11 23:58:12      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/11 23:58:12      0] 
[03/11 23:58:12      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/11 23:58:12      0] 
[03/11 23:58:12      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/11 23:58:12      0] 
[03/11 23:58:20      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/11 23:58:20      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/11 23:58:20      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/11 23:58:20      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/11 23:58:20      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/11 23:58:20      7] @(#)CDS: CPE v15.23-s045
[03/11 23:58:20      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/11 23:58:20      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/11 23:58:20      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/11 23:58:20      7] @(#)CDS: RCDB 11.7
[03/11 23:58:20      7] --- Running on ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/11 23:58:20      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS.

[03/11 23:58:20      8] 
[03/11 23:58:20      8] **INFO:  MMMC transition support version v31-84 
[03/11 23:58:20      8] 
[03/11 23:58:20      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/11 23:58:20      8] <CMD> suppressMessage ENCEXT-2799
[03/11 23:58:20      8] <CMD> getDrawView
[03/11 23:58:20      8] <CMD> loadWorkspace -name Physical
[03/11 23:58:20      8] <CMD> win
[03/11 23:58:26      9] <CMD> set init_pwr_net VDD
[03/11 23:58:26      9] <CMD> set init_gnd_net VSS
[03/11 23:58:26      9] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/11 23:58:26      9] <CMD> set init_design_netlisttype Verilog
[03/11 23:58:26      9] <CMD> set init_design_settop 1
[03/11 23:58:26      9] <CMD> set init_top_cell fullchip
[03/11 23:58:26      9] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/11 23:58:26      9] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/11 23:58:26      9] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/11 23:58:26      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/11 23:58:26      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/11 23:58:26      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/11 23:58:26      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/11 23:58:26      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/11 23:58:26      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/11 23:58:26      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/11 23:58:26      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/11 23:58:26      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/11 23:58:26      9] 
[03/11 23:58:26      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/11 23:58:26      9] 
[03/11 23:58:26      9] Loading LEF file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/11 23:58:26      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/11 23:58:26      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/11 23:58:26      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/11 23:58:26      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/11 23:58:26      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/11 23:58:26      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/11 23:58:26      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/11 23:58:26      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/11 23:58:26      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/11 23:58:26      9] The LEF parser will ignore this statement.
[03/11 23:58:26      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi24/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/11 23:58:26      9] Set DBUPerIGU to M2 pitch 400.
[03/11 23:58:26      9] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/11 23:58:26      9] Type 'man IMPLF-200' for more detail.
[03/11 23:58:26      9] 
[03/11 23:58:26      9] viaInitial starts at Mon Mar 11 23:58:26 2024
viaInitial ends at Mon Mar 11 23:58:26 2024
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi24/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/11 23:58:26      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/11 23:58:26      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/11 23:58:27     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/11 23:58:27     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi24/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/11 23:58:28     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/11 23:58:28     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.19min, fe_real=0.28min, fe_mem=473.3M) ***
[03/11 23:58:28     11] *** Begin netlist parsing (mem=473.3M) ***
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/11 23:58:28     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/11 23:58:28     11] To increase the message display limit, refer to the product command reference manual.
[03/11 23:58:28     11] Created 811 new cells from 2 timing libraries.
[03/11 23:58:28     11] Reading netlist ...
[03/11 23:58:28     11] Backslashed names will retain backslash and a trailing blank character.
[03/11 23:58:28     11] Reading verilog netlist './netlist/fullchip.out.v'
[03/11 23:58:28     11] 
[03/11 23:58:28     11] *** Memory Usage v#1 (Current mem = 499.348M, initial mem = 152.258M) ***
[03/11 23:58:28     11] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=499.3M) ***
[03/11 23:58:28     11] Set top cell to fullchip.
[03/11 23:58:29     12] Hooked 1622 DB cells to tlib cells.
[03/11 23:58:29     12] Starting recursive module instantiation check.
[03/11 23:58:29     12] No recursion found.
[03/11 23:58:29     12] Building hierarchical netlist for Cell fullchip ...
[03/11 23:58:29     12] *** Netlist is unique.
[03/11 23:58:29     12] ** info: there are 1832 modules.
[03/11 23:58:29     12] ** info: there are 46863 stdCell insts.
[03/11 23:58:29     12] 
[03/11 23:58:29     12] *** Memory Usage v#1 (Current mem = 580.180M, initial mem = 152.258M) ***
[03/11 23:58:29     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/11 23:58:29     12] Type 'man IMPFP-3961' for more detail.
[03/11 23:58:29     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/11 23:58:29     12] Type 'man IMPFP-3961' for more detail.
[03/11 23:58:29     12] Set Default Net Delay as 1000 ps.
[03/11 23:58:29     12] Set Default Net Load as 0.5 pF. 
[03/11 23:58:29     12] Set Default Input Pin Transition as 0.1 ps.
[03/11 23:58:29     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/11 23:58:29     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/11 23:58:29     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/11 23:58:29     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/11 23:58:29     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/11 23:58:29     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/11 23:58:29     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/11 23:58:29     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/11 23:58:29     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/11 23:58:29     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/11 23:58:29     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/11 23:58:29     12] Importing multi-corner RC tables ... 
[03/11 23:58:29     12] Summary of Active RC-Corners : 
[03/11 23:58:29     12]  
[03/11 23:58:29     12]  Analysis View: WC_VIEW
[03/11 23:58:29     12]     RC-Corner Name        : Cmax
[03/11 23:58:29     12]     RC-Corner Index       : 0
[03/11 23:58:29     12]     RC-Corner Temperature : 125 Celsius
[03/11 23:58:29     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/11 23:58:29     12]     RC-Corner PreRoute Res Factor         : 1
[03/11 23:58:29     12]     RC-Corner PreRoute Cap Factor         : 1
[03/11 23:58:29     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/11 23:58:29     12]  
[03/11 23:58:29     12]  Analysis View: BC_VIEW
[03/11 23:58:29     12]     RC-Corner Name        : Cmin
[03/11 23:58:29     12]     RC-Corner Index       : 1
[03/11 23:58:29     12]     RC-Corner Temperature : -40 Celsius
[03/11 23:58:29     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/11 23:58:29     12]     RC-Corner PreRoute Res Factor         : 1
[03/11 23:58:29     12]     RC-Corner PreRoute Cap Factor         : 1
[03/11 23:58:29     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/11 23:58:29     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/11 23:58:29     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/11 23:58:29     12] *Info: initialize multi-corner CTS.
[03/11 23:58:29     12] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/11 23:58:29     12] Current (total cpu=0:00:12.9, real=0:00:18.0, peak res=331.0M, current mem=701.9M)
[03/11 23:58:29     12] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 8).
[03/11 23:58:29     12] 
[03/11 23:58:29     12] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
[03/11 23:58:29     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=346.2M, current mem=719.2M)
[03/11 23:58:29     13] Current (total cpu=0:00:13.0, real=0:00:18.0, peak res=346.2M, current mem=719.2M)
[03/11 23:58:29     13] Summary for sequential cells idenfication: 
[03/11 23:58:29     13] Identified SBFF number: 199
[03/11 23:58:29     13] Identified MBFF number: 0
[03/11 23:58:29     13] Not identified SBFF number: 0
[03/11 23:58:29     13] Not identified MBFF number: 0
[03/11 23:58:29     13] Number of sequential cells which are not FFs: 104
[03/11 23:58:29     13] 
[03/11 23:58:29     13] Total number of combinational cells: 492
[03/11 23:58:29     13] Total number of sequential cells: 303
[03/11 23:58:29     13] Total number of tristate cells: 11
[03/11 23:58:29     13] Total number of level shifter cells: 0
[03/11 23:58:29     13] Total number of power gating cells: 0
[03/11 23:58:29     13] Total number of isolation cells: 0
[03/11 23:58:29     13] Total number of power switch cells: 0
[03/11 23:58:29     13] Total number of pulse generator cells: 0
[03/11 23:58:29     13] Total number of always on buffers: 0
[03/11 23:58:29     13] Total number of retention cells: 0
[03/11 23:58:29     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/11 23:58:29     13] Total number of usable buffers: 18
[03/11 23:58:29     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/11 23:58:29     13] Total number of unusable buffers: 9
[03/11 23:58:29     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/11 23:58:29     13] Total number of usable inverters: 18
[03/11 23:58:29     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/11 23:58:29     13] Total number of unusable inverters: 9
[03/11 23:58:29     13] List of identified usable delay cells:
[03/11 23:58:29     13] Total number of identified usable delay cells: 0
[03/11 23:58:29     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/11 23:58:29     13] Total number of identified unusable delay cells: 9
[03/11 23:58:29     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/11 23:58:29     13] 
[03/11 23:58:29     13] *** Summary of all messages that are not suppressed in this session:
[03/11 23:58:29     13] Severity  ID               Count  Summary                                  
[03/11 23:58:29     13] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/11 23:58:29     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/11 23:58:29     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/11 23:58:29     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/11 23:58:29     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/11 23:58:29     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/11 23:58:29     13] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/11 23:58:29     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/11 23:58:29     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/11 23:58:29     13] *** Message Summary: 1633 warning(s), 2 error(s)
[03/11 23:58:29     13] 
[03/11 23:58:29     13] <CMD> set_interactive_constraint_modes {CON}
[03/11 23:58:29     13] <CMD> setDesignMode -process 65
[03/11 23:58:29     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/11 23:58:29     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/11 23:58:29     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/11 23:58:29     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/11 23:58:29     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/11 23:58:29     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/12 00:01:40     49] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/12 00:01:40     49] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/12 00:01:40     49] <CMD> timeDesign -preplace -prefix preplace
[03/12 00:01:40     49] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/12 00:01:40     49] Set Using Default Delay Limit as 101.
[03/12 00:01:40     49] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 00:01:40     49] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/12 00:01:40     49] Set Default Net Delay as 0 ps.
[03/12 00:01:40     49] Set Default Net Load as 0 pF. 
[03/12 00:01:40     49] Effort level <high> specified for reg2reg path_group
[03/12 00:01:42     50] #################################################################################
[03/12 00:01:42     50] # Design Stage: PreRoute
[03/12 00:01:42     50] # Design Name: fullchip
[03/12 00:01:42     50] # Design Mode: 65nm
[03/12 00:01:42     50] # Analysis Mode: MMMC Non-OCV 
[03/12 00:01:42     50] # Parasitics Mode: No SPEF/RCDB
[03/12 00:01:42     50] # Signoff Settings: SI Off 
[03/12 00:01:42     50] #################################################################################
[03/12 00:01:42     51] AAE_INFO: 1 threads acquired from CTE.
[03/12 00:01:42     51] Calculate delays in BcWc mode...
[03/12 00:01:42     51] Topological Sorting (CPU = 0:00:00.1, MEM = 946.1M, InitMEM = 937.0M)
[03/12 00:01:48     57] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 00:01:48     57] End delay calculation. (MEM=1139.15 CPU=0:00:05.0 REAL=0:00:05.0)
[03/12 00:01:48     57] *** CDM Built up (cpu=0:00:06.2  real=0:00:06.0  mem= 1139.1M) ***
[03/12 00:01:49     58] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:08.0 totSessionCpu=0:00:58.0 mem=1139.1M)
[03/12 00:01:49     58] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.906  | -0.906  | -0.453  |
|           TNS (ns):| -2780.3 | -2133.7 |-653.442 |
|    Violating Paths:|  8677   |  5240   |  3615   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/12 00:01:50     59] Resetting back High Fanout Nets as non-ideal
[03/12 00:01:50     59] Set Default Net Delay as 1000 ps.
[03/12 00:01:50     59] Set Default Net Load as 0.5 pF. 
[03/12 00:01:50     59] Reported timing to dir ./timingReports
[03/12 00:01:50     59] Total CPU time: 9.72 sec
[03/12 00:01:50     59] Total Real time: 10.0 sec
[03/12 00:01:50     59] Total Memory Usage: 1052.207031 Mbytes
[03/12 00:01:50     59] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/12 00:01:50     59] 46863 new pwr-pin connections were made to global net 'VDD'.
[03/12 00:01:50     59] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/12 00:01:50     59] 46863 new gnd-pin connections were made to global net 'VSS'.
[03/12 00:01:50     59] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/12 00:01:50     59] 
[03/12 00:01:50     59] Ring generation is complete; vias are now being generated.
[03/12 00:01:50     59] The power planner created 8 wires.
[03/12 00:01:50     59] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1052.2M) ***
[03/12 00:01:50     59] <CMD> setAddStripeMode -break_at block_ring
[03/12 00:01:50     59] Stripe will break at block ring.
[03/12 00:01:50     59] <CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[03/12 00:01:50     59] 
[03/12 00:01:50     59] Starting stripe generation ...
[03/12 00:01:50     59] Non-Default setAddStripeOption Settings :
[03/12 00:01:50     59]   NONE
[03/12 00:01:50     59] Stripe generation is complete; vias are now being generated.
[03/12 00:01:50     59] The power planner created 4 wires.
[03/12 00:01:50     59] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1052.2M) ***
[03/12 00:01:50     59] <CMD> sroute
[03/12 00:01:50     59] *** Begin SPECIAL ROUTE on Tue Mar 12 00:01:50 2024 ***
[03/12 00:01:50     59] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi24/qiw050/Project/ece260_project/step1/pnr
[03/12 00:01:50     59] SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.19Ghz)
[03/12 00:01:50     59] 
[03/12 00:01:50     59] Begin option processing ...
[03/12 00:01:50     59] srouteConnectPowerBump set to false
[03/12 00:01:50     59] routeSpecial set to true
[03/12 00:01:50     59] srouteConnectConverterPin set to false
[03/12 00:01:50     59] srouteFollowCorePinEnd set to 3
[03/12 00:01:50     59] srouteJogControl set to "preferWithChanges differentLayer"
[03/12 00:01:50     59] sroutePadPinAllPorts set to true
[03/12 00:01:50     59] sroutePreserveExistingRoutes set to true
[03/12 00:01:50     59] srouteRoutePowerBarPortOnBothDir set to true
[03/12 00:01:50     59] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1937.00 megs.
[03/12 00:01:50     59] 
[03/12 00:01:50     59] Reading DB technology information...
[03/12 00:01:50     59] Finished reading DB technology information.
[03/12 00:01:50     59] Reading floorplan and netlist information...
[03/12 00:01:50     59] Finished reading floorplan and netlist information.
[03/12 00:01:50     59] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/12 00:01:50     59] Read in 846 macros, 152 used
[03/12 00:01:50     59] Read in 152 components
[03/12 00:01:50     59]   152 core components: 152 unplaced, 0 placed, 0 fixed
[03/12 00:01:50     59] Read in 331 logical pins
[03/12 00:01:50     59] Read in 331 nets
[03/12 00:01:50     59] Read in 2 special nets, 2 routed
[03/12 00:01:50     59] Read in 304 terminals
[03/12 00:01:50     59] Begin power routing ...
[03/12 00:01:50     59] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/12 00:01:50     59] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/12 00:01:50     59] Type 'man IMPSR-1256' for more detail.
[03/12 00:01:50     59] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/12 00:01:50     59] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/12 00:01:50     59] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/12 00:01:50     59] Type 'man IMPSR-1256' for more detail.
[03/12 00:01:50     59] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/12 00:01:50     59] CPU time for FollowPin 0 seconds
[03/12 00:01:50     59] CPU time for FollowPin 0 seconds
[03/12 00:01:50     59]   Number of IO ports routed: 0
[03/12 00:01:50     59]   Number of Block ports routed: 0
[03/12 00:01:50     59]   Number of Stripe ports routed: 0
[03/12 00:01:50     59]   Number of Core ports routed: 752
[03/12 00:01:50     59]   Number of Pad ports routed: 0
[03/12 00:01:50     59]   Number of Power Bump ports routed: 0
[03/12 00:01:50     59]   Number of Followpin connections: 376
[03/12 00:01:50     59] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1951.00 megs.
[03/12 00:01:50     59] 
[03/12 00:01:50     59] 
[03/12 00:01:50     59] 
[03/12 00:01:50     59]  Begin updating DB with routing results ...
[03/12 00:01:50     59]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/12 00:01:50     59] Pin and blockage extraction finished
[03/12 00:01:50     59] 
[03/12 00:01:50     59] 
sroute post-processing starts at Tue Mar 12 00:01:50 2024
The viaGen is rebuilding shadow vias for net VSS.
[03/12 00:01:51     59] sroute post-processing ends at Tue Mar 12 00:01:51 2024

sroute post-processing starts at Tue Mar 12 00:01:51 2024
The viaGen is rebuilding shadow vias for net VDD.
[03/12 00:01:51     59] sroute post-processing ends at Tue Mar 12 00:01:51 2024
sroute: Total CPU time used = 0:0:0
[03/12 00:01:51     59] sroute: Total Real time used = 0:0:1
[03/12 00:01:51     59] sroute: Total Memory used = 12.06 megs
[03/12 00:01:51     59] sroute: Total Peak Memory used = 1064.27 megs
[03/12 00:03:04     74] <CMD> saveDesign floorplan.enc
[03/12 00:03:04     74] Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
[03/12 00:03:04     74] Saving AAE Data ...
[03/12 00:03:04     74] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/12 00:03:05     74] Saving mode setting ...
[03/12 00:03:05     74] Saving global file ...
[03/12 00:03:05     74] Saving floorplan file ...
[03/12 00:03:05     74] Saving Drc markers ...
[03/12 00:03:05     74] ... No Drc file written since there is no markers found.
[03/12 00:03:05     74] Saving placement file ...
[03/12 00:03:05     74] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1064.3M) ***
[03/12 00:03:05     74] Saving route file ...
[03/12 00:03:05     74] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1064.3M) ***
[03/12 00:03:05     74] Saving DEF file ...
[03/12 00:03:05     74] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 00:03:05     74] 
[03/12 00:03:05     74] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 00:03:05     74] 
[03/12 00:03:05     74] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/12 00:03:06     75] Generated self-contained design floorplan.enc.dat.tmp
[03/12 00:03:06     75] 
[03/12 00:03:06     75] *** Summary of all messages that are not suppressed in this session:
[03/12 00:03:06     75] Severity  ID               Count  Summary                                  
[03/12 00:03:06     75] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/12 00:03:06     75] ERROR     IMPOAX-142           2  %s                                       
[03/12 00:03:06     75] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 00:03:06     75] 
[03/12 00:03:06     75] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/12 00:03:06     75] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/12 00:03:06     75] <CMD> place_opt_design
[03/12 00:03:06     75] *** Starting GigaPlace ***
[03/12 00:03:06     75] **INFO: user set placement options
[03/12 00:03:06     75] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/12 00:03:06     75] **INFO: user set opt options
[03/12 00:03:06     75] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/12 00:03:07     75] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 00:03:07     76] **INFO: Enable pre-place timing setting for timing analysis
[03/12 00:03:07     76] Set Using Default Delay Limit as 101.
[03/12 00:03:07     76] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/12 00:03:07     76] Set Default Net Delay as 0 ps.
[03/12 00:03:07     76] Set Default Net Load as 0 pF. 
[03/12 00:03:07     76] **INFO: Analyzing IO path groups for slack adjustment
[03/12 00:03:08     77] Effort level <high> specified for reg2reg_tmp.25747 path_group
[03/12 00:03:08     77] #################################################################################
[03/12 00:03:08     77] # Design Stage: PreRoute
[03/12 00:03:08     77] # Design Name: fullchip
[03/12 00:03:08     77] # Design Mode: 65nm
[03/12 00:03:08     77] # Analysis Mode: MMMC Non-OCV 
[03/12 00:03:08     77] # Parasitics Mode: No SPEF/RCDB
[03/12 00:03:08     77] # Signoff Settings: SI Off 
[03/12 00:03:08     77] #################################################################################
[03/12 00:03:09     77] Calculate delays in BcWc mode...
[03/12 00:03:09     78] Topological Sorting (CPU = 0:00:00.1, MEM = 1107.8M, InitMEM = 1100.6M)
[03/12 00:03:14     83] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:03:14     83] End delay calculation. (MEM=1200.98 CPU=0:00:04.9 REAL=0:00:05.0)
[03/12 00:03:14     83] *** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 1201.0M) ***
[03/12 00:03:16     85] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:09.8) (Real : 0:00:09.0) (mem : 1201.0M)
[03/12 00:03:16     85] *** Start deleteBufferTree ***
[03/12 00:03:17     86] *info: Marking 0 level shifter instances dont touch
[03/12 00:03:17     86] *info: Marking 0 always on instances dont touch
[03/12 00:03:17     86] Info: Detect buffers to remove automatically.
[03/12 00:03:17     86] Analyzing netlist ...
[03/12 00:03:17     86] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/12 00:03:17     86] Updating netlist
[03/12 00:03:17     86] 
[03/12 00:03:17     86] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 804 instances (buffers/inverters) removed
[03/12 00:03:17     86] *       :      2 instances of type 'INVD8' removed
[03/12 00:03:17     86] *       :     38 instances of type 'INVD6' removed
[03/12 00:03:17     86] *       :     22 instances of type 'INVD4' removed
[03/12 00:03:17     86] *       :     12 instances of type 'INVD3' removed
[03/12 00:03:17     86] *       :     17 instances of type 'INVD2' removed
[03/12 00:03:17     86] *       :     47 instances of type 'INVD1' removed
[03/12 00:03:17     86] *       :     21 instances of type 'INVD0' removed
[03/12 00:03:17     86] *       :      1 instance  of type 'CKND8' removed
[03/12 00:03:17     86] *       :      2 instances of type 'CKND6' removed
[03/12 00:03:17     86] *       :      7 instances of type 'CKND4' removed
[03/12 00:03:17     86] *       :      3 instances of type 'CKND3' removed
[03/12 00:03:17     86] *       :     79 instances of type 'CKND2' removed
[03/12 00:03:17     86] *       :      1 instance  of type 'CKBD8' removed
[03/12 00:03:17     86] *       :    258 instances of type 'CKBD4' removed
[03/12 00:03:17     86] *       :      1 instance  of type 'CKBD3' removed
[03/12 00:03:17     86] *       :     13 instances of type 'CKBD2' removed
[03/12 00:03:17     86] *       :     73 instances of type 'CKBD1' removed
[03/12 00:03:17     86] *       :     30 instances of type 'BUFFD8' removed
[03/12 00:03:17     86] *       :     45 instances of type 'BUFFD6' removed
[03/12 00:03:17     86] *       :      8 instances of type 'BUFFD3' removed
[03/12 00:03:17     86] *       :    112 instances of type 'BUFFD2' removed
[03/12 00:03:17     86] *       :     10 instances of type 'BUFFD1' removed
[03/12 00:03:17     86] *       :      2 instances of type 'BUFFD0' removed
[03/12 00:03:17     86] *** Finish deleteBufferTree (0:00:01.0) ***
[03/12 00:03:17     86] **INFO: Disable pre-place timing setting for timing analysis
[03/12 00:03:17     86] Set Using Default Delay Limit as 1000.
[03/12 00:03:17     86] Set Default Net Delay as 1000 ps.
[03/12 00:03:17     86] Set Default Net Load as 0.5 pF. 
[03/12 00:03:17     86] Deleted 0 physical inst  (cell - / prefix -).
[03/12 00:03:17     86] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/12 00:03:17     86] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/12 00:03:17     86] Define the scan chains before using this option.
[03/12 00:03:17     86] Type 'man IMPSP-9042' for more detail.
[03/12 00:03:17     86] #spOpts: N=65 
[03/12 00:03:17     86] #std cell=46087 (0 fixed + 46087 movable) #block=0 (0 floating + 0 preplaced)
[03/12 00:03:17     86] #ioInst=0 #net=50217 #term=179908 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=331
[03/12 00:03:17     86] stdCell: 46087 single + 0 double + 0 multi
[03/12 00:03:17     86] Total standard cell length = 125.4608 (mm), area = 0.2258 (mm^2)
[03/12 00:03:17     86] Core basic site is core
[03/12 00:03:18     87] Estimated cell power/ground rail width = 0.365 um
[03/12 00:03:18     87] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:03:18     87] Apply auto density screen in pre-place stage.
[03/12 00:03:18     87] Auto density screen increases utilization from 0.496 to 0.496
[03/12 00:03:18     87] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1186.1M
[03/12 00:03:18     87] Average module density = 0.496.
[03/12 00:03:18     87] Density for the design = 0.496.
[03/12 00:03:18     87]        = stdcell_area 627304 sites (225829 um^2) / alloc_area 1264675 sites (455283 um^2).
[03/12 00:03:18     87] Pin Density = 0.1421.
[03/12 00:03:18     87]             = total # of pins 179908 / total area 1266000.
[03/12 00:03:18     87] Initial padding reaches pin density 0.394 for top
[03/12 00:03:18     87] Initial padding increases density from 0.496 to 0.596 for top
[03/12 00:03:18     87] *Internal placement parameters: * | 15 | 0x000555
[03/12 00:03:24     93] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/12 00:03:24     93] End delay calculation. (MEM=1239.13 CPU=0:00:04.9 REAL=0:00:05.0)
[03/12 00:03:25     94] Clock gating cells determined by native netlist tracing.
[03/12 00:03:25     94] Iteration  1: Total net bbox = 1.817e+05 (1.82e+05 0.00e+00)
[03/12 00:03:25     94]               Est.  stn bbox = 3.158e+05 (3.16e+05 0.00e+00)
[03/12 00:03:25     94]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1239.1M
[03/12 00:03:26     95] Iteration  2: Total net bbox = 2.966e+05 (1.60e+05 1.37e+05)
[03/12 00:03:26     95]               Est.  stn bbox = 5.185e+05 (2.72e+05 2.46e+05)
[03/12 00:03:26     95]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1239.1M
[03/12 00:03:28     97] Iteration  3: Total net bbox = 3.584e+05 (1.90e+05 1.69e+05)
[03/12 00:03:28     97]               Est.  stn bbox = 6.211e+05 (3.24e+05 2.97e+05)
[03/12 00:03:28     97]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1239.1M
[03/12 00:03:32    101] Iteration  4: Total net bbox = 4.327e+05 (1.98e+05 2.35e+05)
[03/12 00:03:32    101]               Est.  stn bbox = 7.395e+05 (3.57e+05 3.82e+05)
[03/12 00:03:32    101]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1239.1M
[03/12 00:03:52    121] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/12 00:03:52    121] End delay calculation. (MEM=1239.13 CPU=0:00:05.0 REAL=0:00:05.0)
[03/12 00:03:54    123] nrCritNet: 1.98% ( 996 / 50217 ) cutoffSlk: -1252.2ps stdDelay: 14.2ps
[03/12 00:03:54    123] Iteration  5: Total net bbox = 1.311e+06 (6.93e+05 6.18e+05)
[03/12 00:03:54    123]               Est.  stn bbox = 1.738e+06 (9.10e+05 8.28e+05)
[03/12 00:03:54    123]               cpu = 0:00:22.0 real = 0:00:22.0 mem = 1239.1M
[03/12 00:03:58    127] Iteration  6: Total net bbox = 8.688e+05 (4.05e+05 4.64e+05)
[03/12 00:03:58    127]               Est.  stn bbox = 1.238e+06 (5.97e+05 6.41e+05)
[03/12 00:03:58    127]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1239.1M
[03/12 00:04:07    136] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:04:07    136] End delay calculation. (MEM=1258.21 CPU=0:00:04.8 REAL=0:00:05.0)
[03/12 00:04:09    138] nrCritNet: 1.98% ( 996 / 50217 ) cutoffSlk: -1252.2ps stdDelay: 14.2ps
[03/12 00:04:09    138] Iteration  7: Total net bbox = 9.497e+05 (4.85e+05 4.65e+05)
[03/12 00:04:09    138]               Est.  stn bbox = 1.327e+06 (6.85e+05 6.42e+05)
[03/12 00:04:09    138]               cpu = 0:00:11.0 real = 0:00:11.0 mem = 1258.2M
[03/12 00:04:11    140] Iteration  8: Total net bbox = 1.051e+06 (4.86e+05 5.65e+05)
[03/12 00:04:11    140]               Est.  stn bbox = 1.439e+06 (6.87e+05 7.52e+05)
[03/12 00:04:11    140]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1258.2M
[03/12 00:04:19    148] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:04:19    148] End delay calculation. (MEM=1258.21 CPU=0:00:04.8 REAL=0:00:05.0)
[03/12 00:04:21    150] nrCritNet: 1.98% ( 996 / 50217 ) cutoffSlk: -1252.2ps stdDelay: 14.2ps
[03/12 00:04:21    150] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:21    150] enableMT= 3
[03/12 00:04:21    150] useHNameCompare= 3 (lazy mode)
[03/12 00:04:21    150] doMTMainInit= 1
[03/12 00:04:21    150] doMTFlushLazyWireDelete= 1
[03/12 00:04:21    150] useFastLRoute= 0
[03/12 00:04:21    150] useFastCRoute= 1
[03/12 00:04:21    150] doMTNetInitAdjWires= 1
[03/12 00:04:21    150] wireMPoolNoThreadCheck= 1
[03/12 00:04:21    150] allMPoolNoThreadCheck= 1
[03/12 00:04:21    150] doNotUseMPoolInCRoute= 1
[03/12 00:04:21    150] doMTSprFixZeroViaCodes= 1
[03/12 00:04:21    150] doMTDtrRoute1CleanupA= 1
[03/12 00:04:21    150] doMTDtrRoute1CleanupB= 1
[03/12 00:04:21    150] doMTWireLenCalc= 0
[03/12 00:04:21    150] doSkipQALenRecalc= 1
[03/12 00:04:21    150] doMTMainCleanup= 1
[03/12 00:04:21    150] doMTMoveCellTermsToMSLayer= 1
[03/12 00:04:21    150] doMTConvertWiresToNewViaCode= 1
[03/12 00:04:21    150] doMTRemoveAntenna= 1
[03/12 00:04:21    150] doMTCheckConnectivity= 1
[03/12 00:04:21    150] enableRuntimeLog= 0
[03/12 00:04:22    151] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:22    151] Iteration  9: Total net bbox = 1.080e+06 (5.15e+05 5.65e+05)
[03/12 00:04:22    151]               Est.  stn bbox = 1.471e+06 (7.20e+05 7.52e+05)
[03/12 00:04:22    151]               cpu = 0:00:11.4 real = 0:00:11.0 mem = 1258.2M
[03/12 00:04:23    152] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:24    153] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:24    153] Iteration 10: Total net bbox = 1.122e+06 (5.14e+05 6.08e+05)
[03/12 00:04:24    153]               Est.  stn bbox = 1.522e+06 (7.19e+05 8.03e+05)
[03/12 00:04:24    153]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1258.3M
[03/12 00:04:32    161] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 00:04:32    161] End delay calculation. (MEM=1258.34 CPU=0:00:04.9 REAL=0:00:05.0)
[03/12 00:04:34    163] nrCritNet: 1.98% ( 996 / 50217 ) cutoffSlk: -1252.2ps stdDelay: 14.2ps
[03/12 00:04:34    163] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:34    164] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:35    164] Iteration 11: Total net bbox = 1.143e+06 (5.36e+05 6.07e+05)
[03/12 00:04:35    164]               Est.  stn bbox = 1.547e+06 (7.45e+05 8.02e+05)
[03/12 00:04:35    164]               cpu = 0:00:11.0 real = 0:00:11.0 mem = 1258.3M
[03/12 00:04:36    165] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:36    165] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:37    166] Iteration 12: Total net bbox = 1.174e+06 (5.35e+05 6.39e+05)
[03/12 00:04:37    166]               Est.  stn bbox = 1.584e+06 (7.44e+05 8.40e+05)
[03/12 00:04:37    166]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1258.3M
[03/12 00:04:44    174] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:04:44    174] End delay calculation. (MEM=1258.34 CPU=0:00:04.8 REAL=0:00:04.0)
[03/12 00:04:46    176] nrCritNet: 1.98% ( 996 / 50217 ) cutoffSlk: -1252.2ps stdDelay: 14.2ps
[03/12 00:04:47    176] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:47    177] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:48    177] Iteration 13: Total net bbox = 1.186e+06 (5.35e+05 6.51e+05)
[03/12 00:04:48    177]               Est.  stn bbox = 1.597e+06 (7.44e+05 8.53e+05)
[03/12 00:04:48    177]               cpu = 0:00:11.3 real = 0:00:11.0 mem = 1258.3M
[03/12 00:04:49    178] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:50    179] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/12 00:04:50    179] Iteration 14: Total net bbox = 1.195e+06 (5.35e+05 6.60e+05)
[03/12 00:04:50    179]               Est.  stn bbox = 1.607e+06 (7.44e+05 8.63e+05)
[03/12 00:04:50    179]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1258.3M
[03/12 00:04:51    180] Iteration 15: Total net bbox = 1.196e+06 (5.35e+05 6.61e+05)
[03/12 00:04:51    180]               Est.  stn bbox = 1.608e+06 (7.44e+05 8.64e+05)
[03/12 00:04:51    180]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1258.3M
[03/12 00:04:51    180] Iteration 16: Total net bbox = 1.282e+06 (6.14e+05 6.68e+05)
[03/12 00:04:51    180]               Est.  stn bbox = 1.696e+06 (8.25e+05 8.71e+05)
[03/12 00:04:51    180]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1258.3M
[03/12 00:04:51    180] *** cost = 1.282e+06 (6.14e+05 6.68e+05) (cpu for global=0:01:27) real=0:01:26***
[03/12 00:04:51    180] Info: 0 clock gating cells identified, 0 (on average) moved
[03/12 00:04:52    181] #spOpts: N=65 mergeVia=F 
[03/12 00:04:52    181] Core basic site is core
[03/12 00:04:52    181] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:04:52    181] *** Starting refinePlace (0:03:02 mem=1122.4M) ***
[03/12 00:04:52    181] Total net bbox length = 1.283e+06 (6.150e+05 6.681e+05) (ext = 2.281e+04)
[03/12 00:04:52    181] Starting refinePlace ...
[03/12 00:04:52    181] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:04:52    181] default core: bins with density >  0.75 = 8.73 % ( 126 / 1444 )
[03/12 00:04:52    181] Density distribution unevenness ratio = 19.040%
[03/12 00:04:54    183]   Spread Effort: high, standalone mode, useDDP on.
[03/12 00:04:54    183] [CPU] RefinePlace/preRPlace (cpu=0:00:01.5, real=0:00:02.0, mem=1129.8MB) @(0:03:02 - 0:03:03).
[03/12 00:04:54    183] Move report: preRPlace moves 43106 insts, mean move: 1.36 um, max move: 9.40 um
[03/12 00:04:54    183] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2455): (679.80, 600.40) --> (672.20, 598.60)
[03/12 00:04:54    183] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/12 00:04:54    183] wireLenOptFixPriorityInst 0 inst fixed
[03/12 00:04:54    183] Placement tweakage begins.
[03/12 00:04:54    183] wire length = 1.692e+06
[03/12 00:05:00    189] wire length = 1.601e+06
[03/12 00:05:00    189] Placement tweakage ends.
[03/12 00:05:00    189] Move report: tweak moves 26652 insts, mean move: 3.65 um, max move: 50.40 um
[03/12 00:05:00    189] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2221): (594.80, 238.60) --> (594.80, 289.00)
[03/12 00:05:00    189] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.9, real=0:00:06.0, mem=1159.9MB) @(0:03:03 - 0:03:09).
[03/12 00:05:00    189] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:05:00    189] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1159.9MB) @(0:03:09 - 0:03:10).
[03/12 00:05:00    189] Move report: Detail placement moves 43238 insts, mean move: 2.45 um, max move: 49.80 um
[03/12 00:05:00    189] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2025): (457.80, 181.00) --> (456.60, 229.60)
[03/12 00:05:00    189] 	Runtime: CPU: 0:00:07.8 REAL: 0:00:08.0 MEM: 1159.9MB
[03/12 00:05:00    189] Statistics of distance of Instance movement in refine placement:
[03/12 00:05:00    189]   maximum (X+Y) =        49.80 um
[03/12 00:05:00    189]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2025) with max move: (457.8, 181) -> (456.6, 229.6)
[03/12 00:05:00    189]   mean    (X+Y) =         2.45 um
[03/12 00:05:00    189] Total instances flipped for WireLenOpt: 2959
[03/12 00:05:00    189] Total instances flipped, including legalization: 1902
[03/12 00:05:00    189] Summary Report:
[03/12 00:05:00    189] Instances move: 43238 (out of 46087 movable)
[03/12 00:05:00    189] Mean displacement: 2.45 um
[03/12 00:05:00    189] Max displacement: 49.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U2025) (457.8, 181) -> (456.6, 229.6)
[03/12 00:05:00    189] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/12 00:05:00    189] Total instances moved : 43238
[03/12 00:05:00    189] Total net bbox length = 1.245e+06 (5.733e+05 6.720e+05) (ext = 2.204e+04)
[03/12 00:05:00    189] Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 1159.9MB
[03/12 00:05:00    189] [CPU] RefinePlace/total (cpu=0:00:07.9, real=0:00:08.0, mem=1159.9MB) @(0:03:02 - 0:03:10).
[03/12 00:05:00    189] *** Finished refinePlace (0:03:10 mem=1159.9M) ***
[03/12 00:05:00    189] *** Finished Initial Placement (cpu=0:01:43, real=0:01:43, mem=1159.9M) ***
[03/12 00:05:00    189] #spOpts: N=65 mergeVia=F 
[03/12 00:05:00    189] Core basic site is core
[03/12 00:05:00    189] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:05:00    189] default core: bins with density >  0.75 = 3.25 % ( 47 / 1444 )
[03/12 00:05:00    189] Density distribution unevenness ratio = 18.297%
[03/12 00:05:00    189] Starting IO pin assignment...
[03/12 00:05:00    189] The design is not routed. Using flight-line based method for pin assignment.
[03/12 00:05:00    189] Completed IO pin assignment.
[03/12 00:05:00    190] [PSP] Started earlyGlobalRoute kernel
[03/12 00:05:00    190] [PSP] Initial Peak syMemory usage = 1159.9 MB
[03/12 00:05:00    190] (I)       Reading DB...
[03/12 00:05:01    190] (I)       congestionReportName   : 
[03/12 00:05:01    190] (I)       buildTerm2TermWires    : 1
[03/12 00:05:01    190] (I)       doTrackAssignment      : 1
[03/12 00:05:01    190] (I)       dumpBookshelfFiles     : 0
[03/12 00:05:01    190] (I)       numThreads             : 1
[03/12 00:05:01    190] [NR-eagl] honorMsvRouteConstraint: false
[03/12 00:05:01    190] (I)       honorPin               : false
[03/12 00:05:01    190] (I)       honorPinGuide          : true
[03/12 00:05:01    190] (I)       honorPartition         : false
[03/12 00:05:01    190] (I)       allowPartitionCrossover: false
[03/12 00:05:01    190] (I)       honorSingleEntry       : true
[03/12 00:05:01    190] (I)       honorSingleEntryStrong : true
[03/12 00:05:01    190] (I)       handleViaSpacingRule   : false
[03/12 00:05:01    190] (I)       PDConstraint           : none
[03/12 00:05:01    190] (I)       expBetterNDRHandling   : false
[03/12 00:05:01    190] [NR-eagl] honorClockSpecNDR      : 0
[03/12 00:05:01    190] (I)       routingEffortLevel     : 3
[03/12 00:05:01    190] [NR-eagl] minRouteLayer          : 2
[03/12 00:05:01    190] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 00:05:01    190] (I)       numRowsPerGCell        : 1
[03/12 00:05:01    190] (I)       speedUpLargeDesign     : 0
[03/12 00:05:01    190] (I)       speedUpBlkViolationClean: 0
[03/12 00:05:01    190] (I)       multiThreadingTA       : 0
[03/12 00:05:01    190] (I)       blockedPinEscape       : 1
[03/12 00:05:01    190] (I)       blkAwareLayerSwitching : 0
[03/12 00:05:01    190] (I)       betterClockWireModeling: 1
[03/12 00:05:01    190] (I)       punchThroughDistance   : 500.00
[03/12 00:05:01    190] (I)       scenicBound            : 1.15
[03/12 00:05:01    190] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 00:05:01    190] (I)       source-to-sink ratio   : 0.00
[03/12 00:05:01    190] (I)       targetCongestionRatioH : 1.00
[03/12 00:05:01    190] (I)       targetCongestionRatioV : 1.00
[03/12 00:05:01    190] (I)       layerCongestionRatio   : 0.70
[03/12 00:05:01    190] (I)       m1CongestionRatio      : 0.10
[03/12 00:05:01    190] (I)       m2m3CongestionRatio    : 0.70
[03/12 00:05:01    190] (I)       localRouteEffort       : 1.00
[03/12 00:05:01    190] (I)       numSitesBlockedByOneVia: 8.00
[03/12 00:05:01    190] (I)       supplyScaleFactorH     : 1.00
[03/12 00:05:01    190] (I)       supplyScaleFactorV     : 1.00
[03/12 00:05:01    190] (I)       highlight3DOverflowFactor: 0.00
[03/12 00:05:01    190] (I)       doubleCutViaModelingRatio: 0.00
[03/12 00:05:01    190] (I)       blockTrack             : 
[03/12 00:05:01    190] (I)       readTROption           : true
[03/12 00:05:01    190] (I)       extraSpacingBothSide   : false
[03/12 00:05:01    190] [NR-eagl] numTracksPerClockWire  : 0
[03/12 00:05:01    190] (I)       routeSelectedNetsOnly  : false
[03/12 00:05:01    190] (I)       before initializing RouteDB syMemory usage = 1189.9 MB
[03/12 00:05:01    190] (I)       starting read tracks
[03/12 00:05:01    190] (I)       build grid graph
[03/12 00:05:01    190] (I)       build grid graph start
[03/12 00:05:01    190] [NR-eagl] Layer1 has no routable track
[03/12 00:05:01    190] [NR-eagl] Layer2 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer3 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer4 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer5 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer6 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer7 has single uniform track structure
[03/12 00:05:01    190] [NR-eagl] Layer8 has single uniform track structure
[03/12 00:05:01    190] (I)       build grid graph end
[03/12 00:05:01    190] (I)       Layer1   numNetMinLayer=50217
[03/12 00:05:01    190] (I)       Layer2   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer3   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer4   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer5   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer6   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer7   numNetMinLayer=0
[03/12 00:05:01    190] (I)       Layer8   numNetMinLayer=0
[03/12 00:05:01    190] (I)       numViaLayers=7
[03/12 00:05:01    190] (I)       end build via table
[03/12 00:05:01    190] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 00:05:01    190] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 00:05:01    190] (I)       readDataFromPlaceDB
[03/12 00:05:01    190] (I)       Read net information..
[03/12 00:05:01    190] [NR-eagl] Read numTotalNets=50217  numIgnoredNets=0
[03/12 00:05:01    190] (I)       Read testcase time = 0.010 seconds
[03/12 00:05:01    190] 
[03/12 00:05:01    190] (I)       totalPins=179908  totalGlobalPin=170176 (94.59%)
[03/12 00:05:01    190] (I)       Model blockage into capacity
[03/12 00:05:01    190] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 00:05:01    190] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 00:05:01    190] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 00:05:01    190] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 00:05:01    190] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 00:05:01    190] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 00:05:01    190] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 00:05:01    190] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 00:05:01    190] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 00:05:01    190] (I)       Modeling time = 0.040 seconds
[03/12 00:05:01    190] 
[03/12 00:05:01    190] (I)       Number of ignored nets = 0
[03/12 00:05:01    190] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of clock nets = 1.  Ignored: No
[03/12 00:05:01    190] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 00:05:01    190] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 00:05:01    190] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 00:05:01    190] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 00:05:01    190] (I)       Before initializing earlyGlobalRoute syMemory usage = 1189.9 MB
[03/12 00:05:01    190] (I)       Layer1  viaCost=300.00
[03/12 00:05:01    190] (I)       Layer2  viaCost=100.00
[03/12 00:05:01    190] (I)       Layer3  viaCost=100.00
[03/12 00:05:01    190] (I)       Layer4  viaCost=100.00
[03/12 00:05:01    190] (I)       Layer5  viaCost=100.00
[03/12 00:05:01    190] (I)       Layer6  viaCost=200.00
[03/12 00:05:01    190] (I)       Layer7  viaCost=100.00
[03/12 00:05:01    190] (I)       ---------------------Grid Graph Info--------------------
[03/12 00:05:01    190] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 00:05:01    190] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 00:05:01    190] (I)       Site Width          :   400  (dbu)
[03/12 00:05:01    190] (I)       Row Height          :  3600  (dbu)
[03/12 00:05:01    190] (I)       GCell Width         :  3600  (dbu)
[03/12 00:05:01    190] (I)       GCell Height        :  3600  (dbu)
[03/12 00:05:01    190] (I)       grid                :   386   386     8
[03/12 00:05:01    190] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 00:05:01    190] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 00:05:01    190] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 00:05:01    190] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 00:05:01    190] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 00:05:01    190] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 00:05:01    190] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 00:05:01    190] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 00:05:01    190] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 00:05:01    190] (I)       --------------------------------------------------------
[03/12 00:05:01    190] 
[03/12 00:05:01    190] [NR-eagl] ============ Routing rule table ============
[03/12 00:05:01    190] [NR-eagl] Rule id 0. Nets 50217 
[03/12 00:05:01    190] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 00:05:01    190] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 00:05:01    190] [NR-eagl] ========================================
[03/12 00:05:01    190] [NR-eagl] 
[03/12 00:05:01    190] (I)       After initializing earlyGlobalRoute syMemory usage = 1195.9 MB
[03/12 00:05:01    190] (I)       Loading and dumping file time : 0.38 seconds
[03/12 00:05:01    190] (I)       ============= Initialization =============
[03/12 00:05:01    190] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 00:05:01    190] [NR-eagl] Layer group 1: route 50217 net(s) in layer range [2, 8]
[03/12 00:05:01    190] (I)       ============  Phase 1a Route ============
[03/12 00:05:01    190] (I)       Phase 1a runs 0.21 seconds
[03/12 00:05:01    190] (I)       Usage: 861672 = (396941 H, 464731 V) = (13.18% H, 10.82% V) = (7.145e+05um H, 8.365e+05um V)
[03/12 00:05:01    190] (I)       
[03/12 00:05:01    190] (I)       ============  Phase 1b Route ============
[03/12 00:05:01    190] (I)       Usage: 861672 = (396941 H, 464731 V) = (13.18% H, 10.82% V) = (7.145e+05um H, 8.365e+05um V)
[03/12 00:05:01    190] (I)       
[03/12 00:05:01    190] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.551010e+06um
[03/12 00:05:01    190] (I)       ============  Phase 1c Route ============
[03/12 00:05:01    190] (I)       Usage: 861672 = (396941 H, 464731 V) = (13.18% H, 10.82% V) = (7.145e+05um H, 8.365e+05um V)
[03/12 00:05:01    190] (I)       
[03/12 00:05:01    190] (I)       ============  Phase 1d Route ============
[03/12 00:05:01    190] (I)       Usage: 861672 = (396941 H, 464731 V) = (13.18% H, 10.82% V) = (7.145e+05um H, 8.365e+05um V)
[03/12 00:05:01    190] (I)       
[03/12 00:05:01    190] (I)       ============  Phase 1e Route ============
[03/12 00:05:01    190] (I)       Phase 1e runs 0.00 seconds
[03/12 00:05:01    190] (I)       Usage: 861672 = (396941 H, 464731 V) = (13.18% H, 10.82% V) = (7.145e+05um H, 8.365e+05um V)
[03/12 00:05:01    190] (I)       
[03/12 00:05:01    190] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 1.551010e+06um
[03/12 00:05:01    190] [NR-eagl] 
[03/12 00:05:01    190] (I)       ============  Phase 1l Route ============
[03/12 00:05:01    191] (I)       dpBasedLA: time=0.23  totalOF=7493  totalVia=351041  totalWL=861663  total(Via+WL)=1212704 
[03/12 00:05:01    191] (I)       Total Global Routing Runtime: 0.64 seconds
[03/12 00:05:01    191] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 00:05:01    191] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 00:05:01    191] (I)       
[03/12 00:05:01    191] (I)       ============= track Assignment ============
[03/12 00:05:01    191] (I)       extract Global 3D Wires
[03/12 00:05:01    191] (I)       Extract Global WL : time=0.03
[03/12 00:05:01    191] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 00:05:01    191] (I)       Initialization real time=0.01 seconds
[03/12 00:05:02    191] (I)       Kernel real time=0.63 seconds
[03/12 00:05:02    191] (I)       End Greedy Track Assignment
[03/12 00:05:02    191] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179577
[03/12 00:05:02    191] [NR-eagl] Layer2(M2)(V) length: 4.493058e+05um, number of vias: 242614
[03/12 00:05:02    191] [NR-eagl] Layer3(M3)(H) length: 5.553273e+05um, number of vias: 28767
[03/12 00:05:02    191] [NR-eagl] Layer4(M4)(V) length: 3.146575e+05um, number of vias: 8347
[03/12 00:05:02    191] [NR-eagl] Layer5(M5)(H) length: 1.669560e+05um, number of vias: 3032
[03/12 00:05:02    191] [NR-eagl] Layer6(M6)(V) length: 8.870612e+04um, number of vias: 124
[03/12 00:05:02    191] [NR-eagl] Layer7(M7)(H) length: 1.697797e+03um, number of vias: 101
[03/12 00:05:02    191] [NR-eagl] Layer8(M8)(V) length: 3.622400e+03um, number of vias: 0
[03/12 00:05:02    191] [NR-eagl] Total length: 1.580273e+06um, number of vias: 462562
[03/12 00:05:02    192] [NR-eagl] End Peak syMemory usage = 1229.0 MB
[03/12 00:05:02    192] [NR-eagl] Early Global Router Kernel+IO runtime : 2.04 seconds
[03/12 00:05:02    192] **placeDesign ... cpu = 0: 1:56, real = 0: 1:55, mem = 1201.0M **
[03/12 00:05:02    192] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/12 00:05:02    192] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/12 00:05:02    192] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 00:05:02    192] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 00:05:02    192] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 00:05:02    192] -setupDynamicPowerViewAsDefaultView false
[03/12 00:05:02    192]                                            # bool, default=false, private
[03/12 00:05:02    192] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/12 00:05:02    192] #spOpts: N=65 
[03/12 00:05:02    192] Core basic site is core
[03/12 00:05:03    192] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:05:03    192] #spOpts: N=65 mergeVia=F 
[03/12 00:05:03    192] GigaOpt running with 1 threads.
[03/12 00:05:03    192] Info: 1 threads available for lower-level modules during optimization.
[03/12 00:05:03    192] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 00:05:03    192] 	Cell FILL1_LL, site bcore.
[03/12 00:05:03    192] 	Cell FILL_NW_HH, site bcore.
[03/12 00:05:03    192] 	Cell FILL_NW_LL, site bcore.
[03/12 00:05:03    192] 	Cell GFILL, site gacore.
[03/12 00:05:03    192] 	Cell GFILL10, site gacore.
[03/12 00:05:03    192] 	Cell GFILL2, site gacore.
[03/12 00:05:03    192] 	Cell GFILL3, site gacore.
[03/12 00:05:03    192] 	Cell GFILL4, site gacore.
[03/12 00:05:03    192] 	Cell LVLLHCD1, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHCD2, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHCD4, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHCD8, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHD1, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHD2, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHD4, site bcore.
[03/12 00:05:03    192] 	Cell LVLLHD8, site bcore.
[03/12 00:05:03    192] .
[03/12 00:05:03    192] Updating RC grid for preRoute extraction ...
[03/12 00:05:03    192] Initializing multi-corner capacitance tables ... 
[03/12 00:05:03    192] Initializing multi-corner resistance tables ...
[03/12 00:05:03    192] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/12 00:05:03    192] Type 'man IMPTS-403' for more detail.
[03/12 00:05:04    194] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1209.1M, totSessionCpu=0:03:14 **
[03/12 00:05:04    194] Added -handlePreroute to trialRouteMode
[03/12 00:05:04    194] *** optDesign -preCTS ***
[03/12 00:05:04    194] DRC Margin: user margin 0.0; extra margin 0.2
[03/12 00:05:04    194] Setup Target Slack: user slack 0; extra slack 0.1
[03/12 00:05:04    194] Hold Target Slack: user slack 0
[03/12 00:05:04    194] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 00:05:04    194] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 00:05:04    194] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 00:05:04    194] -setupDynamicPowerViewAsDefaultView false
[03/12 00:05:04    194]                                            # bool, default=false, private
[03/12 00:05:05    194] Start to check current routing status for nets...
[03/12 00:05:05    194] Using hname+ instead name for net compare
[03/12 00:05:05    194] All nets are already routed correctly.
[03/12 00:05:05    194] End to check current routing status for nets (mem=1209.1M)
[03/12 00:05:05    194] Extraction called for design 'fullchip' of instances=46087 and nets=50394 using extraction engine 'preRoute' .
[03/12 00:05:05    194] PreRoute RC Extraction called for design fullchip.
[03/12 00:05:05    194] RC Extraction called in multi-corner(2) mode.
[03/12 00:05:05    194] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 00:05:05    194] RCMode: PreRoute
[03/12 00:05:05    194]       RC Corner Indexes            0       1   
[03/12 00:05:05    194] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 00:05:05    194] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 00:05:05    194] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 00:05:05    194] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 00:05:05    194] Shrink Factor                : 1.00000
[03/12 00:05:05    194] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 00:05:05    194] Using capacitance table file ...
[03/12 00:05:05    194] Updating RC grid for preRoute extraction ...
[03/12 00:05:05    194] Initializing multi-corner capacitance tables ... 
[03/12 00:05:05    194] Initializing multi-corner resistance tables ...
[03/12 00:05:05    195] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1209.051M)
[03/12 00:05:05    195] ** Profile ** Start :  cpu=0:00:00.0, mem=1209.1M
[03/12 00:05:05    195] ** Profile ** Other data :  cpu=0:00:00.1, mem=1209.1M
[03/12 00:05:05    195] #################################################################################
[03/12 00:05:05    195] # Design Stage: PreRoute
[03/12 00:05:05    195] # Design Name: fullchip
[03/12 00:05:05    195] # Design Mode: 65nm
[03/12 00:05:05    195] # Analysis Mode: MMMC Non-OCV 
[03/12 00:05:05    195] # Parasitics Mode: No SPEF/RCDB
[03/12 00:05:05    195] # Signoff Settings: SI Off 
[03/12 00:05:05    195] #################################################################################
[03/12 00:05:07    196] AAE_INFO: 1 threads acquired from CTE.
[03/12 00:05:07    196] Calculate delays in BcWc mode...
[03/12 00:05:07    196] Topological Sorting (CPU = 0:00:00.1, MEM = 1242.2M, InitMEM = 1235.2M)
[03/12 00:05:14    203] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/12 00:05:14    203] End delay calculation. (MEM=1335.32 CPU=0:00:06.4 REAL=0:00:07.0)
[03/12 00:05:14    203] *** CDM Built up (cpu=0:00:08.1  real=0:00:09.0  mem= 1335.3M) ***
[03/12 00:05:14    204] *** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:03:24 mem=1335.3M)
[03/12 00:05:15    204] ** Profile ** Overall slacks :  cpu=0:00:09.2, mem=1335.3M
[03/12 00:05:15    205] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1335.3M
[03/12 00:05:15    205] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.545 |
|           TNS (ns):|-57916.6 |
|    Violating Paths:|  15794  |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    542 (542)     |   -0.639   |    542 (542)     |
|   max_tran     |   566 (26093)    |  -10.907   |   566 (26093)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.550%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1335.3M
[03/12 00:05:15    205] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1257.0M, totSessionCpu=0:03:25 **
[03/12 00:05:15    205] ** INFO : this run is activating medium effort placeOptDesign flow
[03/12 00:05:15    205] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:15    205] #spOpts: N=65 mergeVia=F 
[03/12 00:05:16    205] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:16    205] #spOpts: N=65 mergeVia=F 
[03/12 00:05:16    205] *** Starting optimizing excluded clock nets MEM= 1257.0M) ***
[03/12 00:05:16    205] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1257.0M) ***
[03/12 00:05:16    205] 
[03/12 00:05:16    205] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Type 'man IMPOPT-3663' for more detail.
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Power view               = WC_VIEW
[03/12 00:05:16    205] Number of VT partitions  = 2
[03/12 00:05:16    205] Standard cells in design = 811
[03/12 00:05:16    205] Instances in design      = 46087
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Instance distribution across the VT partitions:
[03/12 00:05:16    205] 
[03/12 00:05:16    205]  LVT : inst = 14114 (30.6%), cells = 335 (41%)
[03/12 00:05:16    205]    Lib tcbn65gpluswc        : inst = 14114 (30.6%)
[03/12 00:05:16    205] 
[03/12 00:05:16    205]  HVT : inst = 31949 (69.3%), cells = 457 (56%)
[03/12 00:05:16    205]    Lib tcbn65gpluswc        : inst = 31949 (69.3%)
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Reporting took 0 sec
[03/12 00:05:16    205] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:16    205] optDesignOneStep: Leakage Power Flow
[03/12 00:05:16    205] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:16    205] Info: 1 clock net  excluded from IPO operation.
[03/12 00:05:16    205] Design State:
[03/12 00:05:16    205]     #signal nets       :  50217
[03/12 00:05:16    205]     #routed signal nets:  0
[03/12 00:05:16    205]     #clock nets        :  0
[03/12 00:05:16    205]     #routed clock nets :  0
[03/12 00:05:16    205] OptMgr: Begin leakage power optimization
[03/12 00:05:16    205] OptMgr: Number of active setup views: 1
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Power Net Detected:
[03/12 00:05:16    205]     Voltage	    Name
[03/12 00:05:16    205]     0.00V	    VSS
[03/12 00:05:16    205]     0.90V	    VDD
[03/12 00:05:16    205] 
[03/12 00:05:16    205] Begin Power Analysis
[03/12 00:05:16    205] 
[03/12 00:05:16    206]     0.00V	    VSS
[03/12 00:05:16    206]     0.90V	    VDD
[03/12 00:05:16    206] Begin Processing Timing Library for Power Calculation
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Begin Processing Timing Library for Power Calculation
[03/12 00:05:16    206] 
[03/12 00:05:16    206] 
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Begin Processing Power Net/Grid for Power Calculation
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1034.23MB/1034.23MB)
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Begin Processing Timing Window Data for Power Calculation
[03/12 00:05:16    206] 
[03/12 00:05:16    206] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1034.34MB/1034.34MB)
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Begin Processing User Attributes
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1034.38MB/1034.38MB)
[03/12 00:05:16    206] 
[03/12 00:05:16    206] Begin Processing Signal Activity
[03/12 00:05:16    206] 
[03/12 00:05:18    208] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1037.67MB/1037.67MB)
[03/12 00:05:18    208] 
[03/12 00:05:18    208] Begin Power Computation
[03/12 00:05:18    208] 
[03/12 00:05:18    208]       ----------------------------------------------------------
[03/12 00:05:18    208]       # of cell(s) missing both power/leakage table: 0
[03/12 00:05:18    208]       # of cell(s) missing power table: 1
[03/12 00:05:18    208]       # of cell(s) missing leakage table: 0
[03/12 00:05:18    208]       # of MSMV cell(s) missing power_level: 0
[03/12 00:05:18    208]       ----------------------------------------------------------
[03/12 00:05:18    208] CellName                                  Missing Table(s)
[03/12 00:05:18    208] TIEL                                      internal power, 
[03/12 00:05:18    208] 
[03/12 00:05:18    208] 
[03/12 00:05:19    208] Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1037.83MB/1037.83MB)
[03/12 00:05:19    208] 
[03/12 00:05:19    208] Begin Processing User Attributes
[03/12 00:05:19    208] 
[03/12 00:05:19    208] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1037.83MB/1037.83MB)
[03/12 00:05:19    208] 
[03/12 00:05:19    208] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1037.86MB/1037.86MB)
[03/12 00:05:19    208] 
[03/12 00:05:19    209] OptMgr: Optimization mode is pre-route
[03/12 00:05:20    209] OptMgr: current WNS: -11.645 ns
[03/12 00:05:20    209] OptMgr: Using aggressive mode for Force Mode
[03/12 00:05:20    209] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:20    209] #spOpts: N=65 mergeVia=F 
[03/12 00:05:21    210] 
[03/12 00:05:21    210] Design leakage power (state independent) = 1.910 mW
[03/12 00:05:21    210] Resizable instances =  46063 (99.9%), leakage = 1.910 mW (100.0%)
[03/12 00:05:21    210] Leakage power distribution among resizable instances:
[03/12 00:05:21    210]  Total LVT =  14114 (30.6%), lkg = 0.526 mW (27.5%)
[03/12 00:05:21    210]    -ve slk =  14113 (30.6%), lkg = 0.526 mW (27.5%)
[03/12 00:05:21    210]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 00:05:21    210]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 00:05:21    210]  Total HVT =  31949 (69.3%), lkg = 1.384 mW (72.5%)
[03/12 00:05:21    210]    -ve slk =  31756 (68.9%), lkg = 1.382 mW (72.3%)
[03/12 00:05:21    210] 
[03/12 00:05:21    210] OptMgr: Begin forced downsizing
[03/12 00:05:22    212] OptMgr: 13760 instances resized in force mode
[03/12 00:05:22    212] OptMgr: Updating timing
[03/12 00:05:30    220] OptMgr: Design WNS: -18.393 ns
[03/12 00:05:31    221] OptMgr: 4011 (29%) instances reverted to original cell
[03/12 00:05:31    221] OptMgr: Updating timing
[03/12 00:05:36    226] OptMgr: Design WNS: -11.634 ns
[03/12 00:05:37    226] 
[03/12 00:05:37    226] Design leakage power (state independent) = 1.792 mW
[03/12 00:05:37    226] Resizable instances =  46063 (99.9%), leakage = 1.792 mW (100.0%)
[03/12 00:05:37    226] Leakage power distribution among resizable instances:
[03/12 00:05:37    226]  Total LVT =   6112 (13.3%), lkg = 0.276 mW (15.4%)
[03/12 00:05:37    226]    -ve slk =   6112 (13.3%), lkg = 0.276 mW (15.4%)
[03/12 00:05:37    226]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 00:05:37    226]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/12 00:05:37    226]  Total HVT =  39951 (86.7%), lkg = 1.515 mW (84.6%)
[03/12 00:05:37    226]    -ve slk =  39763 (86.3%), lkg = 1.513 mW (84.5%)
[03/12 00:05:37    226] 
[03/12 00:05:37    226] 
[03/12 00:05:37    226] Summary: cell sizing
[03/12 00:05:37    226] 
[03/12 00:05:37    226]  9749 instances changed cell type
[03/12 00:05:37    226] 
[03/12 00:05:37    226]                        UpSize    DownSize   SameSize   Total
[03/12 00:05:37    226]                        ------    --------   --------   -----
[03/12 00:05:37    226]     Sequential            0          0          0          0
[03/12 00:05:37    226]  Combinational            0          0       9749       9749
[03/12 00:05:37    226] 
[03/12 00:05:37    226]     2 instances changed cell type from        AN2D0   to    CKAN2D0
[03/12 00:05:37    226]     3 instances changed cell type from        AN2D1   to    CKAN2D0
[03/12 00:05:37    226]    20 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/12 00:05:37    226]   394 instances changed cell type from       AO21D1   to     AO21D0
[03/12 00:05:37    226]    24 instances changed cell type from      AOI21D1   to    AOI21D0
[03/12 00:05:37    226]     3 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/12 00:05:37    226]   510 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/12 00:05:37    226]   277 instances changed cell type from      CKND2D1   to    CKND2D0
[03/12 00:05:37    226]   348 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/12 00:05:37    226]    47 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/12 00:05:37    226]    99 instances changed cell type from       IND2D1   to     IND2D0
[03/12 00:05:37    226]   213 instances changed cell type from       INR2D1   to     INR2D0
[03/12 00:05:37    226]     5 instances changed cell type from       INR2D1   to    INR2XD0
[03/12 00:05:37    226]    47 instances changed cell type from       INR2D2   to    INR2XD1
[03/12 00:05:37    226]    43 instances changed cell type from      INR2XD0   to     INR2D0
[03/12 00:05:37    226]   313 instances changed cell type from        INVD1   to      CKND0
[03/12 00:05:37    226]    54 instances changed cell type from      IOA21D1   to    IOA21D0
[03/12 00:05:37    226]     1 instances changed cell type from     MAOI22D1   to   MAOI22D0
[03/12 00:05:37    226]    17 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/12 00:05:37    226]    53 instances changed cell type from        ND2D0   to    CKND2D0
[03/12 00:05:37    226]   401 instances changed cell type from        ND2D1   to    CKND2D0
[03/12 00:05:37    226]     2 instances changed cell type from        ND2D1   to    CKND2D1
[03/12 00:05:37    226]   165 instances changed cell type from        ND2D2   to    CKND2D2
[03/12 00:05:37    226]    51 instances changed cell type from        ND2D3   to    CKND2D3
[03/12 00:05:37    226]    71 instances changed cell type from        ND2D4   to    CKND2D4
[03/12 00:05:37    226]    11 instances changed cell type from        ND2D8   to    CKND2D8
[03/12 00:05:37    226]     5 instances changed cell type from        ND3D1   to      ND3D0
[03/12 00:05:37    226]    68 instances changed cell type from        NR2D1   to      NR2D0
[03/12 00:05:37    226]    72 instances changed cell type from        NR2D1   to     NR2XD0
[03/12 00:05:37    226]    33 instances changed cell type from        NR2D2   to     NR2XD1
[03/12 00:05:37    226]    12 instances changed cell type from        NR2D4   to     NR2XD2
[03/12 00:05:37    226]     7 instances changed cell type from        NR2D8   to     NR2XD4
[03/12 00:05:37    226]   120 instances changed cell type from       NR2XD0   to      NR2D0
[03/12 00:05:37    226]    14 instances changed cell type from       OA21D1   to     OA21D0
[03/12 00:05:37    226]   131 instances changed cell type from      OAI21D1   to    OAI21D0
[03/12 00:05:37    226]  1989 instances changed cell type from      OAI22D1   to    OAI22D0
[03/12 00:05:37    226]    49 instances changed cell type from        OR2D1   to      OR2D0
[03/12 00:05:37    226]  3956 instances changed cell type from       XNR2D1   to     XNR2D0
[03/12 00:05:37    226]     6 instances changed cell type from       XNR3D1   to     XNR3D0
[03/12 00:05:37    226]   113 instances changed cell type from       XOR3D1   to     XOR3D0
[03/12 00:05:37    226]   checkSum: 9749
[03/12 00:05:37    226] 
[03/12 00:05:37    226] 
[03/12 00:05:37    226] 
[03/12 00:05:37    226] Begin Power Analysis
[03/12 00:05:37    226] 
[03/12 00:05:37    227]     0.00V	    VSS
[03/12 00:05:37    227]     0.90V	    VDD
[03/12 00:05:37    227] Begin Processing Timing Library for Power Calculation
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Begin Processing Timing Library for Power Calculation
[03/12 00:05:37    227] 
[03/12 00:05:37    227] 
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Begin Processing Power Net/Grid for Power Calculation
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1073.13MB/1073.13MB)
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Begin Processing Timing Window Data for Power Calculation
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1073.13MB/1073.13MB)
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Begin Processing User Attributes
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1073.13MB/1073.13MB)
[03/12 00:05:37    227] 
[03/12 00:05:37    227] Begin Processing Signal Activity
[03/12 00:05:37    227] 
[03/12 00:05:40    229] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1080.79MB/1080.79MB)
[03/12 00:05:40    229] 
[03/12 00:05:40    229] Begin Power Computation
[03/12 00:05:40    229] 
[03/12 00:05:40    229]       ----------------------------------------------------------
[03/12 00:05:40    229]       # of cell(s) missing both power/leakage table: 0
[03/12 00:05:40    229]       # of cell(s) missing power table: 1
[03/12 00:05:40    229]       # of cell(s) missing leakage table: 0
[03/12 00:05:40    229]       # of MSMV cell(s) missing power_level: 0
[03/12 00:05:40    229]       ----------------------------------------------------------
[03/12 00:05:40    229] CellName                                  Missing Table(s)
[03/12 00:05:40    229] TIEL                                      internal power, 
[03/12 00:05:40    229] 
[03/12 00:05:40    229] 
[03/12 00:05:40    230] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.79MB/1080.79MB)
[03/12 00:05:40    230] 
[03/12 00:05:40    230] Begin Processing User Attributes
[03/12 00:05:40    230] 
[03/12 00:05:40    230] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.79MB/1080.79MB)
[03/12 00:05:40    230] 
[03/12 00:05:40    230] Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total)=1080.79MB/1080.79MB)
[03/12 00:05:40    230] 
[03/12 00:05:41    231] OptMgr: Leakage power optimization took: 25 seconds
[03/12 00:05:41    231] OptMgr: End leakage power optimization
[03/12 00:05:41    231] The useful skew maximum allowed delay is: 0.2
[03/12 00:05:41    231] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:41    231] optDesignOneStep: Leakage Power Flow
[03/12 00:05:41    231] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:41    231] Info: 1 clock net  excluded from IPO operation.
[03/12 00:05:43    232] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:43    232] #spOpts: N=65 
[03/12 00:05:43    232] *info: There are 18 candidate Buffer cells
[03/12 00:05:43    232] *info: There are 18 candidate Inverter cells
[03/12 00:05:45    234] 
[03/12 00:05:45    234] Netlist preparation processing... 
[03/12 00:05:45    234] 
[03/12 00:05:45    234] Constant propagation run...
[03/12 00:05:45    234] CPU of constant propagation run : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    234] 
[03/12 00:05:45    234] Dangling output instance removal run...
[03/12 00:05:45    235] CPU of dangling output instance removal run : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    235] 
[03/12 00:05:45    235] Dont care observability instance removal run...
[03/12 00:05:45    235] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    235] 
[03/12 00:05:45    235] Removed instances... 
[03/12 00:05:45    235] 
[03/12 00:05:45    235] Replaced instances... 
[03/12 00:05:45    235] 
[03/12 00:05:45    235] Removed 0 instance
[03/12 00:05:45    235] 	CPU for removing db instances : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    235] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    235] CPU of: netlist preparation :0:00:00.1 (mem :1454.3M)
[03/12 00:05:45    235] 
[03/12 00:05:45    235] Mark undriven nets with IPOIgnored run...
[03/12 00:05:45    235] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1454.3M)
[03/12 00:05:45    235] *info: Marking 0 isolation instances dont touch
[03/12 00:05:45    235] *info: Marking 0 level shifter instances dont touch
[03/12 00:05:45    235] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:45    235] #spOpts: N=65 mergeVia=F 
[03/12 00:05:46    235] 
[03/12 00:05:46    235] Completed downsize cell map
[03/12 00:05:52    241] Forced downsizing resized 2674 out of 46087 instances
[03/12 00:05:52    241]      #inst not ok to resize: 24
[03/12 00:05:52    241]      #inst with no smaller cells: 34872
[03/12 00:05:52    241] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:52    241] optDesignOneStep: Leakage Power Flow
[03/12 00:05:52    241] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:05:52    242] Info: 1 clock net  excluded from IPO operation.
[03/12 00:05:52    242] Begin: Area Reclaim Optimization
[03/12 00:05:53    243] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:05:53    243] #spOpts: N=65 mergeVia=F 
[03/12 00:05:54    243] Reclaim Optimization WNS Slack -15.659  TNS Slack -72917.959 Density 48.69
[03/12 00:05:54    243] +----------+---------+--------+----------+------------+--------+
[03/12 00:05:54    243] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/12 00:05:54    243] +----------+---------+--------+----------+------------+--------+
[03/12 00:05:54    243] |    48.69%|        -| -15.659|-72917.959|   0:00:00.0| 1553.5M|
[03/12 00:05:55    245] |    48.69%|        0| -15.659|-72917.961|   0:00:01.0| 1553.5M|
[03/12 00:05:56    246] |    48.69%|        0| -15.659|-72917.961|   0:00:01.0| 1553.5M|
[03/12 00:06:04    254] |    48.44%|     1020| -15.659|-72858.406|   0:00:08.0| 1553.5M|
[03/12 00:06:04    254] |    48.43%|        7| -15.659|-72858.406|   0:00:00.0| 1553.5M|
[03/12 00:06:05    254] |    48.43%|        0| -15.659|-72858.406|   0:00:01.0| 1553.5M|
[03/12 00:06:05    254] +----------+---------+--------+----------+------------+--------+
[03/12 00:06:05    254] Reclaim Optimization End WNS Slack -15.659  TNS Slack -72858.409 Density 48.43
[03/12 00:06:05    254] 
[03/12 00:06:05    254] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 927 **
[03/12 00:06:05    254] --------------------------------------------------------------
[03/12 00:06:05    254] |                                   | Total     | Sequential |
[03/12 00:06:05    254] --------------------------------------------------------------
[03/12 00:06:05    254] | Num insts resized                 |     923  |       0    |
[03/12 00:06:05    254] | Num insts undone                  |     100  |       0    |
[03/12 00:06:05    254] | Num insts Downsized               |     923  |       0    |
[03/12 00:06:05    254] | Num insts Samesized               |       0  |       0    |
[03/12 00:06:05    254] | Num insts Upsized                 |       0  |       0    |
[03/12 00:06:05    254] | Num multiple commits+uncommits    |       4  |       -    |
[03/12 00:06:05    254] --------------------------------------------------------------
[03/12 00:06:05    254] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:06:05    254] 0 Ndr or Layer constraints added by optimization 
[03/12 00:06:05    254] **** End NDR-Layer Usage Statistics ****
[03/12 00:06:05    254] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.7) (real = 0:00:13.0) **
[03/12 00:06:05    254] Executing incremental physical updates
[03/12 00:06:05    254] Executing incremental physical updates
[03/12 00:06:05    254] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1388.28M, totSessionCpu=0:04:15).
[03/12 00:06:06    255] Leakage Power Opt: re-selecting buf/inv list 
[03/12 00:06:06    255] Summary for sequential cells idenfication: 
[03/12 00:06:06    255] Identified SBFF number: 199
[03/12 00:06:06    255] Identified MBFF number: 0
[03/12 00:06:06    255] Not identified SBFF number: 0
[03/12 00:06:06    255] Not identified MBFF number: 0
[03/12 00:06:06    255] Number of sequential cells which are not FFs: 104
[03/12 00:06:06    255] 
[03/12 00:06:06    255] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:06:06    255] optDesignOneStep: Leakage Power Flow
[03/12 00:06:06    255] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:06:06    255] Begin: GigaOpt high fanout net optimization
[03/12 00:06:06    255] Info: 1 clock net  excluded from IPO operation.
[03/12 00:06:06    255] Summary for sequential cells idenfication: 
[03/12 00:06:06    255] Identified SBFF number: 199
[03/12 00:06:06    255] Identified MBFF number: 0
[03/12 00:06:06    255] Not identified SBFF number: 0
[03/12 00:06:06    255] Not identified MBFF number: 0
[03/12 00:06:06    255] Number of sequential cells which are not FFs: 104
[03/12 00:06:06    255] 
[03/12 00:06:06    255] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:06:06    255] #spOpts: N=65 
[03/12 00:06:12    262] DEBUG: @coeDRVCandCache::init.
[03/12 00:06:12    262] +----------+---------+--------+----------+------------+--------+
[03/12 00:06:12    262] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/12 00:06:12    262] +----------+---------+--------+----------+------------+--------+
[03/12 00:06:12    262] |    48.43%|        -| -15.659|-72858.409|   0:00:00.0| 1524.0M|
[03/12 00:06:12    262] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:06:12    262] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:06:12    262] |    48.43%|        -| -15.659|-72858.409|   0:00:00.0| 1524.0M|
[03/12 00:06:12    262] +----------+---------+--------+----------+------------+--------+
[03/12 00:06:12    262] 
[03/12 00:06:12    262] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1524.0M) ***
[03/12 00:06:12    262] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:06:12    262] 0 Ndr or Layer constraints added by optimization 
[03/12 00:06:12    262] **** End NDR-Layer Usage Statistics ****
[03/12 00:06:12    262] DEBUG: @coeDRVCandCache::cleanup.
[03/12 00:06:12    262] End: GigaOpt high fanout net optimization
[03/12 00:06:12    262] Begin: GigaOpt DRV Optimization
[03/12 00:06:12    262] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/12 00:06:12    262] Info: 1 clock net  excluded from IPO operation.
[03/12 00:06:12    262] PhyDesignGrid: maxLocalDensity 3.00
[03/12 00:06:12    262] #spOpts: N=65 mergeVia=F 
[03/12 00:06:16    266] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:06:16    266] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 00:06:16    266] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:06:16    266] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 00:06:16    266] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:06:16    266] DEBUG: @coeDRVCandCache::init.
[03/12 00:06:16    266] Info: violation cost 270826.375000 (cap = 1794.688477, tran = 268990.812500, len = 0.000000, fanout load = 0.000000, fanout count = 41.000000, glitch 0.000000)
[03/12 00:06:16    266] |  1413   | 33302   |  1249   |   1249  |     0   |     0   |     0   |     0   | -15.66 |          0|          0|          0|  48.43  |            |           |
[03/12 00:06:40    290] Info: violation cost 9.861321 (cap = 0.049329, tran = 9.811993, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:06:40    290] |    21   |   883   |     3   |      3  |     0   |     0   |     0   |     0   | -3.09 |        579|          4|       1115|  48.84  |   0:00:24.0|    1556.4M|
[03/12 00:06:41    290] Info: violation cost 0.021869 (cap = 0.000000, tran = 0.021869, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:06:41    290] |     1   |    51   |     0   |      0  |     0   |     0   |     0   |     0   | -3.20 |          4|          0|         19|  48.84  |   0:00:01.0|    1556.4M|
[03/12 00:06:41    290] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:06:41    290] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:06:41    290] 0 Ndr or Layer constraints added by optimization 
[03/12 00:06:41    290] **** End NDR-Layer Usage Statistics ****
[03/12 00:06:41    290] 
[03/12 00:06:41    290] *** Finish DRV Fixing (cpu=0:00:25.1 real=0:00:26.0 mem=1556.4M) ***
[03/12 00:06:41    290] 
[03/12 00:06:41    290] DEBUG: @coeDRVCandCache::cleanup.
[03/12 00:06:41    291] End: GigaOpt DRV Optimization
[03/12 00:06:41    291] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/12 00:06:41    291] Leakage Power Opt: resetting the buf/inv selection
[03/12 00:06:41    291] **optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 1396.9M, totSessionCpu=0:04:51 **
[03/12 00:06:41    291] Leakage Power Opt: re-selecting buf/inv list 
[03/12 00:06:41    291] Summary for sequential cells idenfication: 
[03/12 00:06:41    291] Identified SBFF number: 199
[03/12 00:06:41    291] Identified MBFF number: 0
[03/12 00:06:41    291] Not identified SBFF number: 0
[03/12 00:06:41    291] Not identified MBFF number: 0
[03/12 00:06:41    291] Number of sequential cells which are not FFs: 104
[03/12 00:06:41    291] 
[03/12 00:06:41    291] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:06:41    291] optDesignOneStep: Leakage Power Flow
[03/12 00:06:41    291] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:06:41    291] Begin: GigaOpt Global Optimization
[03/12 00:06:41    291] *info: use new DP (enabled)
[03/12 00:06:41    291] Info: 1 clock net  excluded from IPO operation.
[03/12 00:06:41    291] PhyDesignGrid: maxLocalDensity 1.20
[03/12 00:06:41    291] #spOpts: N=65 mergeVia=F 
[03/12 00:06:41    291] Summary for sequential cells idenfication: 
[03/12 00:06:41    291] Identified SBFF number: 199
[03/12 00:06:41    291] Identified MBFF number: 0
[03/12 00:06:41    291] Not identified SBFF number: 0
[03/12 00:06:41    291] Not identified MBFF number: 0
[03/12 00:06:41    291] Number of sequential cells which are not FFs: 104
[03/12 00:06:41    291] 
[03/12 00:06:44    294] *info: 1 clock net excluded
[03/12 00:06:44    294] *info: 2 special nets excluded.
[03/12 00:06:44    294] *info: 177 no-driver nets excluded.
[03/12 00:06:52    301] ** GigaOpt Global Opt WNS Slack -3.199  TNS Slack -16995.123 
[03/12 00:06:52    302] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:06:52    302] |  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:06:52    302] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:06:52    302] |  -3.199|-16995.123|    48.84%|   0:00:00.0| 1541.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:06:52    302] |        |          |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:07:32    342] |  -3.035|-10884.187|    49.11%|   0:00:40.0| 1625.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:07:32    342] |        |          |          |            |        |          |         | q2_reg_18_/D                                       |
[03/12 00:08:09    378] |  -2.965| -8481.969|    49.99%|   0:00:37.0| 1635.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:08:09    378] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:08:12    381] |  -2.965| -8481.969|    49.99%|   0:00:03.0| 1635.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:08:12    381] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:09:40    470] |  -2.306| -5838.310|    50.84%|   0:01:28.0| 1635.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:09:40    470] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:10:18    508] |  -2.306| -5469.946|    51.18%|   0:00:38.0| 1645.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:10:18    508] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:10:42    532] |  -2.306| -4828.973|    51.63%|   0:00:24.0| 1656.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:10:42    532] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:10:45    535] |  -2.306| -4828.973|    51.63%|   0:00:03.0| 1656.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:10:45    535] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:11:23    573] |  -2.100| -4227.424|    52.17%|   0:00:38.0| 1656.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:11:23    573] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:11:51    601] |  -2.100| -4145.404|    52.25%|   0:00:28.0| 1644.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:11:51    601] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:05    615] |  -2.100| -4020.485|    52.41%|   0:00:14.0| 1663.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:12:05    615] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:08    617] |  -2.100| -4020.485|    52.41%|   0:00:03.0| 1663.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:12:08    617] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:24    634] |  -1.993| -3837.606|    52.74%|   0:00:16.0| 1663.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:12:24    634] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:39    649] |  -1.993| -3829.511|    52.76%|   0:00:15.0| 1626.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:12:39    649] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:47    657] |  -1.993| -3812.601|    52.82%|   0:00:08.0| 1647.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:12:47    657] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:49    659] |  -1.993| -3812.601|    52.82%|   0:00:02.0| 1647.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:12:49    659] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:12:58    668] |  -1.989| -3775.313|    52.93%|   0:00:09.0| 1647.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:12:58    668] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:13:16    686] |  -1.989| -3752.636|    52.80%|   0:00:18.0| 1666.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:13:16    686] |        |          |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:13:16    686] +--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:13:16    686] 
[03/12 00:13:16    686] *** Finish pre-CTS Global Setup Fixing (cpu=0:06:25 real=0:06:24 mem=1666.6M) ***
[03/12 00:13:16    686] 
[03/12 00:13:16    686] *** Finish pre-CTS Setup Fixing (cpu=0:06:25 real=0:06:24 mem=1666.6M) ***
[03/12 00:13:16    686] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:13:16    686] Layer 7 has 130 constrained nets 
[03/12 00:13:16    686] **** End NDR-Layer Usage Statistics ****
[03/12 00:13:16    686] ** GigaOpt Global Opt End WNS Slack -1.989  TNS Slack -3752.636 
[03/12 00:13:16    687] End: GigaOpt Global Optimization
[03/12 00:13:16    687] Leakage Power Opt: resetting the buf/inv selection
[03/12 00:13:17    687] 
[03/12 00:13:17    687] Active setup views:
[03/12 00:13:17    687]  WC_VIEW
[03/12 00:13:17    687]   Dominating endpoints: 0
[03/12 00:13:17    687]   Dominating TNS: -0.000
[03/12 00:13:17    687] 
[03/12 00:13:17    687] *** Timing NOT met, worst failing slack is -1.989
[03/12 00:13:17    687] *** Check timing (0:00:00.1)
[03/12 00:13:17    687] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:13:17    687] optDesignOneStep: Leakage Power Flow
[03/12 00:13:17    687] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:13:17    687] Info: 1 clock net  excluded from IPO operation.
[03/12 00:13:17    687] Begin: Area Reclaim Optimization
[03/12 00:13:18    688] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:13:18    688] #spOpts: N=65 mergeVia=F 
[03/12 00:13:19    689] Reclaim Optimization WNS Slack -1.989  TNS Slack -3752.636 Density 52.80
[03/12 00:13:19    689] +----------+---------+--------+---------+------------+--------+
[03/12 00:13:19    689] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 00:13:19    689] +----------+---------+--------+---------+------------+--------+
[03/12 00:13:19    689] |    52.80%|        -|  -1.989|-3752.636|   0:00:00.0| 1619.0M|
[03/12 00:13:25    695] |    52.78%|       72|  -1.989|-3748.165|   0:00:06.0| 1619.0M|
[03/12 00:13:26    696] |    52.78%|        4|  -1.989|-3747.428|   0:00:01.0| 1619.0M|
[03/12 00:13:26    696] |    52.78%|        3|  -1.989|-3747.417|   0:00:00.0| 1619.0M|
[03/12 00:13:27    697] |    52.78%|       84|  -1.989|-3747.417|   0:00:01.0| 1619.0M|
[03/12 00:13:31    702] |    52.71%|      138|  -1.989|-3747.440|   0:00:04.0| 1619.0M|
[03/12 00:13:46    716] |    52.21%|     2667|  -1.984|-3746.470|   0:00:15.0| 1638.1M|
[03/12 00:13:48    718] |    52.18%|      148|  -1.984|-3746.469|   0:00:02.0| 1638.1M|
[03/12 00:13:49    719] |    52.18%|        6|  -1.984|-3746.469|   0:00:01.0| 1638.1M|
[03/12 00:13:49    719] |    52.18%|        0|  -1.984|-3746.469|   0:00:00.0| 1638.1M|
[03/12 00:13:49    719] +----------+---------+--------+---------+------------+--------+
[03/12 00:13:49    719] Reclaim Optimization End WNS Slack -1.984  TNS Slack -3746.469 Density 52.18
[03/12 00:13:49    719] 
[03/12 00:13:49    719] ** Summary: Restruct = 79 Buffer Deletion = 121 Declone = 29 Resize = 2589 **
[03/12 00:13:49    719] --------------------------------------------------------------
[03/12 00:13:49    719] |                                   | Total     | Sequential |
[03/12 00:13:49    719] --------------------------------------------------------------
[03/12 00:13:49    719] | Num insts resized                 |    2454  |       0    |
[03/12 00:13:49    719] | Num insts undone                  |     230  |       0    |
[03/12 00:13:49    719] | Num insts Downsized               |    2454  |       0    |
[03/12 00:13:49    719] | Num insts Samesized               |       0  |       0    |
[03/12 00:13:49    719] | Num insts Upsized                 |       0  |       0    |
[03/12 00:13:49    719] | Num multiple commits+uncommits    |     139  |       -    |
[03/12 00:13:49    719] --------------------------------------------------------------
[03/12 00:13:49    719] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:13:49    719] Layer 7 has 46 constrained nets 
[03/12 00:13:49    719] **** End NDR-Layer Usage Statistics ****
[03/12 00:13:49    719] ** Finished Core Area Reclaim Optimization (cpu = 0:00:31.9) (real = 0:00:32.0) **
[03/12 00:13:49    719] Executing incremental physical updates
[03/12 00:13:49    719] Executing incremental physical updates
[03/12 00:13:49    719] *** Finished Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=1468.02M, totSessionCpu=0:12:00).
[03/12 00:13:50    720] setup target slack: 0.1
[03/12 00:13:50    720] extra slack: 0.1
[03/12 00:13:50    720] std delay: 0.0142
[03/12 00:13:50    720] real setup target slack: 0.0142
[03/12 00:13:50    720] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:13:50    720] #spOpts: N=65 
[03/12 00:13:50    720] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 00:13:50    720] [NR-eagl] Started earlyGlobalRoute kernel
[03/12 00:13:50    720] [NR-eagl] Initial Peak syMemory usage = 1470.2 MB
[03/12 00:13:50    720] (I)       Reading DB...
[03/12 00:13:50    720] (I)       congestionReportName   : 
[03/12 00:13:50    720] (I)       buildTerm2TermWires    : 0
[03/12 00:13:50    720] (I)       doTrackAssignment      : 1
[03/12 00:13:50    720] (I)       dumpBookshelfFiles     : 0
[03/12 00:13:50    720] (I)       numThreads             : 1
[03/12 00:13:50    720] [NR-eagl] honorMsvRouteConstraint: false
[03/12 00:13:50    720] (I)       honorPin               : false
[03/12 00:13:50    720] (I)       honorPinGuide          : true
[03/12 00:13:50    720] (I)       honorPartition         : false
[03/12 00:13:50    720] (I)       allowPartitionCrossover: false
[03/12 00:13:50    720] (I)       honorSingleEntry       : true
[03/12 00:13:50    720] (I)       honorSingleEntryStrong : true
[03/12 00:13:50    720] (I)       handleViaSpacingRule   : false
[03/12 00:13:50    720] (I)       PDConstraint           : none
[03/12 00:13:50    720] (I)       expBetterNDRHandling   : false
[03/12 00:13:50    720] [NR-eagl] honorClockSpecNDR      : 0
[03/12 00:13:50    720] (I)       routingEffortLevel     : 3
[03/12 00:13:50    720] [NR-eagl] minRouteLayer          : 2
[03/12 00:13:50    720] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 00:13:50    720] (I)       numRowsPerGCell        : 1
[03/12 00:13:50    720] (I)       speedUpLargeDesign     : 0
[03/12 00:13:50    720] (I)       speedUpBlkViolationClean: 0
[03/12 00:13:50    720] (I)       multiThreadingTA       : 0
[03/12 00:13:50    720] (I)       blockedPinEscape       : 1
[03/12 00:13:50    720] (I)       blkAwareLayerSwitching : 0
[03/12 00:13:50    720] (I)       betterClockWireModeling: 1
[03/12 00:13:50    720] (I)       punchThroughDistance   : 500.00
[03/12 00:13:50    720] (I)       scenicBound            : 1.15
[03/12 00:13:50    720] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 00:13:50    720] (I)       source-to-sink ratio   : 0.00
[03/12 00:13:50    720] (I)       targetCongestionRatioH : 1.00
[03/12 00:13:50    720] (I)       targetCongestionRatioV : 1.00
[03/12 00:13:50    720] (I)       layerCongestionRatio   : 0.70
[03/12 00:13:50    720] (I)       m1CongestionRatio      : 0.10
[03/12 00:13:50    720] (I)       m2m3CongestionRatio    : 0.70
[03/12 00:13:50    720] (I)       localRouteEffort       : 1.00
[03/12 00:13:50    720] (I)       numSitesBlockedByOneVia: 8.00
[03/12 00:13:50    720] (I)       supplyScaleFactorH     : 1.00
[03/12 00:13:50    720] (I)       supplyScaleFactorV     : 1.00
[03/12 00:13:50    720] (I)       highlight3DOverflowFactor: 0.00
[03/12 00:13:50    720] (I)       doubleCutViaModelingRatio: 0.00
[03/12 00:13:50    720] (I)       blockTrack             : 
[03/12 00:13:50    720] (I)       readTROption           : true
[03/12 00:13:50    720] (I)       extraSpacingBothSide   : false
[03/12 00:13:50    720] [NR-eagl] numTracksPerClockWire  : 0
[03/12 00:13:50    720] (I)       routeSelectedNetsOnly  : false
[03/12 00:13:50    720] (I)       before initializing RouteDB syMemory usage = 1509.2 MB
[03/12 00:13:50    720] (I)       starting read tracks
[03/12 00:13:50    720] (I)       build grid graph
[03/12 00:13:50    720] (I)       build grid graph start
[03/12 00:13:50    720] [NR-eagl] Layer1 has no routable track
[03/12 00:13:50    720] [NR-eagl] Layer2 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer3 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer4 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer5 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer6 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer7 has single uniform track structure
[03/12 00:13:50    720] [NR-eagl] Layer8 has single uniform track structure
[03/12 00:13:50    720] (I)       build grid graph end
[03/12 00:13:50    720] (I)       Layer1   numNetMinLayer=53306
[03/12 00:13:50    720] (I)       Layer2   numNetMinLayer=0
[03/12 00:13:50    720] (I)       Layer3   numNetMinLayer=0
[03/12 00:13:50    720] (I)       Layer4   numNetMinLayer=0
[03/12 00:13:50    720] (I)       Layer5   numNetMinLayer=0
[03/12 00:13:50    720] (I)       Layer6   numNetMinLayer=0
[03/12 00:13:50    720] (I)       Layer7   numNetMinLayer=46
[03/12 00:13:50    720] (I)       Layer8   numNetMinLayer=0
[03/12 00:13:50    720] (I)       numViaLayers=7
[03/12 00:13:50    720] (I)       end build via table
[03/12 00:13:50    720] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 00:13:50    720] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 00:13:50    720] (I)       readDataFromPlaceDB
[03/12 00:13:50    720] (I)       Read net information..
[03/12 00:13:50    720] [NR-eagl] Read numTotalNets=53352  numIgnoredNets=5
[03/12 00:13:50    720] (I)       Read testcase time = 0.020 seconds
[03/12 00:13:50    720] 
[03/12 00:13:50    720] (I)       totalPins=186165  totalGlobalPin=174014 (93.47%)
[03/12 00:13:50    720] (I)       Model blockage into capacity
[03/12 00:13:50    720] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 00:13:50    721] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 00:13:50    721] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 00:13:50    721] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 00:13:50    721] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 00:13:50    721] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 00:13:50    721] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 00:13:50    721] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 00:13:50    721] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 00:13:50    721] (I)       Modeling time = 0.060 seconds
[03/12 00:13:50    721] 
[03/12 00:13:50    721] (I)       Number of ignored nets = 5
[03/12 00:13:50    721] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of clock nets = 1.  Ignored: No
[03/12 00:13:50    721] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 00:13:50    721] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 00:13:50    721] (I)       Number of two pin nets which has pins at the same location = 5.  Ignored: Yes
[03/12 00:13:50    721] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 00:13:50    721] (I)       Before initializing earlyGlobalRoute syMemory usage = 1517.7 MB
[03/12 00:13:50    721] (I)       Layer1  viaCost=300.00
[03/12 00:13:50    721] (I)       Layer2  viaCost=100.00
[03/12 00:13:50    721] (I)       Layer3  viaCost=100.00
[03/12 00:13:50    721] (I)       Layer4  viaCost=100.00
[03/12 00:13:50    721] (I)       Layer5  viaCost=100.00
[03/12 00:13:50    721] (I)       Layer6  viaCost=200.00
[03/12 00:13:50    721] (I)       Layer7  viaCost=100.00
[03/12 00:13:50    721] (I)       ---------------------Grid Graph Info--------------------
[03/12 00:13:50    721] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 00:13:50    721] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 00:13:50    721] (I)       Site Width          :   400  (dbu)
[03/12 00:13:50    721] (I)       Row Height          :  3600  (dbu)
[03/12 00:13:50    721] (I)       GCell Width         :  3600  (dbu)
[03/12 00:13:50    721] (I)       GCell Height        :  3600  (dbu)
[03/12 00:13:50    721] (I)       grid                :   386   386     8
[03/12 00:13:50    721] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 00:13:50    721] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 00:13:50    721] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 00:13:50    721] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 00:13:50    721] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 00:13:50    721] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 00:13:50    721] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 00:13:50    721] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 00:13:50    721] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 00:13:50    721] (I)       --------------------------------------------------------
[03/12 00:13:50    721] 
[03/12 00:13:50    721] [NR-eagl] ============ Routing rule table ============
[03/12 00:13:50    721] [NR-eagl] Rule id 0. Nets 53347 
[03/12 00:13:50    721] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 00:13:50    721] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 00:13:50    721] [NR-eagl] ========================================
[03/12 00:13:50    721] [NR-eagl] 
[03/12 00:13:50    721] (I)       After initializing earlyGlobalRoute syMemory usage = 1517.7 MB
[03/12 00:13:50    721] (I)       Loading and dumping file time : 0.48 seconds
[03/12 00:13:50    721] (I)       ============= Initialization =============
[03/12 00:13:50    721] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 00:13:50    721] [NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[03/12 00:13:50    721] (I)       ============  Phase 1a Route ============
[03/12 00:13:50    721] (I)       Phase 1a runs 0.01 seconds
[03/12 00:13:50    721] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/12 00:13:50    721] (I)       Usage: 34929 = (16852 H, 18077 V) = (5.02% H, 5.39% V) = (3.033e+04um H, 3.254e+04um V)
[03/12 00:13:50    721] (I)       
[03/12 00:13:50    721] (I)       ============  Phase 1b Route ============
[03/12 00:13:50    721] (I)       Phase 1b runs 0.00 seconds
[03/12 00:13:50    721] (I)       Usage: 35167 = (16980 H, 18187 V) = (5.06% H, 5.42% V) = (3.056e+04um H, 3.274e+04um V)
[03/12 00:13:50    721] (I)       
[03/12 00:13:50    721] (I)       earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.78% V. EstWL: 6.330060e+04um
[03/12 00:13:50    721] (I)       ============  Phase 1c Route ============
[03/12 00:13:50    721] (I)       Level2 Grid: 78 x 78
[03/12 00:13:50    721] (I)       Phase 1c runs 0.01 seconds
[03/12 00:13:50    721] (I)       Usage: 35177 = (16990 H, 18187 V) = (5.07% H, 5.42% V) = (3.058e+04um H, 3.274e+04um V)
[03/12 00:13:50    721] (I)       
[03/12 00:13:50    721] (I)       ============  Phase 1d Route ============
[03/12 00:13:50    721] (I)       Phase 1d runs 0.00 seconds
[03/12 00:13:50    721] (I)       Usage: 35177 = (16990 H, 18187 V) = (5.07% H, 5.42% V) = (3.058e+04um H, 3.274e+04um V)
[03/12 00:13:50    721] (I)       
[03/12 00:13:50    721] (I)       ============  Phase 1e Route ============
[03/12 00:13:50    721] (I)       Phase 1e runs 0.00 seconds
[03/12 00:13:50    721] (I)       Usage: 35177 = (16990 H, 18187 V) = (5.07% H, 5.42% V) = (3.058e+04um H, 3.274e+04um V)
[03/12 00:13:50    721] (I)       
[03/12 00:13:50    721] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.68% V. EstWL: 6.331860e+04um
[03/12 00:13:50    721] [NR-eagl] 
[03/12 00:13:50    721] (I)       dpBasedLA: time=0.01  totalOF=8587  totalVia=27037  totalWL=35171  total(Via+WL)=62208 
[03/12 00:13:50    721] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 00:13:50    721] [NR-eagl] Layer group 2: route 53301 net(s) in layer range [2, 8]
[03/12 00:13:50    721] (I)       ============  Phase 1a Route ============
[03/12 00:13:51    721] (I)       Phase 1a runs 0.22 seconds
[03/12 00:13:51    721] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/12 00:13:51    721] (I)       Usage: 876312 = (411021 H, 465291 V) = (13.64% H, 10.83% V) = (7.398e+05um H, 8.375e+05um V)
[03/12 00:13:51    721] (I)       
[03/12 00:13:51    721] (I)       ============  Phase 1b Route ============
[03/12 00:13:51    721] (I)       Phase 1b runs 0.04 seconds
[03/12 00:13:51    721] (I)       Usage: 876365 = (411049 H, 465316 V) = (13.65% H, 10.83% V) = (7.399e+05um H, 8.376e+05um V)
[03/12 00:13:51    721] (I)       
[03/12 00:13:51    721] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.514138e+06um
[03/12 00:13:51    721] (I)       ============  Phase 1c Route ============
[03/12 00:13:51    721] (I)       Level2 Grid: 78 x 78
[03/12 00:13:51    721] (I)       Phase 1c runs 0.03 seconds
[03/12 00:13:51    721] (I)       Usage: 876365 = (411049 H, 465316 V) = (13.65% H, 10.83% V) = (7.399e+05um H, 8.376e+05um V)
[03/12 00:13:51    721] (I)       
[03/12 00:13:51    721] (I)       ============  Phase 1d Route ============
[03/12 00:13:51    721] (I)       Phase 1d runs 0.26 seconds
[03/12 00:13:51    721] (I)       Usage: 876399 = (411089 H, 465310 V) = (13.65% H, 10.83% V) = (7.400e+05um H, 8.376e+05um V)
[03/12 00:13:51    721] (I)       
[03/12 00:13:51    721] (I)       ============  Phase 1e Route ============
[03/12 00:13:51    721] (I)       Phase 1e runs 0.00 seconds
[03/12 00:13:51    721] (I)       Usage: 876399 = (411089 H, 465310 V) = (13.65% H, 10.83% V) = (7.400e+05um H, 8.376e+05um V)
[03/12 00:13:51    721] (I)       
[03/12 00:13:51    721] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.514200e+06um
[03/12 00:13:51    721] [NR-eagl] 
[03/12 00:13:52    722] (I)       dpBasedLA: time=0.25  totalOF=16495  totalVia=352700  totalWL=841214  total(Via+WL)=1193914 
[03/12 00:13:52    722] (I)       ============  Phase 1l Route ============
[03/12 00:13:52    722] (I)       Total Global Routing Runtime: 1.28 seconds
[03/12 00:13:52    722] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 00:13:52    722] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 00:13:52    722] (I)       
[03/12 00:13:52    722] [NR-eagl] End Peak syMemory usage = 1517.7 MB
[03/12 00:13:52    722] [NR-eagl] Early Global Router Kernel+IO runtime : 1.81 seconds
[03/12 00:13:52    722] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 00:13:52    722] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 00:13:52    722] 
[03/12 00:13:52    722] ** np local hotspot detection info verbose **
[03/12 00:13:52    722] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 00:13:52    722] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 00:13:52    722] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 00:13:52    722] 
[03/12 00:13:52    722] #spOpts: N=65 
[03/12 00:13:52    722] Apply auto density screen in post-place stage.
[03/12 00:13:52    722] Auto density screen increases utilization from 0.522 to 0.522
[03/12 00:13:52    722] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1517.7M
[03/12 00:13:52    722] *** Starting refinePlace (0:12:03 mem=1517.7M) ***
[03/12 00:13:52    722] Total net bbox length = 1.361e+06 (6.373e+05 7.237e+05) (ext = 2.163e+04)
[03/12 00:13:52    722] default core: bins with density >  0.75 = 10.5 % ( 151 / 1444 )
[03/12 00:13:52    722] Density distribution unevenness ratio = 18.660%
[03/12 00:13:52    722] RPlace IncrNP: Rollback Lev = -5
[03/12 00:13:52    722] RPlace: Density =1.098889, incremental np is triggered.
[03/12 00:13:52    722] incr SKP is on..., with optDC mode
[03/12 00:13:52    722] tdgpInitIgnoreNetLoadFix on 
[03/12 00:13:53    724] (cpu=0:00:01.2 mem=1517.7M) ***
[03/12 00:13:54    724] *** Build Virtual Sizing Timing Model
[03/12 00:13:54    724] (cpu=0:00:01.5 mem=1517.7M) ***
[03/12 00:13:59    728] Congestion driven padding in post-place stage.
[03/12 00:13:59    729] Congestion driven padding increases utilization from 0.707 to 0.706
[03/12 00:13:59    729] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:00.0 mem = 1599.0M
[03/12 00:16:40    890] default core: bins with density >  0.75 = 7.62 % ( 110 / 1444 )
[03/12 00:16:40    890] Density distribution unevenness ratio = 17.400%
[03/12 00:16:40    890] RPlace postIncrNP: Density = 1.098889 -> 0.871111.
[03/12 00:16:40    890] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:16:40    890] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:16:40    890] [1.05 - 1.10] :	 1 (0.07%) -> 0 (0.00%)
[03/12 00:16:40    890] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:16:40    890] [0.95 - 1.00] :	 3 (0.21%) -> 0 (0.00%)
[03/12 00:16:40    890] [0.90 - 0.95] :	 4 (0.28%) -> 0 (0.00%)
[03/12 00:16:40    890] [0.85 - 0.90] :	 14 (0.97%) -> 1 (0.07%)
[03/12 00:16:40    890] [0.80 - 0.85] :	 31 (2.15%) -> 34 (2.35%)
[03/12 00:16:40    890] [CPU] RefinePlace/IncrNP (cpu=0:02:47, real=0:02:48, mem=1786.3MB) @(0:12:03 - 0:14:50).
[03/12 00:16:40    890] Move report: incrNP moves 49203 insts, mean move: 23.55 um, max move: 294.20 um
[03/12 00:16:40    890] 	Max move on inst (core_instance/kmem_instance/FE_OFC6429_n44): (537.20, 348.40) --> (352.80, 238.60)
[03/12 00:16:40    890] Move report: Timing Driven Placement moves 49203 insts, mean move: 23.55 um, max move: 294.20 um
[03/12 00:16:40    890] 	Max move on inst (core_instance/kmem_instance/FE_OFC6429_n44): (537.20, 348.40) --> (352.80, 238.60)
[03/12 00:16:40    890] 	Runtime: CPU: 0:02:47 REAL: 0:02:48 MEM: 1786.3MB
[03/12 00:16:40    890] Starting refinePlace ...
[03/12 00:16:40    890] default core: bins with density >  0.75 = 7.55 % ( 109 / 1444 )
[03/12 00:16:40    890] Density distribution unevenness ratio = 17.304%
[03/12 00:16:42    891]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:16:42    891] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1786.3MB) @(0:14:50 - 0:14:52).
[03/12 00:16:42    891] Move report: preRPlace moves 6892 insts, mean move: 0.43 um, max move: 4.00 um
[03/12 00:16:42    891] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1280): (641.00, 281.80) --> (640.60, 278.20)
[03/12 00:16:42    891] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 00:16:42    891] wireLenOptFixPriorityInst 0 inst fixed
[03/12 00:16:42    891] Placement tweakage begins.
[03/12 00:16:42    892] wire length = 1.500e+06
[03/12 00:16:46    896] wire length = 1.435e+06
[03/12 00:16:46    896] Placement tweakage ends.
[03/12 00:16:46    896] Move report: tweak moves 5101 insts, mean move: 2.87 um, max move: 22.80 um
[03/12 00:16:46    896] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC4819_q_temp_653_): (646.80, 485.20) --> (624.00, 485.20)
[03/12 00:16:46    896] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.7, real=0:00:04.0, mem=1786.3MB) @(0:14:52 - 0:14:57).
[03/12 00:16:47    896] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:16:47    896] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1786.3MB) @(0:14:57 - 0:14:57).
[03/12 00:16:47    896] Move report: Detail placement moves 10880 insts, mean move: 1.57 um, max move: 22.80 um
[03/12 00:16:47    896] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC4819_q_temp_653_): (646.80, 485.20) --> (624.00, 485.20)
[03/12 00:16:47    896] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1786.3MB
[03/12 00:16:47    896] Statistics of distance of Instance movement in refine placement:
[03/12 00:16:47    896]   maximum (X+Y) =       307.60 um
[03/12 00:16:47    896]   inst (core_instance/kmem_instance/FE_OFC6429_n44) with max move: (537.2, 348.4) -> (339.4, 238.6)
[03/12 00:16:47    896]   mean    (X+Y) =        23.57 um
[03/12 00:16:47    896] Total instances flipped for WireLenOpt: 2972
[03/12 00:16:47    896] Total instances flipped, including legalization: 9
[03/12 00:16:47    896] Summary Report:
[03/12 00:16:47    896] Instances move: 49199 (out of 49222 movable)
[03/12 00:16:47    896] Mean displacement: 23.57 um
[03/12 00:16:47    896] Max displacement: 307.60 um (Instance: core_instance/kmem_instance/FE_OFC6429_n44) (537.2, 348.4) -> (339.4, 238.6)
[03/12 00:16:47    896] 	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
[03/12 00:16:47    896] Total instances moved : 49199
[03/12 00:16:47    896] Total net bbox length = 1.176e+06 (5.416e+05 6.342e+05) (ext = 2.062e+04)
[03/12 00:16:47    896] Runtime: CPU: 0:02:54 REAL: 0:02:55 MEM: 1786.3MB
[03/12 00:16:47    896] [CPU] RefinePlace/total (cpu=0:02:54, real=0:02:55, mem=1786.3MB) @(0:12:03 - 0:14:57).
[03/12 00:16:47    896] *** Finished refinePlace (0:14:57 mem=1786.3M) ***
[03/12 00:16:47    897] #spOpts: N=65 
[03/12 00:16:47    897] default core: bins with density >  0.75 = 7.41 % ( 107 / 1444 )
[03/12 00:16:47    897] Density distribution unevenness ratio = 17.286%
[03/12 00:16:47    897] Trial Route Overflow 0(H) 0(V)
[03/12 00:16:47    897] Starting congestion repair ...
[03/12 00:16:47    897] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/12 00:16:47    897] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 00:16:47    897] (I)       Reading DB...
[03/12 00:16:47    897] (I)       congestionReportName   : 
[03/12 00:16:47    897] (I)       buildTerm2TermWires    : 1
[03/12 00:16:47    897] (I)       doTrackAssignment      : 1
[03/12 00:16:47    897] (I)       dumpBookshelfFiles     : 0
[03/12 00:16:47    897] (I)       numThreads             : 1
[03/12 00:16:47    897] [NR-eagl] honorMsvRouteConstraint: false
[03/12 00:16:47    897] (I)       honorPin               : false
[03/12 00:16:47    897] (I)       honorPinGuide          : true
[03/12 00:16:47    897] (I)       honorPartition         : false
[03/12 00:16:47    897] (I)       allowPartitionCrossover: false
[03/12 00:16:47    897] (I)       honorSingleEntry       : true
[03/12 00:16:47    897] (I)       honorSingleEntryStrong : true
[03/12 00:16:47    897] (I)       handleViaSpacingRule   : false
[03/12 00:16:47    897] (I)       PDConstraint           : none
[03/12 00:16:47    897] (I)       expBetterNDRHandling   : false
[03/12 00:16:47    897] [NR-eagl] honorClockSpecNDR      : 0
[03/12 00:16:47    897] (I)       routingEffortLevel     : 3
[03/12 00:16:47    897] [NR-eagl] minRouteLayer          : 2
[03/12 00:16:47    897] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 00:16:47    897] (I)       numRowsPerGCell        : 1
[03/12 00:16:47    897] (I)       speedUpLargeDesign     : 0
[03/12 00:16:47    897] (I)       speedUpBlkViolationClean: 0
[03/12 00:16:47    897] (I)       multiThreadingTA       : 0
[03/12 00:16:47    897] (I)       blockedPinEscape       : 1
[03/12 00:16:47    897] (I)       blkAwareLayerSwitching : 0
[03/12 00:16:47    897] (I)       betterClockWireModeling: 1
[03/12 00:16:47    897] (I)       punchThroughDistance   : 500.00
[03/12 00:16:47    897] (I)       scenicBound            : 1.15
[03/12 00:16:47    897] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 00:16:47    897] (I)       source-to-sink ratio   : 0.00
[03/12 00:16:47    897] (I)       targetCongestionRatioH : 1.00
[03/12 00:16:47    897] (I)       targetCongestionRatioV : 1.00
[03/12 00:16:47    897] (I)       layerCongestionRatio   : 0.70
[03/12 00:16:47    897] (I)       m1CongestionRatio      : 0.10
[03/12 00:16:47    897] (I)       m2m3CongestionRatio    : 0.70
[03/12 00:16:47    897] (I)       localRouteEffort       : 1.00
[03/12 00:16:47    897] (I)       numSitesBlockedByOneVia: 8.00
[03/12 00:16:47    897] (I)       supplyScaleFactorH     : 1.00
[03/12 00:16:47    897] (I)       supplyScaleFactorV     : 1.00
[03/12 00:16:47    897] (I)       highlight3DOverflowFactor: 0.00
[03/12 00:16:47    897] (I)       doubleCutViaModelingRatio: 0.00
[03/12 00:16:47    897] (I)       blockTrack             : 
[03/12 00:16:47    897] (I)       readTROption           : true
[03/12 00:16:47    897] (I)       extraSpacingBothSide   : false
[03/12 00:16:47    897] [NR-eagl] numTracksPerClockWire  : 0
[03/12 00:16:47    897] (I)       routeSelectedNetsOnly  : false
[03/12 00:16:47    897] (I)       before initializing RouteDB syMemory usage = 1786.3 MB
[03/12 00:16:47    897] (I)       starting read tracks
[03/12 00:16:47    897] (I)       build grid graph
[03/12 00:16:47    897] (I)       build grid graph start
[03/12 00:16:47    897] [NR-eagl] Layer1 has no routable track
[03/12 00:16:47    897] [NR-eagl] Layer2 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer3 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer4 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer5 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer6 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer7 has single uniform track structure
[03/12 00:16:47    897] [NR-eagl] Layer8 has single uniform track structure
[03/12 00:16:47    897] (I)       build grid graph end
[03/12 00:16:47    897] (I)       Layer1   numNetMinLayer=53306
[03/12 00:16:47    897] (I)       Layer2   numNetMinLayer=0
[03/12 00:16:47    897] (I)       Layer3   numNetMinLayer=0
[03/12 00:16:47    897] (I)       Layer4   numNetMinLayer=0
[03/12 00:16:47    897] (I)       Layer5   numNetMinLayer=0
[03/12 00:16:47    897] (I)       Layer6   numNetMinLayer=0
[03/12 00:16:47    897] (I)       Layer7   numNetMinLayer=46
[03/12 00:16:47    897] (I)       Layer8   numNetMinLayer=0
[03/12 00:16:47    897] (I)       numViaLayers=7
[03/12 00:16:47    897] (I)       end build via table
[03/12 00:16:47    897] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 00:16:47    897] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 00:16:47    897] (I)       readDataFromPlaceDB
[03/12 00:16:47    897] (I)       Read net information..
[03/12 00:16:48    897] [NR-eagl] Read numTotalNets=53352  numIgnoredNets=0
[03/12 00:16:48    897] (I)       Read testcase time = 0.010 seconds
[03/12 00:16:48    897] 
[03/12 00:16:48    897] (I)       totalPins=186175  totalGlobalPin=182755 (98.16%)
[03/12 00:16:48    897] (I)       Model blockage into capacity
[03/12 00:16:48    897] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 00:16:48    897] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 00:16:48    897] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 00:16:48    897] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 00:16:48    897] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 00:16:48    897] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 00:16:48    897] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 00:16:48    897] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 00:16:48    897] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 00:16:48    897] (I)       Modeling time = 0.050 seconds
[03/12 00:16:48    897] 
[03/12 00:16:48    897] (I)       Number of ignored nets = 0
[03/12 00:16:48    897] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of clock nets = 1.  Ignored: No
[03/12 00:16:48    897] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 00:16:48    897] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 00:16:48    897] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 00:16:48    897] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 00:16:48    897] (I)       Before initializing earlyGlobalRoute syMemory usage = 1786.3 MB
[03/12 00:16:48    897] (I)       Layer1  viaCost=300.00
[03/12 00:16:48    897] (I)       Layer2  viaCost=100.00
[03/12 00:16:48    897] (I)       Layer3  viaCost=100.00
[03/12 00:16:48    897] (I)       Layer4  viaCost=100.00
[03/12 00:16:48    897] (I)       Layer5  viaCost=100.00
[03/12 00:16:48    897] (I)       Layer6  viaCost=200.00
[03/12 00:16:48    897] (I)       Layer7  viaCost=100.00
[03/12 00:16:48    897] (I)       ---------------------Grid Graph Info--------------------
[03/12 00:16:48    897] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 00:16:48    897] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 00:16:48    897] (I)       Site Width          :   400  (dbu)
[03/12 00:16:48    897] (I)       Row Height          :  3600  (dbu)
[03/12 00:16:48    897] (I)       GCell Width         :  3600  (dbu)
[03/12 00:16:48    897] (I)       GCell Height        :  3600  (dbu)
[03/12 00:16:48    897] (I)       grid                :   386   386     8
[03/12 00:16:48    897] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 00:16:48    897] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 00:16:48    897] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 00:16:48    897] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 00:16:48    897] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 00:16:48    897] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 00:16:48    897] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 00:16:48    897] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 00:16:48    897] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 00:16:48    897] (I)       --------------------------------------------------------
[03/12 00:16:48    897] 
[03/12 00:16:48    897] [NR-eagl] ============ Routing rule table ============
[03/12 00:16:48    897] [NR-eagl] Rule id 0. Nets 53352 
[03/12 00:16:48    897] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 00:16:48    897] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 00:16:48    897] [NR-eagl] ========================================
[03/12 00:16:48    897] [NR-eagl] 
[03/12 00:16:48    897] (I)       After initializing earlyGlobalRoute syMemory usage = 1786.3 MB
[03/12 00:16:48    897] (I)       Loading and dumping file time : 0.43 seconds
[03/12 00:16:48    897] (I)       ============= Initialization =============
[03/12 00:16:48    897] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 00:16:48    897] [NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[03/12 00:16:48    897] (I)       ============  Phase 1a Route ============
[03/12 00:16:48    897] (I)       Phase 1a runs 0.01 seconds
[03/12 00:16:48    897] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 00:16:48    897] (I)       Usage: 29884 = (14953 H, 14931 V) = (4.46% H, 4.45% V) = (2.692e+04um H, 2.688e+04um V)
[03/12 00:16:48    897] (I)       
[03/12 00:16:48    897] (I)       ============  Phase 1b Route ============
[03/12 00:16:48    897] (I)       Phase 1b runs 0.00 seconds
[03/12 00:16:48    897] (I)       Usage: 29960 = (15000 H, 14960 V) = (4.47% H, 4.46% V) = (2.700e+04um H, 2.693e+04um V)
[03/12 00:16:48    897] (I)       
[03/12 00:16:48    897] (I)       earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.05% V. EstWL: 5.392800e+04um
[03/12 00:16:48    897] (I)       ============  Phase 1c Route ============
[03/12 00:16:48    897] (I)       Level2 Grid: 78 x 78
[03/12 00:16:48    897] (I)       Phase 1c runs 0.01 seconds
[03/12 00:16:48    897] (I)       Usage: 29961 = (15000 H, 14961 V) = (4.47% H, 4.46% V) = (2.700e+04um H, 2.693e+04um V)
[03/12 00:16:48    897] (I)       
[03/12 00:16:48    897] (I)       ============  Phase 1d Route ============
[03/12 00:16:48    897] (I)       Phase 1d runs 0.00 seconds
[03/12 00:16:48    897] (I)       Usage: 29961 = (15000 H, 14961 V) = (4.47% H, 4.46% V) = (2.700e+04um H, 2.693e+04um V)
[03/12 00:16:48    897] (I)       
[03/12 00:16:48    897] (I)       ============  Phase 1e Route ============
[03/12 00:16:48    897] (I)       Phase 1e runs 0.00 seconds
[03/12 00:16:48    897] (I)       Usage: 29961 = (15000 H, 14961 V) = (4.47% H, 4.46% V) = (2.700e+04um H, 2.693e+04um V)
[03/12 00:16:48    897] (I)       
[03/12 00:16:48    897] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 5.392980e+04um
[03/12 00:16:48    897] [NR-eagl] 
[03/12 00:16:48    897] (I)       dpBasedLA: time=0.01  totalOF=4630  totalVia=26971  totalWL=29951  total(Via+WL)=56922 
[03/12 00:16:48    897] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 00:16:48    897] [NR-eagl] Layer group 2: route 53306 net(s) in layer range [2, 8]
[03/12 00:16:48    897] (I)       ============  Phase 1a Route ============
[03/12 00:16:48    898] (I)       Phase 1a runs 0.21 seconds
[03/12 00:16:48    898] (I)       Usage: 774584 = (360728 H, 413856 V) = (11.97% H, 9.64% V) = (6.493e+05um H, 7.449e+05um V)
[03/12 00:16:48    898] (I)       
[03/12 00:16:48    898] (I)       ============  Phase 1b Route ============
[03/12 00:16:48    898] (I)       Usage: 774584 = (360728 H, 413856 V) = (11.97% H, 9.64% V) = (6.493e+05um H, 7.449e+05um V)
[03/12 00:16:48    898] (I)       
[03/12 00:16:48    898] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340321e+06um
[03/12 00:16:48    898] (I)       ============  Phase 1c Route ============
[03/12 00:16:48    898] (I)       Usage: 774584 = (360728 H, 413856 V) = (11.97% H, 9.64% V) = (6.493e+05um H, 7.449e+05um V)
[03/12 00:16:48    898] (I)       
[03/12 00:16:48    898] (I)       ============  Phase 1d Route ============
[03/12 00:16:48    898] (I)       Usage: 774584 = (360728 H, 413856 V) = (11.97% H, 9.64% V) = (6.493e+05um H, 7.449e+05um V)
[03/12 00:16:48    898] (I)       
[03/12 00:16:48    898] (I)       ============  Phase 1e Route ============
[03/12 00:16:48    898] (I)       Phase 1e runs 0.00 seconds
[03/12 00:16:48    898] (I)       Usage: 774584 = (360728 H, 413856 V) = (11.97% H, 9.64% V) = (6.493e+05um H, 7.449e+05um V)
[03/12 00:16:48    898] (I)       
[03/12 00:16:48    898] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.340321e+06um
[03/12 00:16:48    898] [NR-eagl] 
[03/12 00:16:48    898] (I)       dpBasedLA: time=0.24  totalOF=6678  totalVia=352359  totalWL=744613  total(Via+WL)=1096972 
[03/12 00:16:48    898] (I)       ============  Phase 1l Route ============
[03/12 00:16:48    898] (I)       Total Global Routing Runtime: 0.86 seconds
[03/12 00:16:49    898] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 00:16:49    898] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 00:16:49    898] (I)       
[03/12 00:16:49    898] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 00:16:49    898] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 00:16:49    898] 
[03/12 00:16:49    898] ** np local hotspot detection info verbose **
[03/12 00:16:49    898] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 00:16:49    898] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 00:16:49    898] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 00:16:49    898] 
[03/12 00:16:49    898] describeCongestion: hCong = 0.00 vCong = 0.00
[03/12 00:16:49    898] Skipped repairing congestion.
[03/12 00:16:49    898] (I)       ============= track Assignment ============
[03/12 00:16:49    898] (I)       extract Global 3D Wires
[03/12 00:16:49    898] (I)       Extract Global WL : time=0.02
[03/12 00:16:49    898] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 00:16:49    898] (I)       Initialization real time=0.01 seconds
[03/12 00:16:49    899] (I)       Kernel real time=0.69 seconds
[03/12 00:16:49    899] (I)       End Greedy Track Assignment
[03/12 00:16:49    899] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 185844
[03/12 00:16:49    899] [NR-eagl] Layer2(M2)(V) length: 4.747948e+05um, number of vias: 260711
[03/12 00:16:49    899] [NR-eagl] Layer3(M3)(H) length: 5.227444e+05um, number of vias: 18827
[03/12 00:16:49    899] [NR-eagl] Layer4(M4)(V) length: 2.385854e+05um, number of vias: 8154
[03/12 00:16:49    899] [NR-eagl] Layer5(M5)(H) length: 1.075817e+05um, number of vias: 4349
[03/12 00:16:49    899] [NR-eagl] Layer6(M6)(V) length: 2.173349e+04um, number of vias: 3745
[03/12 00:16:49    899] [NR-eagl] Layer7(M7)(H) length: 2.791370e+04um, number of vias: 4907
[03/12 00:16:49    899] [NR-eagl] Layer8(M8)(V) length: 2.725740e+04um, number of vias: 0
[03/12 00:16:49    899] [NR-eagl] Total length: 1.420611e+06um, number of vias: 486537
[03/12 00:16:50    899] End of congRepair (cpu=0:00:02.7, real=0:00:03.0)
[03/12 00:16:50    899] Start to check current routing status for nets...
[03/12 00:16:50    899] Using hname+ instead name for net compare
[03/12 00:16:50    900] All nets are already routed correctly.
[03/12 00:16:50    900] End to check current routing status for nets (mem=1527.1M)
[03/12 00:16:50    900] Extraction called for design 'fullchip' of instances=49222 and nets=53531 using extraction engine 'preRoute' .
[03/12 00:16:50    900] PreRoute RC Extraction called for design fullchip.
[03/12 00:16:50    900] RC Extraction called in multi-corner(2) mode.
[03/12 00:16:50    900] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 00:16:50    900] RCMode: PreRoute
[03/12 00:16:50    900]       RC Corner Indexes            0       1   
[03/12 00:16:50    900] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 00:16:50    900] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 00:16:50    900] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 00:16:50    900] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 00:16:50    900] Shrink Factor                : 1.00000
[03/12 00:16:50    900] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 00:16:50    900] Using capacitance table file ...
[03/12 00:16:50    900] Updating RC grid for preRoute extraction ...
[03/12 00:16:50    900] Initializing multi-corner capacitance tables ... 
[03/12 00:16:50    900] Initializing multi-corner resistance tables ...
[03/12 00:16:51    900] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1527.105M)
[03/12 00:16:52    902] Compute RC Scale Done ...
[03/12 00:16:52    902] **optDesign ... cpu = 0:11:48, real = 0:11:48, mem = 1499.9M, totSessionCpu=0:15:02 **
[03/12 00:16:52    902] #################################################################################
[03/12 00:16:52    902] # Design Stage: PreRoute
[03/12 00:16:52    902] # Design Name: fullchip
[03/12 00:16:52    902] # Design Mode: 65nm
[03/12 00:16:52    902] # Analysis Mode: MMMC Non-OCV 
[03/12 00:16:52    902] # Parasitics Mode: No SPEF/RCDB
[03/12 00:16:52    902] # Signoff Settings: SI Off 
[03/12 00:16:52    902] #################################################################################
[03/12 00:16:54    904] AAE_INFO: 1 threads acquired from CTE.
[03/12 00:16:54    904] Calculate delays in BcWc mode...
[03/12 00:16:54    904] Topological Sorting (CPU = 0:00:00.1, MEM = 1515.7M, InitMEM = 1508.2M)
[03/12 00:17:01    911] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:17:01    911] End delay calculation. (MEM=1603.39 CPU=0:00:06.4 REAL=0:00:07.0)
[03/12 00:17:01    911] *** CDM Built up (cpu=0:00:08.5  real=0:00:09.0  mem= 1603.4M) ***
[03/12 00:17:02    912] *** Timing NOT met, worst failing slack is -2.021
[03/12 00:17:02    912] *** Check timing (0:00:09.6)
[03/12 00:17:02    912] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:17:02    912] optDesignOneStep: Leakage Power Flow
[03/12 00:17:02    912] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:17:02    912] Begin: GigaOpt Optimization in TNS mode
[03/12 00:17:02    912] Effort level <high> specified for reg2reg path_group
[03/12 00:17:06    915] Info: 1 clock net  excluded from IPO operation.
[03/12 00:17:06    915] PhyDesignGrid: maxLocalDensity 0.95
[03/12 00:17:06    915] #spOpts: N=65 
[03/12 00:17:06    915] Core basic site is core
[03/12 00:17:06    915] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:17:09    919] *info: 1 clock net excluded
[03/12 00:17:09    919] *info: 2 special nets excluded.
[03/12 00:17:09    919] *info: 179 no-driver nets excluded.
[03/12 00:17:11    920] ** GigaOpt Optimizer WNS Slack -2.021 TNS Slack -3804.098 Density 52.18
[03/12 00:17:11    920] Optimizer TNS Opt
[03/12 00:17:11    920] Active Path Group: reg2reg  
[03/12 00:17:11    921] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:17:11    921] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:17:11    921] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:17:11    921] |  -2.021|   -2.021|-3749.650|-3804.098|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:11    921] |        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 00:17:11    921] |  -1.986|   -1.986|-3736.655|-3791.102|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:11    921] |        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 00:17:11    921] |  -1.924|   -1.924|-3722.473|-3776.920|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:11    921] |        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/12 00:17:12    921] |  -1.895|   -1.895|-3718.033|-3772.480|    52.18%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:12    921] |        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:17:12    922] |  -1.873|   -1.873|-3698.729|-3753.177|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:12    922] |        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/12 00:17:12    922] |  -1.850|   -1.850|-3691.801|-3746.249|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:12    922] |        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
[03/12 00:17:13    922] |  -1.830|   -1.830|-3688.496|-3742.944|    52.18%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:13    922] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 00:17:13    923] |  -1.804|   -1.804|-3667.039|-3721.486|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:13    923] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 00:17:13    923] |  -1.786|   -1.786|-3649.389|-3703.837|    52.18%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:13    923] |        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
[03/12 00:17:14    924] |  -1.769|   -1.769|-3614.133|-3668.580|    52.19%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:14    924] |        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
[03/12 00:17:14    924] |  -1.747|   -1.747|-3610.918|-3665.366|    52.19%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:14    924] |        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
[03/12 00:17:15    924] |  -1.739|   -1.739|-3592.765|-3647.213|    52.19%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:15    924] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:17:15    925] |  -1.735|   -1.735|-3576.982|-3631.429|    52.19%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:15    925] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:17:15    925] |  -1.728|   -1.728|-3572.316|-3626.763|    52.19%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:15    925] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:17:15    925] |  -1.715|   -1.715|-3545.899|-3600.346|    52.19%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:15    925] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:17:16    926] |  -1.711|   -1.711|-3523.834|-3578.282|    52.19%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:16    926] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:16    926] |  -1.687|   -1.687|-3514.558|-3569.006|    52.19%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:16    926] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 00:17:17    926] |  -1.679|   -1.679|-3490.260|-3544.708|    52.20%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:17    926] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:17    927] |  -1.675|   -1.675|-3474.913|-3529.361|    52.20%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:17    927] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:18    928] |  -1.667|   -1.667|-3463.075|-3517.522|    52.20%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:18    928] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:18    928] |  -1.662|   -1.662|-3446.113|-3500.561|    52.20%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:18    928] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:19    928] |  -1.652|   -1.652|-3431.365|-3485.813|    52.20%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:19    928] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:19    929] |  -1.642|   -1.642|-3408.854|-3463.302|    52.21%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:19    929] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:20    929] |  -1.636|   -1.636|-3398.500|-3452.947|    52.21%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:20    929] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:20    930] |  -1.629|   -1.629|-3387.520|-3441.967|    52.21%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:20    930] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:20    930] |  -1.621|   -1.621|-3376.104|-3430.552|    52.21%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:20    930] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:21    931] |  -1.617|   -1.617|-3367.740|-3422.188|    52.21%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:21    931] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:21    931] |  -1.611|   -1.611|-3360.791|-3415.238|    52.21%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:21    931] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:22    932] |  -1.598|   -1.598|-3348.448|-3402.896|    52.22%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:17:22    932] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/12 00:17:23    932] |  -1.594|   -1.594|-3336.340|-3390.787|    52.22%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:23    932] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:23    933] |  -1.590|   -1.590|-3322.112|-3376.560|    52.22%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:23    933] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:24    934] |  -1.584|   -1.584|-3312.551|-3366.998|    52.23%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:24    934] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:25    935] |  -1.580|   -1.580|-3304.899|-3359.346|    52.24%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:25    935] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:25    935] |  -1.575|   -1.575|-3296.162|-3350.610|    52.24%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:25    935] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:26    936] |  -1.569|   -1.569|-3289.989|-3344.437|    52.25%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:26    936] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:27    937] |  -1.565|   -1.565|-3281.867|-3336.315|    52.25%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:27    937] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:28    937] |  -1.564|   -1.564|-3271.631|-3326.078|    52.26%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:28    937] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:28    937] |  -1.564|   -1.564|-3270.932|-3325.379|    52.26%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:28    937] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:28    938] |  -1.563|   -1.563|-3264.631|-3319.079|    52.26%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:28    938] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:28    938] |  -1.563|   -1.563|-3264.303|-3318.751|    52.26%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:28    938] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:28    938] |  -1.562|   -1.562|-3261.826|-3316.273|    52.27%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:28    938] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:29    938] |  -1.559|   -1.559|-3256.166|-3310.613|    52.27%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:29    938] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:29    939] |  -1.559|   -1.559|-3253.408|-3307.856|    52.27%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:29    939] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:29    939] |  -1.555|   -1.555|-3252.444|-3306.892|    52.27%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:29    939] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:30    940] |  -1.551|   -1.551|-3245.525|-3299.972|    52.28%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:30    940] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:30    940] |  -1.545|   -1.545|-3239.718|-3294.165|    52.29%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:30    940] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:31    941] |  -1.546|   -1.546|-3234.216|-3288.663|    52.29%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:31    941] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:31    941] |  -1.540|   -1.540|-3234.219|-3288.666|    52.29%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:31    941] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:32    942] |  -1.540|   -1.540|-3228.014|-3282.462|    52.30%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:32    942] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:33    943] |  -1.537|   -1.537|-3223.813|-3278.260|    52.31%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:33    943] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:33    943] |  -1.535|   -1.535|-3220.044|-3274.491|    52.32%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:33    943] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:34    944] |  -1.533|   -1.533|-3215.446|-3269.893|    52.32%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:34    944] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:34    944] |  -1.533|   -1.533|-3212.881|-3267.328|    52.32%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:34    944] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:34    944] |  -1.531|   -1.531|-3211.029|-3265.476|    52.33%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:34    944] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 00:17:35    945] |  -1.531|   -1.531|-3207.943|-3262.390|    52.34%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:35    945] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 00:17:35    945] |  -1.531|   -1.531|-3207.747|-3262.195|    52.34%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:35    945] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 00:17:35    945] |  -1.526|   -1.526|-3206.340|-3260.788|    52.34%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:35    945] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 00:17:36    946] |  -1.521|   -1.521|-3198.012|-3252.459|    52.35%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:36    946] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:37    946] |  -1.521|   -1.521|-3193.224|-3247.671|    52.36%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:37    946] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:37    946] |  -1.521|   -1.521|-3192.828|-3247.275|    52.36%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:37    946] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:37    947] |  -1.516|   -1.516|-3183.466|-3237.914|    52.37%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:37    947] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:38    947] |  -1.514|   -1.514|-3181.344|-3235.792|    52.37%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:38    947] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:38    948] |  -1.514|   -1.514|-3179.549|-3233.997|    52.37%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:38    948] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:38    948] |  -1.513|   -1.513|-3177.528|-3231.975|    52.38%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:38    948] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:39    948] |  -1.513|   -1.513|-3175.513|-3229.961|    52.38%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:39    948] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:39    948] |  -1.513|   -1.513|-3175.141|-3229.588|    52.38%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:39    948] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:39    949] |  -1.512|   -1.512|-3174.867|-3229.314|    52.38%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:39    949] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:39    949] |  -1.512|   -1.512|-3174.515|-3228.962|    52.38%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:39    949] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:17:39    949] |  -1.509|   -1.509|-3173.792|-3228.240|    52.39%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:39    949] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:17:40    950] |  -1.506|   -1.506|-3170.761|-3225.208|    52.40%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:40    950] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:17:41    950] |  -1.501|   -1.501|-3167.147|-3221.594|    52.40%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:41    950] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:41    951] |  -1.501|   -1.501|-3161.479|-3215.927|    52.41%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:41    951] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:42    951] |  -1.497|   -1.497|-3159.558|-3214.005|    52.41%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:42    951] |        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
[03/12 00:17:42    952] |  -1.495|   -1.495|-3157.006|-3211.454|    52.42%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:42    952] |        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
[03/12 00:17:43    953] |  -1.495|   -1.495|-3155.017|-3209.465|    52.42%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:43    953] |        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
[03/12 00:17:43    953] |  -1.492|   -1.492|-3152.398|-3206.846|    52.43%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:43    953] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/12 00:17:44    953] |  -1.492|   -1.492|-3150.729|-3205.177|    52.43%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:44    953] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/12 00:17:44    954] |  -1.492|   -1.492|-3149.893|-3204.340|    52.43%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:44    954] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/12 00:17:44    954] |  -1.488|   -1.488|-3148.866|-3203.314|    52.44%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:44    954] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:45    955] |  -1.488|   -1.488|-3145.209|-3199.656|    52.44%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:45    955] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/12 00:17:45    955] |  -1.488|   -1.488|-3144.875|-3199.323|    52.44%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:17:45    955] |        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
[03/12 00:17:45    955] |  -1.487|   -1.487|-3142.240|-3196.687|    52.45%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:45    955] |        |         |         |         |          |            |        |          |         | q7_reg_14_/D                                       |
[03/12 00:17:46    956] |  -1.487|   -1.487|-3140.857|-3195.304|    52.46%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:46    956] |        |         |         |         |          |            |        |          |         | q7_reg_14_/D                                       |
[03/12 00:17:46    956] |  -1.487|   -1.487|-3139.919|-3194.367|    52.46%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:46    956] |        |         |         |         |          |            |        |          |         | q7_reg_14_/D                                       |
[03/12 00:17:46    956] |  -1.485|   -1.485|-3139.498|-3193.946|    52.47%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:46    956] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:17:47    957] |  -1.485|   -1.485|-3136.348|-3190.795|    52.47%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:47    957] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:17:48    957] |  -1.484|   -1.484|-3133.937|-3188.385|    52.49%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:48    957] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:17:48    958] |  -1.484|   -1.484|-3131.598|-3186.045|    52.49%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:48    958] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:17:49    958] |  -1.482|   -1.482|-3128.386|-3182.833|    52.50%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:49    958] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:49    959] |  -1.482|   -1.482|-3124.894|-3179.342|    52.51%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:49    959] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:49    959] |  -1.482|   -1.482|-3124.815|-3179.263|    52.51%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:49    959] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:50    959] |  -1.479|   -1.479|-3123.608|-3178.055|    52.52%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:50    959] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:50    960] |  -1.479|   -1.479|-3122.055|-3176.503|    52.53%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:50    960] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:51    960] |  -1.477|   -1.477|-3121.254|-3175.702|    52.54%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:51    960] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/12 00:17:51    961] |  -1.477|   -1.477|-3120.675|-3175.123|    52.54%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:17:51    961] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/12 00:17:51    961] |  -1.475|   -1.475|-3120.469|-3174.916|    52.55%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:51    961] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:17:52    962] |  -1.475|   -1.475|-3118.888|-3173.335|    52.55%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:52    962] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:17:52    962] |  -1.474|   -1.474|-3118.567|-3173.015|    52.55%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:52    962] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:53    962] |  -1.474|   -1.474|-3117.791|-3172.238|    52.56%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:53    962] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:53    963] |  -1.473|   -1.473|-3116.616|-3171.063|    52.57%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:53    963] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:54    963] |  -1.473|   -1.473|-3110.239|-3164.686|    52.57%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:54    963] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:54    963] |  -1.473|   -1.473|-3110.226|-3164.673|    52.57%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:54    963] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:54    964] |  -1.473|   -1.473|-3109.730|-3164.177|    52.58%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:54    964] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:17:56    965] |  -1.473|   -1.473|-3106.285|-3160.732|    52.59%|   0:00:02.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:17:56    965] |        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/12 00:17:56    966] |  -1.473|   -1.473|-3103.834|-3158.282|    52.59%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:17:56    966] |        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
[03/12 00:17:57    966] |  -1.473|   -1.473|-3100.642|-3155.089|    52.60%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:17:57    966] |        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/12 00:17:57    967] |  -1.473|   -1.473|-3099.470|-3153.918|    52.61%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:57    967] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 00:17:58    967] |  -1.473|   -1.473|-3098.152|-3152.600|    52.61%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:58    967] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 00:17:58    968] |  -1.473|   -1.473|-3097.240|-3151.688|    52.61%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:17:58    968] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 00:17:59    968] |  -1.473|   -1.473|-3095.299|-3149.746|    52.63%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:17:59    968] |        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
[03/12 00:18:00    969] |  -1.473|   -1.473|-3091.847|-3146.294|    52.63%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:00    969] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:00    970] |  -1.473|   -1.473|-3091.342|-3145.790|    52.63%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:00    970] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:00    970] |  -1.473|   -1.473|-3089.857|-3144.305|    52.64%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:00    970] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:00    970] |  -1.473|   -1.473|-3089.784|-3144.231|    52.64%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:00    970] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:01    970] |  -1.473|   -1.473|-3087.274|-3141.722|    52.65%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:01    970] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:01    971] |  -1.473|   -1.473|-3086.402|-3140.849|    52.65%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:01    971] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:01    971] |  -1.473|   -1.473|-3083.375|-3137.822|    52.65%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:01    971] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:02    971] |  -1.473|   -1.473|-3082.916|-3137.363|    52.66%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:02    971] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:02    972] |  -1.473|   -1.473|-3082.775|-3137.222|    52.66%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:02    972] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:18:02    972] |  -1.473|   -1.473|-3078.746|-3133.194|    52.67%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:02    972] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:03    973] |  -1.473|   -1.473|-3075.290|-3129.737|    52.67%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:18:03    973] |        |         |         |         |          |            |        |          |         | q5_reg_12_/D                                       |
[03/12 00:18:04    974] |  -1.473|   -1.473|-3074.113|-3128.561|    52.68%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:04    974] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:04    974] |  -1.473|   -1.473|-3073.575|-3128.022|    52.68%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:04    974] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:05    974] |  -1.473|   -1.473|-3072.787|-3127.235|    52.68%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:05    974] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:05    975] |  -1.473|   -1.473|-3068.983|-3123.430|    52.70%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:05    975] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:05    975] |  -1.473|   -1.473|-3068.469|-3122.917|    52.70%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:05    975] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:06    976] |  -1.473|   -1.473|-3067.452|-3121.899|    52.71%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:06    976] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:07    976] |  -1.473|   -1.473|-3067.040|-3121.488|    52.72%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:07    976] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/12 00:18:08    978] |  -1.473|   -1.473|-3063.754|-3118.201|    52.72%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:18:08    978] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/12 00:18:08    978] |  -1.473|   -1.473|-3062.299|-3116.747|    52.73%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:18:08    978] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/12 00:18:09    979] |  -1.473|   -1.473|-3059.469|-3113.917|    52.75%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:09    979] |        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/12 00:18:09    979] |  -1.473|   -1.473|-3058.998|-3113.445|    52.75%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:09    979] |        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/12 00:18:10    980] |  -1.473|   -1.473|-3058.837|-3113.284|    52.75%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:10    980] |        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/12 00:18:10    980] |  -1.473|   -1.473|-3058.766|-3113.214|    52.75%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:10    980] |        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/12 00:18:11    981] |  -1.473|   -1.473|-3054.710|-3109.157|    52.77%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:11    981] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:13    982] |  -1.473|   -1.473|-3052.286|-3106.734|    52.78%|   0:00:02.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:13    982] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:13    982] |  -1.473|   -1.473|-3052.125|-3106.573|    52.78%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:13    982] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:13    983] |  -1.473|   -1.473|-3049.381|-3103.829|    52.79%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:13    983] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:13    983] |  -1.473|   -1.473|-3048.632|-3103.079|    52.80%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:13    983] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:14    984] |  -1.473|   -1.473|-3047.656|-3102.104|    52.80%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:14    984] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:14    984] |  -1.473|   -1.473|-3046.928|-3101.376|    52.80%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:14    984] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:14    984] |  -1.473|   -1.473|-3045.620|-3100.067|    52.80%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:14    984] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:18:15    985] |  -1.472|   -1.472|-3041.119|-3095.566|    52.82%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:15    985] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 00:18:17    986] |  -1.472|   -1.472|-3040.629|-3095.077|    52.82%|   0:00:02.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:17    986] |        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/12 00:18:17    987] |  -1.472|   -1.472|-3037.819|-3092.267|    52.83%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:17    987] |        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/12 00:18:17    987] |  -1.472|   -1.472|-3037.318|-3091.766|    52.83%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:17    987] |        |         |         |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/12 00:18:17    987] |  -1.472|   -1.472|-3036.878|-3091.326|    52.84%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:17    987] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 00:18:18    988] |  -1.472|   -1.472|-3036.500|-3090.948|    52.84%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:18    988] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 00:18:18    988] |  -1.472|   -1.472|-3036.114|-3090.561|    52.84%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:18    988] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 00:18:18    988] |  -1.472|   -1.472|-3035.746|-3090.194|    52.84%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:18    988] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 00:18:19    988] |  -1.472|   -1.472|-3035.726|-3090.174|    52.84%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:19    988] |        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/12 00:18:20    990] |  -1.472|   -1.472|-3033.061|-3087.509|    52.85%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:20    990] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:20    990] |  -1.472|   -1.472|-3031.995|-3086.443|    52.85%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:20    990] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:21    990] |  -1.472|   -1.472|-3031.631|-3086.078|    52.86%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:21    990] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:21    991] |  -1.472|   -1.472|-3031.182|-3085.629|    52.86%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:21    991] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:21    991] |  -1.472|   -1.472|-3030.873|-3085.320|    52.87%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:21    991] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:22    991] |  -1.472|   -1.472|-3030.605|-3085.053|    52.87%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:22    991] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:22    992] |  -1.472|   -1.472|-3030.498|-3084.946|    52.87%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:22    992] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:22    992] |  -1.472|   -1.472|-3030.112|-3084.559|    52.87%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:22    992] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:18:23    993] |  -1.472|   -1.472|-3027.562|-3082.010|    52.89%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:23    993] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/12 00:18:23    993] |  -1.472|   -1.472|-3027.011|-3081.459|    52.89%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:23    993] |        |         |         |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/12 00:18:24    993] |  -1.472|   -1.472|-3026.103|-3080.550|    52.89%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:24    993] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/12 00:18:24    994] |  -1.472|   -1.472|-3025.342|-3079.789|    52.89%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:24    994] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 00:18:24    994] |  -1.472|   -1.472|-3024.004|-3078.452|    52.90%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:24    994] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/12 00:18:25    994] |  -1.472|   -1.472|-3023.710|-3078.157|    52.90%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:25    994] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 00:18:25    995] |  -1.472|   -1.472|-3023.328|-3077.775|    52.91%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:25    995] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/12 00:18:25    995] |  -1.472|   -1.472|-3022.911|-3077.359|    52.91%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:25    995] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 00:18:25    995] |  -1.472|   -1.472|-3022.895|-3077.343|    52.91%|   0:00:00.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:25    995] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/12 00:18:26    996] |  -1.472|   -1.472|-3020.796|-3075.244|    52.92%|   0:00:01.0| 1679.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:26    996] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:18:27    997] |  -1.472|   -1.472|-3020.179|-3074.627|    52.93%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:27    997] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/12 00:18:28    998] |  -1.472|   -1.472|-3017.720|-3072.168|    52.93%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:28    998] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:18:28    998] |  -1.472|   -1.472|-3016.909|-3071.357|    52.93%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:28    998] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:18:28    998] |  -1.472|   -1.472|-3016.695|-3071.142|    52.94%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:28    998] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:18:28    998] |  -1.472|   -1.472|-3016.231|-3070.679|    52.94%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:28    998] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:18:29    999] |  -1.472|   -1.472|-3015.044|-3069.491|    52.94%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:29    999] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:29    999] |  -1.472|   -1.472|-3014.744|-3069.191|    52.94%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:29    999] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:29    999] |  -1.472|   -1.472|-3014.156|-3068.604|    52.94%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:29    999] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:29    999] |  -1.472|   -1.472|-3013.748|-3068.195|    52.95%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:29    999] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:30    999] |  -1.472|   -1.472|-3013.461|-3067.909|    52.95%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:30    999] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:30   1000] |  -1.472|   -1.472|-3012.707|-3067.154|    52.95%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:30   1000] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:30   1000] |  -1.472|   -1.472|-3012.383|-3066.831|    52.95%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:30   1000] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:30   1000] |  -1.472|   -1.472|-3012.138|-3066.586|    52.95%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:30   1000] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:18:32   1002] |  -1.472|   -1.472|-3008.902|-3063.349|    52.96%|   0:00:02.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:32   1002] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 00:18:32   1002] |  -1.472|   -1.472|-3008.612|-3063.060|    52.97%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:32   1002] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 00:18:32   1002] |  -1.472|   -1.472|-3006.011|-3060.458|    52.98%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:32   1002] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 00:18:33   1002] |  -1.472|   -1.472|-3005.560|-3060.008|    52.99%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:33   1002] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 00:18:33   1003] |  -1.472|   -1.472|-3005.046|-3059.493|    52.99%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:33   1003] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 00:18:34   1004] |  -1.472|   -1.472|-3003.080|-3057.527|    53.00%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:34   1004] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 00:18:34   1004] |  -1.472|   -1.472|-3002.924|-3057.372|    53.00%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:34   1004] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 00:18:34   1004] |  -1.472|   -1.472|-3002.120|-3056.567|    53.01%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:34   1004] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/12 00:18:36   1005] |  -1.472|   -1.472|-3000.782|-3055.229|    53.02%|   0:00:02.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:36   1005] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/12 00:18:36   1005] |  -1.472|   -1.472|-3000.284|-3054.732|    53.02%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:36   1005] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 00:18:36   1006] |  -1.472|   -1.472|-2999.490|-3053.937|    53.03%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:36   1006] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 00:18:36   1006] |  -1.472|   -1.472|-2999.426|-3053.873|    53.03%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:36   1006] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 00:18:36   1006] |  -1.472|   -1.472|-2999.119|-3053.566|    53.03%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:36   1006] |        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
[03/12 00:18:37   1007] |  -1.472|   -1.472|-2997.857|-3052.304|    53.03%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:37   1007] |        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
[03/12 00:18:37   1007] |  -1.472|   -1.472|-2996.986|-3051.434|    53.04%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:37   1007] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:38   1008] |  -1.472|   -1.472|-2996.463|-3050.911|    53.04%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:38   1008] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:38   1008] |  -1.472|   -1.472|-2996.431|-3050.879|    53.04%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:38   1008] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:38   1008] |  -1.472|   -1.472|-2994.775|-3049.222|    53.05%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:38   1008] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/12 00:18:39   1009] |  -1.472|   -1.472|-2993.469|-3047.917|    53.05%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:39   1009] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:39   1009] |  -1.472|   -1.472|-2993.446|-3047.893|    53.05%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:39   1009] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:39   1009] |  -1.472|   -1.472|-2993.355|-3047.802|    53.05%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:39   1009] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:40   1009] |  -1.472|   -1.472|-2992.998|-3047.445|    53.05%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:40   1009] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:40   1009] |  -1.472|   -1.472|-2992.974|-3047.422|    53.05%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:40   1009] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:40   1010] |  -1.472|   -1.472|-2992.910|-3047.357|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:40   1010] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:40   1010] |  -1.472|   -1.472|-2992.886|-3047.334|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:40   1010] |        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/12 00:18:41   1011] |  -1.472|   -1.472|-2992.406|-3046.854|    53.06%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:18:41   1011] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:41   1011] |  -1.472|   -1.472|-2992.382|-3046.830|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:18:41   1011] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:41   1011] |  -1.472|   -1.472|-2992.378|-3046.825|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:18:41   1011] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:42   1012] |  -1.472|   -1.472|-2992.215|-3046.663|    53.06%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:42   1012] |        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/12 00:18:42   1012] |  -1.472|   -1.472|-2991.869|-3046.317|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:42   1012] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 00:18:43   1012] |  -1.472|   -1.472|-2991.570|-3046.017|    53.06%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:43   1012] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 00:18:43   1013] |  -1.472|   -1.472|-2991.444|-3045.891|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:43   1013] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 00:18:43   1013] |  -1.472|   -1.472|-2991.423|-3045.871|    53.06%|   0:00:00.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:43   1013] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 00:18:44   1013] |  -1.472|   -1.472|-2989.412|-3043.860|    53.06%|   0:00:01.0| 1676.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:18:44   1013] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 00:18:45   1014] |  -1.472|   -1.472|-2988.422|-3042.869|    53.07%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:45   1014] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:45   1015] |  -1.472|   -1.472|-2987.958|-3042.405|    53.07%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:45   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:45   1015] |  -1.472|   -1.472|-2987.934|-3042.382|    53.07%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:45   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:45   1015] |  -1.472|   -1.472|-2986.965|-3041.413|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:45   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:45   1015] |  -1.472|   -1.472|-2986.875|-3041.323|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:45   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:46   1015] |  -1.472|   -1.472|-2986.781|-3041.228|    53.08%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:46   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:46   1015] |  -1.472|   -1.472|-2986.757|-3041.204|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:46   1015] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:46   1016] |  -1.472|   -1.472|-2985.532|-3039.980|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:46   1016] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:46   1016] |  -1.472|   -1.472|-2985.439|-3039.886|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:46   1016] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:46   1016] |  -1.472|   -1.472|-2985.230|-3039.678|    53.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:46   1016] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 00:18:47   1017] |  -1.472|   -1.472|-2984.548|-3038.996|    53.09%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:47   1017] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 00:18:47   1017] |  -1.472|   -1.472|-2984.478|-3038.926|    53.09%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:47   1017] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:47   1017] |  -1.472|   -1.472|-2984.246|-3038.693|    53.09%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:47   1017] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 00:18:48   1018] |  -1.472|   -1.472|-2982.801|-3037.248|    53.09%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:48   1018] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 00:18:48   1018] |  -1.472|   -1.472|-2982.704|-3037.151|    53.10%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:48   1018] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 00:18:48   1018] |  -1.472|   -1.472|-2982.642|-3037.089|    53.10%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:48   1018] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 00:18:49   1018] |  -1.472|   -1.472|-2982.476|-3036.924|    53.10%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:49   1018] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 00:18:49   1019] |  -1.472|   -1.472|-2982.465|-3036.912|    53.10%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:49   1019] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 00:18:49   1019] |  -1.472|   -1.472|-2981.339|-3035.787|    53.10%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:49   1019] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/12 00:18:50   1020] |  -1.472|   -1.472|-2980.680|-3035.127|    53.10%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:50   1020] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/12 00:18:50   1020] |  -1.472|   -1.472|-2980.432|-3034.879|    53.10%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:50   1020] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/12 00:18:50   1020] |  -1.472|   -1.472|-2980.344|-3034.791|    53.11%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:50   1020] |        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/12 00:18:51   1021] |  -1.472|   -1.472|-2980.051|-3034.499|    53.11%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:51   1021] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 00:18:51   1021] |  -1.472|   -1.472|-2979.808|-3034.256|    53.11%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:18:51   1021] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 00:18:52   1021] |  -1.472|   -1.472|-2978.502|-3032.949|    53.11%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:52   1021] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:18:52   1022] |  -1.472|   -1.472|-2978.158|-3032.606|    53.11%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:52   1022] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:18:52   1022] |  -1.472|   -1.472|-2978.133|-3032.581|    53.11%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:18:52   1022] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:18:53   1023] |  -1.472|   -1.472|-2977.820|-3032.267|    53.11%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:53   1023] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 00:18:53   1023] |  -1.472|   -1.472|-2977.335|-3031.783|    53.12%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:53   1023] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 00:18:53   1023] |  -1.472|   -1.472|-2977.319|-3031.767|    53.12%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:53   1023] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 00:18:55   1024] |  -1.472|   -1.472|-2976.644|-3031.091|    53.12%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:55   1024] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:18:55   1024] |  -1.472|   -1.472|-2976.360|-3030.808|    53.13%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:55   1024] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:18:55   1025] |  -1.472|   -1.472|-2976.309|-3030.757|    53.13%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:55   1025] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:18:55   1025] |  -1.472|   -1.472|-2975.735|-3030.182|    53.13%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:18:55   1025] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:18:56   1026] |  -1.472|   -1.472|-2974.731|-3029.179|    53.13%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:18:56   1026] |        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
[03/12 00:18:56   1026] |  -1.472|   -1.472|-2974.421|-3028.869|    53.14%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:56   1026] |        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/12 00:18:56   1026] |  -1.472|   -1.472|-2974.171|-3028.619|    53.14%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:18:56   1026] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:18:57   1026] |  -1.472|   -1.472|-2969.747|-3024.194|    53.14%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:57   1026] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 00:18:57   1027] |  -1.472|   -1.472|-2969.585|-3024.032|    53.14%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:57   1027] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 00:18:57   1027] |  -1.472|   -1.472|-2969.413|-3023.861|    53.14%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:57   1027] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 00:18:57   1027] |  -1.472|   -1.472|-2969.167|-3023.615|    53.15%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:57   1027] |        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/12 00:18:58   1027] |  -1.472|   -1.472|-2966.698|-3021.145|    53.15%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:58   1027] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 00:18:58   1028] |  -1.472|   -1.472|-2966.352|-3020.799|    53.15%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:58   1028] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 00:18:58   1028] |  -1.472|   -1.472|-2966.272|-3020.719|    53.15%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:58   1028] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 00:18:58   1028] |  -1.472|   -1.472|-2966.197|-3020.644|    53.16%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:18:58   1028] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 00:18:59   1029] |  -1.472|   -1.472|-2965.440|-3019.888|    53.16%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:18:59   1029] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:19:00   1030] |  -1.472|   -1.472|-2964.856|-3019.303|    53.17%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:00   1030] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:19:00   1030] |  -1.472|   -1.472|-2964.846|-3019.294|    53.17%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:00   1030] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:19:00   1030] |  -1.472|   -1.472|-2964.743|-3019.190|    53.17%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:00   1030] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:19:01   1030] |  -1.472|   -1.472|-2964.695|-3019.142|    53.17%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:01   1030] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 00:19:01   1031] |  -1.472|   -1.472|-2964.185|-3018.633|    53.17%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:01   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:01   1031] |  -1.472|   -1.472|-2964.059|-3018.507|    53.17%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:01   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:02   1031] |  -1.472|   -1.472|-2962.983|-3017.430|    53.18%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:02   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:02   1031] |  -1.472|   -1.472|-2962.908|-3017.356|    53.18%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:02   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:02   1031] |  -1.472|   -1.472|-2962.881|-3017.329|    53.18%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:02   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:02   1031] |  -1.472|   -1.472|-2962.876|-3017.324|    53.18%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:02   1031] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 00:19:02   1032] |  -1.472|   -1.472|-2962.618|-3017.066|    53.18%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:02   1032] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:19:03   1032] |  -1.472|   -1.472|-2962.396|-3016.843|    53.18%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:03   1032] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:19:03   1033] |  -1.472|   -1.472|-2962.372|-3016.819|    53.18%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:03   1033] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 00:19:03   1033] |  -1.472|   -1.472|-2961.927|-3016.375|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:03   1033] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:04   1033] |  -1.472|   -1.472|-2961.656|-3016.103|    53.19%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:04   1033] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 00:19:04   1034] |  -1.472|   -1.472|-2961.401|-3015.849|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:04   1034] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 00:19:04   1034] |  -1.472|   -1.472|-2961.321|-3015.769|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:04   1034] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 00:19:05   1034] |  -1.472|   -1.472|-2961.232|-3015.680|    53.19%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:05   1034] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/12 00:19:05   1035] |  -1.472|   -1.472|-2960.269|-3014.716|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:05   1035] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 00:19:05   1035] |  -1.472|   -1.472|-2959.778|-3014.225|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:05   1035] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 00:19:05   1035] |  -1.472|   -1.472|-2959.775|-3014.222|    53.19%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:05   1035] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/12 00:19:06   1036] |  -1.472|   -1.472|-2958.330|-3012.777|    53.20%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:06   1036] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:06   1036] |  -1.472|   -1.472|-2956.802|-3011.250|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:06   1036] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:06   1036] |  -1.472|   -1.472|-2956.630|-3011.077|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:06   1036] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:06   1036] |  -1.472|   -1.472|-2956.551|-3010.999|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:06   1036] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:07   1036] |  -1.472|   -1.472|-2955.839|-3010.287|    53.20%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:07   1036] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 00:19:07   1036] |  -1.472|   -1.472|-2955.689|-3010.136|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:07   1036] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 00:19:07   1037] |  -1.472|   -1.472|-2955.667|-3010.115|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:07   1037] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 00:19:07   1037] |  -1.472|   -1.472|-2955.174|-3009.622|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:07   1037] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 00:19:07   1037] |  -1.472|   -1.472|-2952.987|-3007.434|    53.20%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:07   1037] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 00:19:07   1037] |  -1.472|   -1.472|-2952.353|-3006.801|    53.21%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:07   1037] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/12 00:19:08   1037] |  -1.472|   -1.472|-2952.337|-3006.784|    53.21%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:08   1037] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 00:19:08   1038] |  -1.472|   -1.472|-2952.329|-3006.777|    53.21%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:08   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:08   1038] |  -1.472|   -1.472|-2951.932|-3006.380|    53.21%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:08   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:08   1038] |  -1.472|   -1.472|-2951.341|-3005.789|    53.22%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:08   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:08   1038] |  -1.472|   -1.472|-2951.322|-3005.770|    53.22%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:08   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:09   1038] |  -1.472|   -1.472|-2951.314|-3005.762|    53.22%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:09   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:09   1038] |  -1.472|   -1.472|-2950.999|-3005.447|    53.22%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:09   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:09   1038] |  -1.472|   -1.472|-2950.869|-3005.317|    53.22%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:09   1038] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.825|-3005.272|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.651|-3005.099|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.638|-3005.086|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.582|-3005.029|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.538|-3004.986|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:09   1039] |  -1.472|   -1.472|-2950.537|-3004.984|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:09   1039] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 00:19:10   1040] |  -1.472|   -1.472|-2950.041|-3004.489|    53.23%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:10   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:10   1040] |  -1.472|   -1.472|-2950.028|-3004.476|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:10   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:10   1040] |  -1.472|   -1.472|-2949.569|-3004.017|    53.23%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:10   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:10   1040] |  -1.472|   -1.472|-2949.515|-3003.962|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:10   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:10   1040] |  -1.472|   -1.472|-2949.515|-3003.962|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:10   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:11   1040] |  -1.472|   -1.472|-2949.482|-3003.929|    53.24%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:11   1040] |        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
[03/12 00:19:11   1041] |  -1.472|   -1.472|-2948.188|-3002.636|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:11   1041] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 00:19:11   1041] |  -1.472|   -1.472|-2948.177|-3002.624|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:11   1041] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 00:19:11   1041] |  -1.472|   -1.472|-2947.775|-3002.222|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:19:11   1041] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/12 00:19:11   1041] |  -1.472|   -1.472|-2947.061|-3001.509|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:11   1041] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 00:19:11   1041] |  -1.472|   -1.472|-2947.058|-3001.506|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:11   1041] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 00:19:12   1041] |  -1.472|   -1.472|-2945.650|-3000.098|    53.25%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:12   1041] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 00:19:12   1041] |  -1.472|   -1.472|-2945.510|-2999.957|    53.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:12   1041] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 00:19:12   1042] |  -1.472|   -1.472|-2944.892|-2999.340|    53.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:19:12   1042] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 00:19:12   1042] |  -1.472|   -1.472|-2944.679|-2999.126|    53.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:19:12   1042] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 00:19:12   1042] |  -1.472|   -1.472|-2944.657|-2999.105|    53.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:12   1042] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 00:19:12   1042] |  -1.472|   -1.472|-2944.485|-2998.932|    53.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:12   1042] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2944.385|-2998.833|    53.26%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2942.619|-2997.066|    53.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2942.532|-2996.980|    53.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2942.424|-2996.871|    53.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2942.034|-2996.482|    53.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 00:19:13   1043] |  -1.472|   -1.472|-2940.335|-2994.782|    53.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:13   1043] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 00:19:14   1044] |  -1.472|   -1.472|-2940.305|-2994.753|    53.26%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:14   1044] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 00:19:15   1044] |  -1.472|   -1.472|-2940.156|-2994.604|    53.27%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1044] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 00:19:15   1044] |  -1.472|   -1.472|-2939.943|-2994.390|    53.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1044] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 00:19:15   1045] |  -1.472|   -1.472|-2939.911|-2994.358|    53.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1045] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 00:19:15   1045] |  -1.472|   -1.472|-2939.728|-2994.175|    53.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1045] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/12 00:19:15   1045] |  -1.472|   -1.472|-2939.663|-2994.110|    53.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1045] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 00:19:15   1045] |  -1.472|   -1.472|-2939.471|-2993.918|    53.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:15   1045] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 00:19:16   1045] |  -1.472|   -1.472|-2939.244|-2993.691|    53.27%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:16   1045] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 00:19:16   1046] |  -1.472|   -1.472|-2938.413|-2992.861|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:16   1046] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 00:19:16   1046] |  -1.472|   -1.472|-2938.050|-2992.498|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:16   1046] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 00:19:16   1046] |  -1.472|   -1.472|-2937.742|-2992.190|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:16   1046] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 00:19:16   1046] |  -1.472|   -1.472|-2937.611|-2992.059|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:16   1046] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 00:19:16   1046] |  -1.472|   -1.472|-2937.567|-2992.015|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:16   1046] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 00:19:17   1047] |  -1.472|   -1.472|-2937.120|-2991.567|    53.28%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:17   1047] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 00:19:17   1047] |  -1.472|   -1.472|-2936.351|-2990.799|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:17   1047] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 00:19:17   1047] |  -1.472|   -1.472|-2936.049|-2990.497|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:17   1047] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 00:19:17   1047] |  -1.472|   -1.472|-2935.795|-2990.242|    53.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:17   1047] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 00:19:17   1047] |  -1.472|   -1.472|-2935.697|-2990.145|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:17   1047] |        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
[03/12 00:19:18   1048] |  -1.472|   -1.472|-2934.258|-2988.706|    53.29%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:18   1048] |        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/12 00:19:18   1048] |  -1.472|   -1.472|-2933.821|-2988.269|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:18   1048] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 00:19:18   1048] |  -1.472|   -1.472|-2933.757|-2988.205|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:18   1048] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 00:19:19   1048] |  -1.472|   -1.472|-2933.635|-2988.082|    53.29%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:19   1048] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 00:19:19   1048] |  -1.472|   -1.472|-2933.618|-2988.066|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:19   1048] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 00:19:19   1049] |  -1.472|   -1.472|-2933.591|-2988.038|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:19   1049] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 00:19:19   1049] |  -1.472|   -1.472|-2932.836|-2987.283|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:19   1049] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 00:19:19   1049] |  -1.472|   -1.472|-2932.693|-2987.140|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:19   1049] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/12 00:19:19   1049] |  -1.472|   -1.472|-2932.224|-2986.672|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:19   1049] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/12 00:19:20   1049] |  -1.472|   -1.472|-2932.213|-2986.661|    53.29%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:20   1049] |        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
[03/12 00:19:20   1049] |  -1.472|   -1.472|-2931.769|-2986.216|    53.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:20   1049] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2931.759|-2986.207|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2931.744|-2986.191|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2931.371|-2985.819|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2931.147|-2985.594|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2930.879|-2985.326|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:20   1050] |  -1.472|   -1.472|-2930.741|-2985.188|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:20   1050] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 00:19:21   1050] |  -1.472|   -1.472|-2930.598|-2985.045|    53.30%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:21   1050] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2930.180|-2984.628|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.674|-2984.122|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.553|-2984.001|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.473|-2983.920|    53.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q15_reg_1_/D                                       |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.376|-2983.824|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.312|-2983.759|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 00:19:21   1051] |  -1.472|   -1.472|-2929.148|-2983.596|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:21   1051] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 00:19:22   1051] |  -1.472|   -1.472|-2899.084|-2953.601|    53.31%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:19:22   1051] |        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2898.553|-2953.070|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:22   1052] |        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2897.527|-2952.044|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:19:22   1052] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2897.236|-2951.774|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:19:22   1052] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_4_/D                                    |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2896.823|-2951.426|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory12_reg_21_/D |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2887.637|-2942.400|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:22   1052] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_3_/D                                    |
[03/12 00:19:22   1052] |  -1.472|   -1.472|-2884.070|-2938.949|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:22   1052] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/12 00:19:23   1053] |  -1.472|   -1.472|-2881.593|-2936.476|    53.32%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:23   1053] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/12 00:19:23   1053] |  -1.472|   -1.472|-2878.082|-2933.030|    53.32%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:23   1053] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/12 00:19:23   1053] |  -1.472|   -1.472|-2878.070|-2933.019|    53.32%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:23   1053] |        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
[03/12 00:19:24   1054] |  -1.472|   -1.472|-2872.575|-2927.584|    53.33%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:19:24   1054] |        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
[03/12 00:19:24   1054] |  -1.472|   -1.472|-2871.899|-2926.908|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:19:24   1054] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 00:19:24   1054] |  -1.472|   -1.472|-2871.850|-2926.859|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:19:24   1054] |        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
[03/12 00:19:24   1054] |  -1.472|   -1.472|-2871.760|-2926.770|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:24   1054] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/12 00:19:25   1054] |  -1.472|   -1.472|-2871.664|-2926.673|    53.33%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:25   1054] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/12 00:19:25   1055] |  -1.472|   -1.472|-2871.647|-2926.657|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:19:25   1055] |        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
[03/12 00:19:25   1055] |  -1.472|   -1.472|-2871.648|-2926.657|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:19:25   1055] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:19:25   1055] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:19:25   1055] 
[03/12 00:19:25   1055] *** Finish Core Optimize Step (cpu=0:02:14 real=0:02:14 mem=1677.1M) ***
[03/12 00:19:25   1055] 
[03/12 00:19:25   1055] *** Finished Optimize Step Cumulative (cpu=0:02:14 real=0:02:14 mem=1677.1M) ***
[03/12 00:19:25   1055] ** GigaOpt Optimizer WNS Slack -1.472 TNS Slack -2926.657 Density 53.33
[03/12 00:19:25   1055] Placement Snapshot: Density distribution:
[03/12 00:19:25   1055] [1.00 -  +++]: 153 (10.60%)
[03/12 00:19:25   1055] [0.95 - 1.00]: 24 (1.66%)
[03/12 00:19:25   1055] [0.90 - 0.95]: 17 (1.18%)
[03/12 00:19:25   1055] [0.85 - 0.90]: 17 (1.18%)
[03/12 00:19:25   1055] [0.80 - 0.85]: 19 (1.32%)
[03/12 00:19:25   1055] [0.75 - 0.80]: 27 (1.87%)
[03/12 00:19:25   1055] [0.70 - 0.75]: 23 (1.59%)
[03/12 00:19:25   1055] [0.65 - 0.70]: 41 (2.84%)
[03/12 00:19:25   1055] [0.60 - 0.65]: 57 (3.95%)
[03/12 00:19:25   1055] [0.55 - 0.60]: 78 (5.40%)
[03/12 00:19:25   1055] [0.50 - 0.55]: 87 (6.02%)
[03/12 00:19:25   1055] [0.45 - 0.50]: 153 (10.60%)
[03/12 00:19:25   1055] [0.40 - 0.45]: 189 (13.09%)
[03/12 00:19:25   1055] [0.35 - 0.40]: 222 (15.37%)
[03/12 00:19:25   1055] [0.30 - 0.35]: 168 (11.63%)
[03/12 00:19:25   1055] [0.25 - 0.30]: 101 (6.99%)
[03/12 00:19:25   1055] [0.20 - 0.25]: 39 (2.70%)
[03/12 00:19:25   1055] [0.15 - 0.20]: 25 (1.73%)
[03/12 00:19:25   1055] [0.10 - 0.15]: 3 (0.21%)
[03/12 00:19:25   1055] [0.05 - 0.10]: 1 (0.07%)
[03/12 00:19:25   1055] [0.00 - 0.05]: 0 (0.00%)
[03/12 00:19:25   1055] Begin: Area Reclaim Optimization
[03/12 00:19:25   1055] Reclaim Optimization WNS Slack -1.472  TNS Slack -2926.657 Density 53.33
[03/12 00:19:25   1055] +----------+---------+--------+---------+------------+--------+
[03/12 00:19:25   1055] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 00:19:25   1055] +----------+---------+--------+---------+------------+--------+
[03/12 00:19:25   1055] |    53.33%|        -|  -1.472|-2926.657|   0:00:00.0| 1677.1M|
[03/12 00:19:30   1060] |    53.26%|      142|  -1.472|-2927.773|   0:00:05.0| 1677.1M|
[03/12 00:19:39   1069] |    53.10%|      846|  -1.472|-2929.333|   0:00:09.0| 1677.1M|
[03/12 00:19:39   1069] |    53.10%|        3|  -1.472|-2929.333|   0:00:00.0| 1677.1M|
[03/12 00:19:39   1069] |    53.10%|        0|  -1.472|-2929.333|   0:00:00.0| 1677.1M|
[03/12 00:19:39   1069] +----------+---------+--------+---------+------------+--------+
[03/12 00:19:39   1069] Reclaim Optimization End WNS Slack -1.472  TNS Slack -2929.334 Density 53.10
[03/12 00:19:39   1069] 
[03/12 00:19:39   1069] ** Summary: Restruct = 0 Buffer Deletion = 121 Declone = 35 Resize = 683 **
[03/12 00:19:39   1069] --------------------------------------------------------------
[03/12 00:19:39   1069] |                                   | Total     | Sequential |
[03/12 00:19:39   1069] --------------------------------------------------------------
[03/12 00:19:39   1069] | Num insts resized                 |     680  |       0    |
[03/12 00:19:39   1069] | Num insts undone                  |     166  |       0    |
[03/12 00:19:39   1069] | Num insts Downsized               |     680  |       0    |
[03/12 00:19:39   1069] | Num insts Samesized               |       0  |       0    |
[03/12 00:19:39   1069] | Num insts Upsized                 |       0  |       0    |
[03/12 00:19:39   1069] | Num multiple commits+uncommits    |       3  |       -    |
[03/12 00:19:39   1069] --------------------------------------------------------------
[03/12 00:19:39   1069] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:19:39   1069] Layer 7 has 46 constrained nets 
[03/12 00:19:39   1069] **** End NDR-Layer Usage Statistics ****
[03/12 00:19:39   1069] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.1) (real = 0:00:14.0) **
[03/12 00:19:39   1069] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1677.07M, totSessionCpu=0:17:49).
[03/12 00:19:39   1069] Placement Snapshot: Density distribution:
[03/12 00:19:39   1069] [1.00 -  +++]: 153 (10.60%)
[03/12 00:19:39   1069] [0.95 - 1.00]: 24 (1.66%)
[03/12 00:19:39   1069] [0.90 - 0.95]: 17 (1.18%)
[03/12 00:19:39   1069] [0.85 - 0.90]: 17 (1.18%)
[03/12 00:19:39   1069] [0.80 - 0.85]: 19 (1.32%)
[03/12 00:19:39   1069] [0.75 - 0.80]: 27 (1.87%)
[03/12 00:19:39   1069] [0.70 - 0.75]: 23 (1.59%)
[03/12 00:19:39   1069] [0.65 - 0.70]: 42 (2.91%)
[03/12 00:19:39   1069] [0.60 - 0.65]: 56 (3.88%)
[03/12 00:19:39   1069] [0.55 - 0.60]: 78 (5.40%)
[03/12 00:19:39   1069] [0.50 - 0.55]: 89 (6.16%)
[03/12 00:19:39   1069] [0.45 - 0.50]: 158 (10.94%)
[03/12 00:19:39   1069] [0.40 - 0.45]: 192 (13.30%)
[03/12 00:19:39   1069] [0.35 - 0.40]: 227 (15.72%)
[03/12 00:19:39   1069] [0.30 - 0.35]: 170 (11.77%)
[03/12 00:19:39   1069] [0.25 - 0.30]: 90 (6.23%)
[03/12 00:19:39   1069] [0.20 - 0.25]: 38 (2.63%)
[03/12 00:19:39   1069] [0.15 - 0.20]: 21 (1.45%)
[03/12 00:19:39   1069] [0.10 - 0.15]: 2 (0.14%)
[03/12 00:19:39   1069] [0.05 - 0.10]: 1 (0.07%)
[03/12 00:19:39   1069] [0.00 - 0.05]: 0 (0.00%)
[03/12 00:19:39   1069] ** GigaOpt Optimizer WNS Slack -1.472 TNS Slack -2929.334 Density 53.10
[03/12 00:19:39   1069] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:19:39   1069] Layer 7 has 46 constrained nets 
[03/12 00:19:39   1069] **** End NDR-Layer Usage Statistics ****
[03/12 00:19:39   1069] 
[03/12 00:19:39   1069] *** Finish pre-CTS Setup Fixing (cpu=0:02:29 real=0:02:29 mem=1677.1M) ***
[03/12 00:19:39   1069] 
[03/12 00:19:39   1069] End: GigaOpt Optimization in TNS mode
[03/12 00:19:40   1070] setup target slack: 0.1
[03/12 00:19:40   1070] extra slack: 0.1
[03/12 00:19:40   1070] std delay: 0.0142
[03/12 00:19:40   1070] real setup target slack: 0.0142
[03/12 00:19:40   1070] PhyDesignGrid: maxLocalDensity 0.98
[03/12 00:19:40   1070] #spOpts: N=65 
[03/12 00:19:40   1070] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 00:19:40   1070] [NR-eagl] Started earlyGlobalRoute kernel
[03/12 00:19:40   1070] [NR-eagl] Initial Peak syMemory usage = 1541.5 MB
[03/12 00:19:40   1070] (I)       Reading DB...
[03/12 00:19:41   1071] (I)       congestionReportName   : 
[03/12 00:19:41   1071] (I)       buildTerm2TermWires    : 0
[03/12 00:19:41   1071] (I)       doTrackAssignment      : 1
[03/12 00:19:41   1071] (I)       dumpBookshelfFiles     : 0
[03/12 00:19:41   1071] (I)       numThreads             : 1
[03/12 00:19:41   1071] [NR-eagl] honorMsvRouteConstraint: false
[03/12 00:19:41   1071] (I)       honorPin               : false
[03/12 00:19:41   1071] (I)       honorPinGuide          : true
[03/12 00:19:41   1071] (I)       honorPartition         : false
[03/12 00:19:41   1071] (I)       allowPartitionCrossover: false
[03/12 00:19:41   1071] (I)       honorSingleEntry       : true
[03/12 00:19:41   1071] (I)       honorSingleEntryStrong : true
[03/12 00:19:41   1071] (I)       handleViaSpacingRule   : false
[03/12 00:19:41   1071] (I)       PDConstraint           : none
[03/12 00:19:41   1071] (I)       expBetterNDRHandling   : false
[03/12 00:19:41   1071] [NR-eagl] honorClockSpecNDR      : 0
[03/12 00:19:41   1071] (I)       routingEffortLevel     : 3
[03/12 00:19:41   1071] [NR-eagl] minRouteLayer          : 2
[03/12 00:19:41   1071] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 00:19:41   1071] (I)       numRowsPerGCell        : 1
[03/12 00:19:41   1071] (I)       speedUpLargeDesign     : 0
[03/12 00:19:41   1071] (I)       speedUpBlkViolationClean: 0
[03/12 00:19:41   1071] (I)       multiThreadingTA       : 0
[03/12 00:19:41   1071] (I)       blockedPinEscape       : 1
[03/12 00:19:41   1071] (I)       blkAwareLayerSwitching : 0
[03/12 00:19:41   1071] (I)       betterClockWireModeling: 1
[03/12 00:19:41   1071] (I)       punchThroughDistance   : 500.00
[03/12 00:19:41   1071] (I)       scenicBound            : 1.15
[03/12 00:19:41   1071] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 00:19:41   1071] (I)       source-to-sink ratio   : 0.00
[03/12 00:19:41   1071] (I)       targetCongestionRatioH : 1.00
[03/12 00:19:41   1071] (I)       targetCongestionRatioV : 1.00
[03/12 00:19:41   1071] (I)       layerCongestionRatio   : 0.70
[03/12 00:19:41   1071] (I)       m1CongestionRatio      : 0.10
[03/12 00:19:41   1071] (I)       m2m3CongestionRatio    : 0.70
[03/12 00:19:41   1071] (I)       localRouteEffort       : 1.00
[03/12 00:19:41   1071] (I)       numSitesBlockedByOneVia: 8.00
[03/12 00:19:41   1071] (I)       supplyScaleFactorH     : 1.00
[03/12 00:19:41   1071] (I)       supplyScaleFactorV     : 1.00
[03/12 00:19:41   1071] (I)       highlight3DOverflowFactor: 0.00
[03/12 00:19:41   1071] (I)       doubleCutViaModelingRatio: 0.00
[03/12 00:19:41   1071] (I)       blockTrack             : 
[03/12 00:19:41   1071] (I)       readTROption           : true
[03/12 00:19:41   1071] (I)       extraSpacingBothSide   : false
[03/12 00:19:41   1071] [NR-eagl] numTracksPerClockWire  : 0
[03/12 00:19:41   1071] (I)       routeSelectedNetsOnly  : false
[03/12 00:19:41   1071] (I)       before initializing RouteDB syMemory usage = 1582.7 MB
[03/12 00:19:41   1071] (I)       starting read tracks
[03/12 00:19:41   1071] (I)       build grid graph
[03/12 00:19:41   1071] (I)       build grid graph start
[03/12 00:19:41   1071] [NR-eagl] Layer1 has no routable track
[03/12 00:19:41   1071] [NR-eagl] Layer2 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer3 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer4 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer5 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer6 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer7 has single uniform track structure
[03/12 00:19:41   1071] [NR-eagl] Layer8 has single uniform track structure
[03/12 00:19:41   1071] (I)       build grid graph end
[03/12 00:19:41   1071] (I)       Layer1   numNetMinLayer=53917
[03/12 00:19:41   1071] (I)       Layer2   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       Layer3   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       Layer4   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       Layer5   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       Layer6   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       Layer7   numNetMinLayer=46
[03/12 00:19:41   1071] (I)       Layer8   numNetMinLayer=0
[03/12 00:19:41   1071] (I)       numViaLayers=7
[03/12 00:19:41   1071] (I)       end build via table
[03/12 00:19:41   1071] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 00:19:41   1071] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 00:19:41   1071] (I)       readDataFromPlaceDB
[03/12 00:19:41   1071] (I)       Read net information..
[03/12 00:19:41   1071] [NR-eagl] Read numTotalNets=53963  numIgnoredNets=6
[03/12 00:19:41   1071] (I)       Read testcase time = 0.020 seconds
[03/12 00:19:41   1071] 
[03/12 00:19:41   1071] (I)       totalPins=188047  totalGlobalPin=183289 (97.47%)
[03/12 00:19:41   1071] (I)       Model blockage into capacity
[03/12 00:19:41   1071] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 00:19:41   1071] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 00:19:41   1071] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 00:19:41   1071] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 00:19:41   1071] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 00:19:41   1071] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 00:19:41   1071] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 00:19:41   1071] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 00:19:41   1071] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 00:19:41   1071] (I)       Modeling time = 0.050 seconds
[03/12 00:19:41   1071] 
[03/12 00:19:41   1071] (I)       Number of ignored nets = 6
[03/12 00:19:41   1071] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of clock nets = 1.  Ignored: No
[03/12 00:19:41   1071] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 00:19:41   1071] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 00:19:41   1071] (I)       Number of two pin nets which has pins at the same location = 6.  Ignored: Yes
[03/12 00:19:41   1071] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 00:19:41   1071] (I)       Before initializing earlyGlobalRoute syMemory usage = 1591.4 MB
[03/12 00:19:41   1071] (I)       Layer1  viaCost=300.00
[03/12 00:19:41   1071] (I)       Layer2  viaCost=100.00
[03/12 00:19:41   1071] (I)       Layer3  viaCost=100.00
[03/12 00:19:41   1071] (I)       Layer4  viaCost=100.00
[03/12 00:19:41   1071] (I)       Layer5  viaCost=100.00
[03/12 00:19:41   1071] (I)       Layer6  viaCost=200.00
[03/12 00:19:41   1071] (I)       Layer7  viaCost=100.00
[03/12 00:19:41   1071] (I)       ---------------------Grid Graph Info--------------------
[03/12 00:19:41   1071] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 00:19:41   1071] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 00:19:41   1071] (I)       Site Width          :   400  (dbu)
[03/12 00:19:41   1071] (I)       Row Height          :  3600  (dbu)
[03/12 00:19:41   1071] (I)       GCell Width         :  3600  (dbu)
[03/12 00:19:41   1071] (I)       GCell Height        :  3600  (dbu)
[03/12 00:19:41   1071] (I)       grid                :   386   386     8
[03/12 00:19:41   1071] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 00:19:41   1071] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 00:19:41   1071] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 00:19:41   1071] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 00:19:41   1071] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 00:19:41   1071] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 00:19:41   1071] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 00:19:41   1071] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 00:19:41   1071] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 00:19:41   1071] (I)       --------------------------------------------------------
[03/12 00:19:41   1071] 
[03/12 00:19:41   1071] [NR-eagl] ============ Routing rule table ============
[03/12 00:19:41   1071] [NR-eagl] Rule id 0. Nets 53957 
[03/12 00:19:41   1071] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 00:19:41   1071] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 00:19:41   1071] [NR-eagl] ========================================
[03/12 00:19:41   1071] [NR-eagl] 
[03/12 00:19:41   1071] (I)       After initializing earlyGlobalRoute syMemory usage = 1591.4 MB
[03/12 00:19:41   1071] (I)       Loading and dumping file time : 0.49 seconds
[03/12 00:19:41   1071] (I)       ============= Initialization =============
[03/12 00:19:41   1071] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 00:19:41   1071] [NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[03/12 00:19:41   1071] (I)       ============  Phase 1a Route ============
[03/12 00:19:41   1071] (I)       Phase 1a runs 0.01 seconds
[03/12 00:19:41   1071] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 00:19:41   1071] (I)       Usage: 29884 = (14947 H, 14937 V) = (4.46% H, 4.45% V) = (2.690e+04um H, 2.689e+04um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1b Route ============
[03/12 00:19:41   1071] (I)       Phase 1b runs 0.00 seconds
[03/12 00:19:41   1071] (I)       Usage: 29959 = (14993 H, 14966 V) = (4.47% H, 4.46% V) = (2.699e+04um H, 2.694e+04um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.05% V. EstWL: 5.392620e+04um
[03/12 00:19:41   1071] (I)       ============  Phase 1c Route ============
[03/12 00:19:41   1071] (I)       Level2 Grid: 78 x 78
[03/12 00:19:41   1071] (I)       Phase 1c runs 0.01 seconds
[03/12 00:19:41   1071] (I)       Usage: 29960 = (14993 H, 14967 V) = (4.47% H, 4.46% V) = (2.699e+04um H, 2.694e+04um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1d Route ============
[03/12 00:19:41   1071] (I)       Phase 1d runs 0.00 seconds
[03/12 00:19:41   1071] (I)       Usage: 29960 = (14993 H, 14967 V) = (4.47% H, 4.46% V) = (2.699e+04um H, 2.694e+04um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1e Route ============
[03/12 00:19:41   1071] (I)       Phase 1e runs 0.00 seconds
[03/12 00:19:41   1071] (I)       Usage: 29960 = (14993 H, 14967 V) = (4.47% H, 4.46% V) = (2.699e+04um H, 2.694e+04um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 5.392800e+04um
[03/12 00:19:41   1071] [NR-eagl] 
[03/12 00:19:41   1071] (I)       dpBasedLA: time=0.01  totalOF=5086  totalVia=26974  totalWL=29950  total(Via+WL)=56924 
[03/12 00:19:41   1071] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 00:19:41   1071] [NR-eagl] Layer group 2: route 53911 net(s) in layer range [2, 8]
[03/12 00:19:41   1071] (I)       ============  Phase 1a Route ============
[03/12 00:19:41   1071] (I)       Phase 1a runs 0.21 seconds
[03/12 00:19:41   1071] (I)       Usage: 778525 = (364214 H, 414311 V) = (12.09% H, 9.65% V) = (6.556e+05um H, 7.458e+05um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1b Route ============
[03/12 00:19:41   1071] (I)       Usage: 778525 = (364214 H, 414311 V) = (12.09% H, 9.65% V) = (6.556e+05um H, 7.458e+05um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.347417e+06um
[03/12 00:19:41   1071] (I)       ============  Phase 1c Route ============
[03/12 00:19:41   1071] (I)       Usage: 778525 = (364214 H, 414311 V) = (12.09% H, 9.65% V) = (6.556e+05um H, 7.458e+05um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1d Route ============
[03/12 00:19:41   1071] (I)       Usage: 778525 = (364214 H, 414311 V) = (12.09% H, 9.65% V) = (6.556e+05um H, 7.458e+05um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] (I)       ============  Phase 1e Route ============
[03/12 00:19:41   1071] (I)       Phase 1e runs 0.00 seconds
[03/12 00:19:41   1071] (I)       Usage: 778525 = (364214 H, 414311 V) = (12.09% H, 9.65% V) = (6.556e+05um H, 7.458e+05um V)
[03/12 00:19:41   1071] (I)       
[03/12 00:19:41   1071] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.347417e+06um
[03/12 00:19:41   1071] [NR-eagl] 
[03/12 00:19:42   1072] (I)       dpBasedLA: time=0.24  totalOF=7591  totalVia=355896  totalWL=748554  total(Via+WL)=1104450 
[03/12 00:19:42   1072] (I)       ============  Phase 1l Route ============
[03/12 00:19:42   1072] (I)       Total Global Routing Runtime: 0.84 seconds
[03/12 00:19:42   1072] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/12 00:19:42   1072] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[03/12 00:19:42   1072] (I)       
[03/12 00:19:42   1072] [NR-eagl] End Peak syMemory usage = 1591.5 MB
[03/12 00:19:42   1072] [NR-eagl] Early Global Router Kernel+IO runtime : 1.38 seconds
[03/12 00:19:42   1072] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 00:19:42   1072] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 00:19:42   1072] 
[03/12 00:19:42   1072] ** np local hotspot detection info verbose **
[03/12 00:19:42   1072] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 00:19:42   1072] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 00:19:42   1072] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 00:19:42   1072] 
[03/12 00:19:42   1072] #spOpts: N=65 
[03/12 00:19:42   1072] Apply auto density screen in post-place stage.
[03/12 00:19:42   1072] Auto density screen increases utilization from 0.531 to 0.531
[03/12 00:19:42   1072] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1591.5M
[03/12 00:19:42   1072] *** Starting refinePlace (0:17:53 mem=1591.5M) ***
[03/12 00:19:42   1072] Total net bbox length = 1.183e+06 (5.475e+05 6.352e+05) (ext = 2.062e+04)
[03/12 00:19:42   1072] default core: bins with density >  0.75 = 10.5 % ( 152 / 1444 )
[03/12 00:19:42   1072] Density distribution unevenness ratio = 17.442%
[03/12 00:19:42   1072] RPlace IncrNP: Rollback Lev = -5
[03/12 00:19:42   1072] RPlace: Density =0.966667, incremental np is triggered.
[03/12 00:19:42   1072] incr SKP is on..., with optDC mode
[03/12 00:19:42   1072] tdgpInitIgnoreNetLoadFix on 
[03/12 00:19:47   1077] Congestion driven padding in post-place stage.
[03/12 00:19:48   1078] Congestion driven padding increases utilization from 0.713 to 0.711
[03/12 00:19:48   1078] Congestion driven padding runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 1631.9M
[03/12 00:22:11   1222] default core: bins with density >  0.75 = 15.1 % ( 218 / 1444 )
[03/12 00:22:11   1222] Density distribution unevenness ratio = 18.289%
[03/12 00:22:11   1222] RPlace postIncrNP: Density = 0.966667 -> 0.918889.
[03/12 00:22:11   1222] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:22:11   1222] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:22:11   1222] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:22:11   1222] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:22:11   1222] [0.95 - 1.00] :	 1 (0.07%) -> 0 (0.00%)
[03/12 00:22:11   1222] [0.90 - 0.95] :	 3 (0.21%) -> 3 (0.21%)
[03/12 00:22:11   1222] [0.85 - 0.90] :	 13 (0.90%) -> 37 (2.56%)
[03/12 00:22:11   1222] [0.80 - 0.85] :	 45 (3.12%) -> 81 (5.61%)
[03/12 00:22:11   1222] [CPU] RefinePlace/IncrNP (cpu=0:02:29, real=0:02:29, mem=1812.4MB) @(0:17:53 - 0:20:22).
[03/12 00:22:11   1222] Move report: incrNP moves 49668 insts, mean move: 7.64 um, max move: 79.60 um
[03/12 00:22:11   1222] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC659_n4): (423.80, 186.40) --> (503.40, 186.40)
[03/12 00:22:11   1222] Move report: Timing Driven Placement moves 49668 insts, mean move: 7.64 um, max move: 79.60 um
[03/12 00:22:11   1222] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC659_n4): (423.80, 186.40) --> (503.40, 186.40)
[03/12 00:22:11   1222] 	Runtime: CPU: 0:02:29 REAL: 0:02:29 MEM: 1812.4MB
[03/12 00:22:11   1222] Starting refinePlace ...
[03/12 00:22:11   1222] default core: bins with density >  0.75 =   15 % ( 217 / 1444 )
[03/12 00:22:11   1222] Density distribution unevenness ratio = 18.208%
[03/12 00:22:13   1223]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:22:13   1223] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=1812.4MB) @(0:20:22 - 0:20:24).
[03/12 00:22:13   1223] Move report: preRPlace moves 8312 insts, mean move: 0.46 um, max move: 4.00 um
[03/12 00:22:13   1223] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U858): (469.60, 76.60) --> (467.40, 78.40)
[03/12 00:22:13   1223] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/12 00:22:13   1223] wireLenOptFixPriorityInst 0 inst fixed
[03/12 00:22:13   1223] Placement tweakage begins.
[03/12 00:22:13   1224] wire length = 1.467e+06
[03/12 00:22:18   1228] wire length = 1.403e+06
[03/12 00:22:18   1228] Placement tweakage ends.
[03/12 00:22:18   1228] Move report: tweak moves 5293 insts, mean move: 2.82 um, max move: 29.80 um
[03/12 00:22:18   1228] 	Max move on inst (core_instance/kmem_instance/FE_OFC6051_n33): (526.40, 204.40) --> (496.60, 204.40)
[03/12 00:22:18   1228] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.7, real=0:00:05.0, mem=1812.4MB) @(0:20:24 - 0:20:28).
[03/12 00:22:18   1228] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:22:18   1228] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1812.4MB) @(0:20:28 - 0:20:29).
[03/12 00:22:18   1228] Move report: Detail placement moves 12177 insts, mean move: 1.48 um, max move: 29.80 um
[03/12 00:22:18   1228] 	Max move on inst (core_instance/kmem_instance/FE_OFC6051_n33): (526.40, 204.40) --> (496.60, 204.40)
[03/12 00:22:18   1228] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1812.4MB
[03/12 00:22:18   1228] Statistics of distance of Instance movement in refine placement:
[03/12 00:22:18   1228]   maximum (X+Y) =        72.80 um
[03/12 00:22:18   1228]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1052_0) with max move: (558.4, 85.6) -> (557.6, 157.6)
[03/12 00:22:18   1228]   mean    (X+Y) =         7.69 um
[03/12 00:22:18   1228] Total instances flipped for WireLenOpt: 2957
[03/12 00:22:18   1228] Total instances flipped, including legalization: 51
[03/12 00:22:18   1228] Summary Report:
[03/12 00:22:18   1228] Instances move: 49681 (out of 49870 movable)
[03/12 00:22:18   1228] Mean displacement: 7.69 um
[03/12 00:22:18   1228] Max displacement: 72.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_1052_0) (558.4, 85.6) -> (557.6, 157.6)
[03/12 00:22:18   1228] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/12 00:22:18   1228] Total instances moved : 49681
[03/12 00:22:18   1228] Total net bbox length = 1.151e+06 (5.299e+05 6.210e+05) (ext = 2.065e+04)
[03/12 00:22:18   1228] Runtime: CPU: 0:02:36 REAL: 0:02:36 MEM: 1812.4MB
[03/12 00:22:18   1228] [CPU] RefinePlace/total (cpu=0:02:36, real=0:02:36, mem=1812.4MB) @(0:17:53 - 0:20:29).
[03/12 00:22:18   1228] *** Finished refinePlace (0:20:29 mem=1812.4M) ***
[03/12 00:22:18   1228] #spOpts: N=65 
[03/12 00:22:18   1229] default core: bins with density >  0.75 =   15 % ( 217 / 1444 )
[03/12 00:22:18   1229] Density distribution unevenness ratio = 18.203%
[03/12 00:22:18   1229] Trial Route Overflow 0(H) 0(V)
[03/12 00:22:18   1229] Starting congestion repair ...
[03/12 00:22:18   1229] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/12 00:22:18   1229] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 00:22:18   1229] (I)       Reading DB...
[03/12 00:22:19   1229] (I)       congestionReportName   : 
[03/12 00:22:19   1229] (I)       buildTerm2TermWires    : 1
[03/12 00:22:19   1229] (I)       doTrackAssignment      : 1
[03/12 00:22:19   1229] (I)       dumpBookshelfFiles     : 0
[03/12 00:22:19   1229] (I)       numThreads             : 1
[03/12 00:22:19   1229] [NR-eagl] honorMsvRouteConstraint: false
[03/12 00:22:19   1229] (I)       honorPin               : false
[03/12 00:22:19   1229] (I)       honorPinGuide          : true
[03/12 00:22:19   1229] (I)       honorPartition         : false
[03/12 00:22:19   1229] (I)       allowPartitionCrossover: false
[03/12 00:22:19   1229] (I)       honorSingleEntry       : true
[03/12 00:22:19   1229] (I)       honorSingleEntryStrong : true
[03/12 00:22:19   1229] (I)       handleViaSpacingRule   : false
[03/12 00:22:19   1229] (I)       PDConstraint           : none
[03/12 00:22:19   1229] (I)       expBetterNDRHandling   : false
[03/12 00:22:19   1229] [NR-eagl] honorClockSpecNDR      : 0
[03/12 00:22:19   1229] (I)       routingEffortLevel     : 3
[03/12 00:22:19   1229] [NR-eagl] minRouteLayer          : 2
[03/12 00:22:19   1229] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 00:22:19   1229] (I)       numRowsPerGCell        : 1
[03/12 00:22:19   1229] (I)       speedUpLargeDesign     : 0
[03/12 00:22:19   1229] (I)       speedUpBlkViolationClean: 0
[03/12 00:22:19   1229] (I)       multiThreadingTA       : 0
[03/12 00:22:19   1229] (I)       blockedPinEscape       : 1
[03/12 00:22:19   1229] (I)       blkAwareLayerSwitching : 0
[03/12 00:22:19   1229] (I)       betterClockWireModeling: 1
[03/12 00:22:19   1229] (I)       punchThroughDistance   : 500.00
[03/12 00:22:19   1229] (I)       scenicBound            : 1.15
[03/12 00:22:19   1229] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 00:22:19   1229] (I)       source-to-sink ratio   : 0.00
[03/12 00:22:19   1229] (I)       targetCongestionRatioH : 1.00
[03/12 00:22:19   1229] (I)       targetCongestionRatioV : 1.00
[03/12 00:22:19   1229] (I)       layerCongestionRatio   : 0.70
[03/12 00:22:19   1229] (I)       m1CongestionRatio      : 0.10
[03/12 00:22:19   1229] (I)       m2m3CongestionRatio    : 0.70
[03/12 00:22:19   1229] (I)       localRouteEffort       : 1.00
[03/12 00:22:19   1229] (I)       numSitesBlockedByOneVia: 8.00
[03/12 00:22:19   1229] (I)       supplyScaleFactorH     : 1.00
[03/12 00:22:19   1229] (I)       supplyScaleFactorV     : 1.00
[03/12 00:22:19   1229] (I)       highlight3DOverflowFactor: 0.00
[03/12 00:22:19   1229] (I)       doubleCutViaModelingRatio: 0.00
[03/12 00:22:19   1229] (I)       blockTrack             : 
[03/12 00:22:19   1229] (I)       readTROption           : true
[03/12 00:22:19   1229] (I)       extraSpacingBothSide   : false
[03/12 00:22:19   1229] [NR-eagl] numTracksPerClockWire  : 0
[03/12 00:22:19   1229] (I)       routeSelectedNetsOnly  : false
[03/12 00:22:19   1229] (I)       before initializing RouteDB syMemory usage = 1812.4 MB
[03/12 00:22:19   1229] (I)       starting read tracks
[03/12 00:22:19   1229] (I)       build grid graph
[03/12 00:22:19   1229] (I)       build grid graph start
[03/12 00:22:19   1229] [NR-eagl] Layer1 has no routable track
[03/12 00:22:19   1229] [NR-eagl] Layer2 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer3 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer4 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer5 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer6 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer7 has single uniform track structure
[03/12 00:22:19   1229] [NR-eagl] Layer8 has single uniform track structure
[03/12 00:22:19   1229] (I)       build grid graph end
[03/12 00:22:19   1229] (I)       Layer1   numNetMinLayer=53917
[03/12 00:22:19   1229] (I)       Layer2   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       Layer3   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       Layer4   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       Layer5   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       Layer6   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       Layer7   numNetMinLayer=46
[03/12 00:22:19   1229] (I)       Layer8   numNetMinLayer=0
[03/12 00:22:19   1229] (I)       numViaLayers=7
[03/12 00:22:19   1229] (I)       end build via table
[03/12 00:22:19   1229] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 00:22:19   1229] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 00:22:19   1229] (I)       readDataFromPlaceDB
[03/12 00:22:19   1229] (I)       Read net information..
[03/12 00:22:19   1229] [NR-eagl] Read numTotalNets=53963  numIgnoredNets=0
[03/12 00:22:19   1229] (I)       Read testcase time = 0.010 seconds
[03/12 00:22:19   1229] 
[03/12 00:22:19   1229] (I)       totalPins=188059  totalGlobalPin=184210 (97.95%)
[03/12 00:22:19   1229] (I)       Model blockage into capacity
[03/12 00:22:19   1229] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 00:22:19   1229] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 00:22:19   1229] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 00:22:19   1229] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 00:22:19   1229] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 00:22:19   1229] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 00:22:19   1229] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 00:22:19   1229] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 00:22:19   1229] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 00:22:19   1229] (I)       Modeling time = 0.050 seconds
[03/12 00:22:19   1229] 
[03/12 00:22:19   1229] (I)       Number of ignored nets = 0
[03/12 00:22:19   1229] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of clock nets = 1.  Ignored: No
[03/12 00:22:19   1229] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 00:22:19   1229] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 00:22:19   1229] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 00:22:19   1229] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 00:22:19   1229] (I)       Before initializing earlyGlobalRoute syMemory usage = 1812.4 MB
[03/12 00:22:19   1229] (I)       Layer1  viaCost=300.00
[03/12 00:22:19   1229] (I)       Layer2  viaCost=100.00
[03/12 00:22:19   1229] (I)       Layer3  viaCost=100.00
[03/12 00:22:19   1229] (I)       Layer4  viaCost=100.00
[03/12 00:22:19   1229] (I)       Layer5  viaCost=100.00
[03/12 00:22:19   1229] (I)       Layer6  viaCost=200.00
[03/12 00:22:19   1229] (I)       Layer7  viaCost=100.00
[03/12 00:22:19   1229] (I)       ---------------------Grid Graph Info--------------------
[03/12 00:22:19   1229] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 00:22:19   1229] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 00:22:19   1229] (I)       Site Width          :   400  (dbu)
[03/12 00:22:19   1229] (I)       Row Height          :  3600  (dbu)
[03/12 00:22:19   1229] (I)       GCell Width         :  3600  (dbu)
[03/12 00:22:19   1229] (I)       GCell Height        :  3600  (dbu)
[03/12 00:22:19   1229] (I)       grid                :   386   386     8
[03/12 00:22:19   1229] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 00:22:19   1229] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 00:22:19   1229] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 00:22:19   1229] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 00:22:19   1229] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 00:22:19   1229] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 00:22:19   1229] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 00:22:19   1229] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 00:22:19   1229] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 00:22:19   1229] (I)       --------------------------------------------------------
[03/12 00:22:19   1229] 
[03/12 00:22:19   1229] [NR-eagl] ============ Routing rule table ============
[03/12 00:22:19   1229] [NR-eagl] Rule id 0. Nets 53963 
[03/12 00:22:19   1229] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 00:22:19   1229] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 00:22:19   1229] [NR-eagl] ========================================
[03/12 00:22:19   1229] [NR-eagl] 
[03/12 00:22:19   1229] (I)       After initializing earlyGlobalRoute syMemory usage = 1812.4 MB
[03/12 00:22:19   1229] (I)       Loading and dumping file time : 0.43 seconds
[03/12 00:22:19   1229] (I)       ============= Initialization =============
[03/12 00:22:19   1229] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 00:22:19   1229] [NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[03/12 00:22:19   1229] (I)       ============  Phase 1a Route ============
[03/12 00:22:19   1229] (I)       Phase 1a runs 0.01 seconds
[03/12 00:22:19   1229] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/12 00:22:19   1229] (I)       Usage: 29374 = (14804 H, 14570 V) = (4.41% H, 4.34% V) = (2.665e+04um H, 2.623e+04um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1229] (I)       ============  Phase 1b Route ============
[03/12 00:22:19   1229] (I)       Phase 1b runs 0.00 seconds
[03/12 00:22:19   1229] (I)       Usage: 29413 = (14836 H, 14577 V) = (4.42% H, 4.35% V) = (2.670e+04um H, 2.624e+04um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1229] (I)       earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.05% V. EstWL: 5.294340e+04um
[03/12 00:22:19   1229] (I)       ============  Phase 1c Route ============
[03/12 00:22:19   1229] (I)       Level2 Grid: 78 x 78
[03/12 00:22:19   1229] (I)       Phase 1c runs 0.01 seconds
[03/12 00:22:19   1229] (I)       Usage: 29413 = (14836 H, 14577 V) = (4.42% H, 4.35% V) = (2.670e+04um H, 2.624e+04um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1229] (I)       ============  Phase 1d Route ============
[03/12 00:22:19   1229] (I)       Phase 1d runs 0.00 seconds
[03/12 00:22:19   1229] (I)       Usage: 29413 = (14836 H, 14577 V) = (4.42% H, 4.35% V) = (2.670e+04um H, 2.624e+04um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1229] (I)       ============  Phase 1e Route ============
[03/12 00:22:19   1229] (I)       Phase 1e runs 0.00 seconds
[03/12 00:22:19   1229] (I)       Usage: 29413 = (14836 H, 14577 V) = (4.42% H, 4.35% V) = (2.670e+04um H, 2.624e+04um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1229] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.05% V. EstWL: 5.294340e+04um
[03/12 00:22:19   1229] [NR-eagl] 
[03/12 00:22:19   1229] (I)       dpBasedLA: time=0.01  totalOF=4638  totalVia=27010  totalWL=29406  total(Via+WL)=56416 
[03/12 00:22:19   1229] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 00:22:19   1229] [NR-eagl] Layer group 2: route 53917 net(s) in layer range [2, 8]
[03/12 00:22:19   1229] (I)       ============  Phase 1a Route ============
[03/12 00:22:19   1229] (I)       Phase 1a runs 0.20 seconds
[03/12 00:22:19   1229] (I)       Usage: 758315 = (353814 H, 404501 V) = (11.75% H, 9.42% V) = (6.369e+05um H, 7.281e+05um V)
[03/12 00:22:19   1229] (I)       
[03/12 00:22:19   1230] (I)       ============  Phase 1b Route ============
[03/12 00:22:19   1230] (I)       Usage: 758315 = (353814 H, 404501 V) = (11.75% H, 9.42% V) = (6.369e+05um H, 7.281e+05um V)
[03/12 00:22:19   1230] (I)       
[03/12 00:22:19   1230] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.312024e+06um
[03/12 00:22:19   1230] (I)       ============  Phase 1c Route ============
[03/12 00:22:19   1230] (I)       Usage: 758315 = (353814 H, 404501 V) = (11.75% H, 9.42% V) = (6.369e+05um H, 7.281e+05um V)
[03/12 00:22:19   1230] (I)       
[03/12 00:22:19   1230] (I)       ============  Phase 1d Route ============
[03/12 00:22:19   1230] (I)       Usage: 758315 = (353814 H, 404501 V) = (11.75% H, 9.42% V) = (6.369e+05um H, 7.281e+05um V)
[03/12 00:22:19   1230] (I)       
[03/12 00:22:19   1230] (I)       ============  Phase 1e Route ============
[03/12 00:22:19   1230] (I)       Phase 1e runs 0.00 seconds
[03/12 00:22:19   1230] (I)       Usage: 758315 = (353814 H, 404501 V) = (11.75% H, 9.42% V) = (6.369e+05um H, 7.281e+05um V)
[03/12 00:22:19   1230] (I)       
[03/12 00:22:19   1230] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.312024e+06um
[03/12 00:22:19   1230] [NR-eagl] 
[03/12 00:22:20   1230] (I)       dpBasedLA: time=0.23  totalOF=6741  totalVia=355102  totalWL=728894  total(Via+WL)=1083996 
[03/12 00:22:20   1230] (I)       ============  Phase 1l Route ============
[03/12 00:22:20   1230] (I)       Total Global Routing Runtime: 0.82 seconds
[03/12 00:22:20   1230] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 00:22:20   1230] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 00:22:20   1230] (I)       
[03/12 00:22:20   1230] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 00:22:20   1230] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 00:22:20   1230] 
[03/12 00:22:20   1230] ** np local hotspot detection info verbose **
[03/12 00:22:20   1230] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 00:22:20   1230] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 00:22:20   1230] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 00:22:20   1230] 
[03/12 00:22:20   1230] describeCongestion: hCong = 0.00 vCong = 0.00
[03/12 00:22:20   1230] Skipped repairing congestion.
[03/12 00:22:20   1230] (I)       ============= track Assignment ============
[03/12 00:22:20   1230] (I)       extract Global 3D Wires
[03/12 00:22:20   1230] (I)       Extract Global WL : time=0.03
[03/12 00:22:20   1230] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 00:22:20   1230] (I)       Initialization real time=0.01 seconds
[03/12 00:22:20   1231] (I)       Kernel real time=0.68 seconds
[03/12 00:22:20   1231] (I)       End Greedy Track Assignment
[03/12 00:22:21   1231] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 187728
[03/12 00:22:21   1231] [NR-eagl] Layer2(M2)(V) length: 4.649042e+05um, number of vias: 262158
[03/12 00:22:21   1231] [NR-eagl] Layer3(M3)(H) length: 5.082096e+05um, number of vias: 18851
[03/12 00:22:21   1231] [NR-eagl] Layer4(M4)(V) length: 2.317046e+05um, number of vias: 8179
[03/12 00:22:21   1231] [NR-eagl] Layer5(M5)(H) length: 1.094484e+05um, number of vias: 4336
[03/12 00:22:21   1231] [NR-eagl] Layer6(M6)(V) length: 2.286025e+04um, number of vias: 3742
[03/12 00:22:21   1231] [NR-eagl] Layer7(M7)(H) length: 2.787540e+04um, number of vias: 4977
[03/12 00:22:21   1231] [NR-eagl] Layer8(M8)(V) length: 2.636140e+04um, number of vias: 0
[03/12 00:22:21   1231] [NR-eagl] Total length: 1.391364e+06um, number of vias: 489971
[03/12 00:22:21   1231] End of congRepair (cpu=0:00:02.7, real=0:00:03.0)
[03/12 00:22:21   1231] Start to check current routing status for nets...
[03/12 00:22:21   1231] Using hname+ instead name for net compare
[03/12 00:22:21   1232] All nets are already routed correctly.
[03/12 00:22:21   1232] End to check current routing status for nets (mem=1534.7M)
[03/12 00:22:21   1232] Extraction called for design 'fullchip' of instances=49870 and nets=54142 using extraction engine 'preRoute' .
[03/12 00:22:21   1232] PreRoute RC Extraction called for design fullchip.
[03/12 00:22:21   1232] RC Extraction called in multi-corner(2) mode.
[03/12 00:22:21   1232] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 00:22:21   1232] RCMode: PreRoute
[03/12 00:22:21   1232]       RC Corner Indexes            0       1   
[03/12 00:22:21   1232] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 00:22:21   1232] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 00:22:21   1232] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 00:22:21   1232] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 00:22:21   1232] Shrink Factor                : 1.00000
[03/12 00:22:21   1232] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 00:22:21   1232] Using capacitance table file ...
[03/12 00:22:21   1232] Updating RC grid for preRoute extraction ...
[03/12 00:22:21   1232] Initializing multi-corner capacitance tables ... 
[03/12 00:22:21   1232] Initializing multi-corner resistance tables ...
[03/12 00:22:22   1232] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1534.668M)
[03/12 00:22:23   1234] Compute RC Scale Done ...
[03/12 00:22:23   1234] **optDesign ... cpu = 0:17:20, real = 0:17:19, mem = 1512.1M, totSessionCpu=0:20:34 **
[03/12 00:22:24   1234] Include MVT Delays for Hold Opt
[03/12 00:22:24   1234] #################################################################################
[03/12 00:22:24   1234] # Design Stage: PreRoute
[03/12 00:22:24   1234] # Design Name: fullchip
[03/12 00:22:24   1234] # Design Mode: 65nm
[03/12 00:22:24   1234] # Analysis Mode: MMMC Non-OCV 
[03/12 00:22:24   1234] # Parasitics Mode: No SPEF/RCDB
[03/12 00:22:24   1234] # Signoff Settings: SI Off 
[03/12 00:22:24   1234] #################################################################################
[03/12 00:22:26   1236] AAE_INFO: 1 threads acquired from CTE.
[03/12 00:22:26   1236] Calculate delays in BcWc mode...
[03/12 00:22:26   1236] Topological Sorting (CPU = 0:00:00.1, MEM = 1517.7M, InitMEM = 1510.1M)
[03/12 00:22:33   1243] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 00:22:33   1243] End delay calculation. (MEM=1610.89 CPU=0:00:06.6 REAL=0:00:07.0)
[03/12 00:22:33   1243] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1610.9M) ***
[03/12 00:22:35   1245] Leakage Power Opt: re-selecting buf/inv list 
[03/12 00:22:35   1245] Summary for sequential cells idenfication: 
[03/12 00:22:35   1245] Identified SBFF number: 199
[03/12 00:22:35   1245] Identified MBFF number: 0
[03/12 00:22:35   1245] Not identified SBFF number: 0
[03/12 00:22:35   1245] Not identified MBFF number: 0
[03/12 00:22:35   1245] Number of sequential cells which are not FFs: 104
[03/12 00:22:35   1245] 
[03/12 00:22:35   1245] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:22:35   1245] optDesignOneStep: Leakage Power Flow
[03/12 00:22:35   1245] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:22:35   1245] Begin: GigaOpt DRV Optimization
[03/12 00:22:35   1245] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/12 00:22:35   1245] Info: 1 clock net  excluded from IPO operation.
[03/12 00:22:35   1245] Summary for sequential cells idenfication: 
[03/12 00:22:35   1245] Identified SBFF number: 199
[03/12 00:22:35   1245] Identified MBFF number: 0
[03/12 00:22:35   1245] Not identified SBFF number: 0
[03/12 00:22:35   1245] Not identified MBFF number: 0
[03/12 00:22:35   1245] Number of sequential cells which are not FFs: 104
[03/12 00:22:35   1245] 
[03/12 00:22:35   1245] PhyDesignGrid: maxLocalDensity 3.00
[03/12 00:22:35   1245] #spOpts: N=65 
[03/12 00:22:35   1245] Core basic site is core
[03/12 00:22:35   1246] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 00:22:42   1252] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:22:42   1252] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 00:22:42   1252] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:22:42   1252] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 00:22:42   1252] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:22:42   1252] DEBUG: @coeDRVCandCache::init.
[03/12 00:22:42   1253] Info: violation cost 53.632275 (cap = 0.513930, tran = 41.118340, len = 0.000000, fanout load = 0.000000, fanout count = 12.000000, glitch 0.000000)
[03/12 00:22:42   1253] |    13   |   448   |     5   |      5  |     0   |     0   |     0   |     0   | -1.51 |          0|          0|          0|  53.10  |            |           |
[03/12 00:22:48   1259] Info: violation cost 12.428395 (cap = 0.000000, tran = 12.428395, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:22:48   1259] |    16   |  1005   |     0   |      0  |     0   |     0   |     0   |     0   | -1.51 |         75|          0|         65|  53.13  |   0:00:06.0|    1670.3M|
[03/12 00:22:49   1259] Info: violation cost 0.046914 (cap = 0.000000, tran = 0.046914, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:22:49   1259] |     1   |    69   |     0   |      0  |     0   |     0   |     0   |     0   | -1.51 |          0|          0|         16|  53.13  |   0:00:01.0|    1670.3M|
[03/12 00:22:49   1259] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 00:22:49   1259] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.51 |          0|          0|          1|  53.13  |   0:00:00.0|    1689.4M|
[03/12 00:22:49   1259] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 00:22:49   1259] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:22:49   1259] Layer 7 has 78 constrained nets 
[03/12 00:22:49   1259] **** End NDR-Layer Usage Statistics ****
[03/12 00:22:49   1259] 
[03/12 00:22:49   1259] *** Finish DRV Fixing (cpu=0:00:08.0 real=0:00:08.0 mem=1689.4M) ***
[03/12 00:22:49   1259] 
[03/12 00:22:49   1260] *** Starting refinePlace (0:21:00 mem=1721.4M) ***
[03/12 00:22:49   1260] Total net bbox length = 1.161e+06 (5.349e+05 6.261e+05) (ext = 2.065e+04)
[03/12 00:22:49   1260] default core: bins with density >  0.75 = 15.2 % ( 219 / 1444 )
[03/12 00:22:49   1260] Density distribution unevenness ratio = 18.282%
[03/12 00:22:49   1260] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1721.4MB) @(0:21:00 - 0:21:00).
[03/12 00:22:49   1260] Starting refinePlace ...
[03/12 00:22:49   1260] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:22:50   1260] default core: bins with density >  0.75 = 15.1 % ( 218 / 1444 )
[03/12 00:22:50   1260] Density distribution unevenness ratio = 18.200%
[03/12 00:22:51   1262]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:22:51   1262] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1721.4MB) @(0:21:00 - 0:21:02).
[03/12 00:22:51   1262] Move report: preRPlace moves 153 insts, mean move: 0.53 um, max move: 2.40 um
[03/12 00:22:51   1262] 	Max move on inst (core_instance/FE_OFC6611_inst_6_): (290.20, 150.40) --> (290.80, 152.20)
[03/12 00:22:51   1262] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
[03/12 00:22:51   1262] wireLenOptFixPriorityInst 0 inst fixed
[03/12 00:22:51   1262] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:22:51   1262] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1721.4MB) @(0:21:02 - 0:21:02).
[03/12 00:22:51   1262] Move report: Detail placement moves 153 insts, mean move: 0.53 um, max move: 2.40 um
[03/12 00:22:51   1262] 	Max move on inst (core_instance/FE_OFC6611_inst_6_): (290.20, 150.40) --> (290.80, 152.20)
[03/12 00:22:51   1262] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1721.4MB
[03/12 00:22:51   1262] Statistics of distance of Instance movement in refine placement:
[03/12 00:22:51   1262]   maximum (X+Y) =         2.40 um
[03/12 00:22:51   1262]   inst (core_instance/FE_OFC6611_inst_6_) with max move: (290.2, 150.4) -> (290.8, 152.2)
[03/12 00:22:51   1262]   mean    (X+Y) =         0.53 um
[03/12 00:22:51   1262] Summary Report:
[03/12 00:22:51   1262] Instances move: 153 (out of 49945 movable)
[03/12 00:22:51   1262] Mean displacement: 0.53 um
[03/12 00:22:51   1262] Max displacement: 2.40 um (Instance: core_instance/FE_OFC6611_inst_6_) (290.2, 150.4) -> (290.8, 152.2)
[03/12 00:22:51   1262] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKBD6
[03/12 00:22:51   1262] Total instances moved : 153
[03/12 00:22:51   1262] Total net bbox length = 1.161e+06 (5.349e+05 6.261e+05) (ext = 2.065e+04)
[03/12 00:22:51   1262] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1721.4MB
[03/12 00:22:51   1262] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1721.4MB) @(0:21:00 - 0:21:02).
[03/12 00:22:51   1262] *** Finished refinePlace (0:21:02 mem=1721.4M) ***
[03/12 00:22:52   1262] Finished re-routing un-routed nets (0:00:00.0 1721.4M)
[03/12 00:22:52   1262] 
[03/12 00:22:52   1262] 
[03/12 00:22:52   1262] Density : 0.5313
[03/12 00:22:52   1262] Max route overflow : 0.0000
[03/12 00:22:52   1262] 
[03/12 00:22:52   1262] 
[03/12 00:22:52   1262] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:03.0 mem=1721.4M) ***
[03/12 00:22:52   1262] DEBUG: @coeDRVCandCache::cleanup.
[03/12 00:22:52   1263] End: GigaOpt DRV Optimization
[03/12 00:22:52   1263] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/12 00:22:52   1263] Leakage Power Opt: resetting the buf/inv selection
[03/12 00:22:52   1263] ** Profile ** Start :  cpu=0:00:00.0, mem=1534.6M
[03/12 00:22:52   1263] ** Profile ** Other data :  cpu=0:00:00.1, mem=1534.6M
[03/12 00:22:53   1263] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1544.6M
[03/12 00:22:53   1264] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1544.6M
[03/12 00:22:53   1264] 
------------------------------------------------------------
     Summary (cpu=0.29min real=0.28min mem=1534.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.507  | -1.507  | -0.821  |
|           TNS (ns):| -4089.8 | -3650.9 |-513.665 |
|    Violating Paths:|  7180   |  5189   |  2719   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.131%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1544.6M
[03/12 00:22:53   1264] **optDesign ... cpu = 0:17:50, real = 0:17:49, mem = 1534.6M, totSessionCpu=0:21:05 **
[03/12 00:22:54   1264] *** Timing NOT met, worst failing slack is -1.507
[03/12 00:22:54   1264] *** Check timing (0:00:00.0)
[03/12 00:22:54   1264] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:22:54   1264] optDesignOneStep: Leakage Power Flow
[03/12 00:22:54   1264] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 00:22:54   1264] Begin: GigaOpt Optimization in WNS mode
[03/12 00:22:54   1264] Info: 1 clock net  excluded from IPO operation.
[03/12 00:22:54   1264] PhyDesignGrid: maxLocalDensity 1.00
[03/12 00:22:54   1264] #spOpts: N=65 
[03/12 00:22:57   1268] *info: 1 clock net excluded
[03/12 00:22:57   1268] *info: 2 special nets excluded.
[03/12 00:22:57   1268] *info: 179 no-driver nets excluded.
[03/12 00:22:59   1269] ** GigaOpt Optimizer WNS Slack -1.507 TNS Slack -4089.762 Density 53.13
[03/12 00:22:59   1269] Optimizer WNS Pass 0
[03/12 00:22:59   1269] Active Path Group: reg2reg  
[03/12 00:22:59   1270] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:22:59   1270] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:22:59   1270] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:22:59   1270] |  -1.507|   -1.507|-3650.891|-4089.762|    53.13%|   0:00:00.0| 1670.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:22:59   1270] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 00:22:59   1270] |  -1.498|   -1.498|-3648.700|-4087.572|    53.13%|   0:00:00.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:22:59   1270] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 00:23:00   1270] |  -1.491|   -1.491|-3640.562|-4079.434|    53.14%|   0:00:01.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:00   1270] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 00:23:00   1271] |  -1.479|   -1.479|-3625.532|-4064.404|    53.14%|   0:00:00.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:00   1271] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 00:23:01   1271] |  -1.469|   -1.469|-3623.073|-4061.945|    53.14%|   0:00:01.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:01   1271] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:01   1272] |  -1.461|   -1.461|-3615.394|-4054.266|    53.14%|   0:00:00.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:01   1272] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/12 00:23:02   1273] |  -1.459|   -1.459|-3605.077|-4043.948|    53.14%|   0:00:01.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:23:02   1273] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/12 00:23:02   1273] |  -1.451|   -1.451|-3600.206|-4039.078|    53.14%|   0:00:00.0| 1672.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:02   1273] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/12 00:23:03   1274] |  -1.447|   -1.447|-3598.185|-4037.057|    53.15%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:03   1274] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:23:04   1274] |  -1.445|   -1.445|-3591.378|-4030.250|    53.15%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:04   1274] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:23:04   1275] |  -1.437|   -1.437|-3589.350|-4028.220|    53.15%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:04   1275] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:05   1275] |  -1.437|   -1.437|-3580.085|-4018.956|    53.15%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:05   1275] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:05   1275] |  -1.430|   -1.430|-3578.238|-4017.108|    53.15%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:05   1275] |        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
[03/12 00:23:06   1276] |  -1.422|   -1.422|-3564.800|-4003.670|    53.16%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:06   1276] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:06   1277] |  -1.420|   -1.420|-3555.259|-3994.129|    53.17%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:06   1277] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:07   1277] |  -1.412|   -1.412|-3552.429|-3991.300|    53.17%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:07   1277] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:08   1278] |  -1.412|   -1.412|-3546.592|-3985.463|    53.18%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:08   1278] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:08   1278] |  -1.405|   -1.405|-3544.757|-3983.629|    53.18%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:08   1278] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:09   1279] |  -1.399|   -1.399|-3534.912|-3973.788|    53.19%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:09   1279] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:10   1280] |  -1.396|   -1.396|-3527.398|-3966.273|    53.20%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:10   1280] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:10   1281] |  -1.393|   -1.393|-3522.475|-3961.351|    53.20%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:10   1281] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:11   1282] |  -1.391|   -1.391|-3516.062|-3954.938|    53.21%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:11   1282] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:11   1282] |  -1.385|   -1.385|-3510.078|-3948.954|    53.21%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:23:11   1282] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:23:13   1283] |  -1.383|   -1.383|-3502.731|-3941.607|    53.23%|   0:00:02.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:23:13   1283] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:23:13   1284] |  -1.377|   -1.377|-3495.733|-3934.611|    53.23%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:13   1284] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:15   1285] |  -1.377|   -1.377|-3485.123|-3924.005|    53.25%|   0:00:02.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:15   1285] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:15   1286] |  -1.377|   -1.377|-3484.985|-3923.867|    53.25%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:15   1286] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:15   1286] |  -1.370|   -1.370|-3484.184|-3923.066|    53.25%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:15   1286] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:23:16   1287] |  -1.370|   -1.370|-3472.900|-3911.783|    53.27%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:23:16   1287] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 00:23:16   1287] |  -1.365|   -1.365|-3470.661|-3909.544|    53.27%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:16   1287] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:18   1288] |  -1.365|   -1.365|-3461.200|-3900.086|    53.28%|   0:00:02.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:18   1288] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:18   1288] |  -1.365|   -1.365|-3460.994|-3899.881|    53.28%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:18   1288] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:18   1288] |  -1.359|   -1.359|-3460.500|-3899.386|    53.29%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:18   1288] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:19   1290] |  -1.360|   -1.360|-3451.294|-3890.183|    53.31%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:19   1290] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:19   1290] |  -1.359|   -1.359|-3450.402|-3889.292|    53.31%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:19   1290] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:20   1290] |  -1.352|   -1.352|-3449.293|-3888.183|    53.31%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:20   1290] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:22   1292] |  -1.352|   -1.352|-3438.114|-3877.007|    53.34%|   0:00:02.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:22   1292] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:22   1293] |  -1.350|   -1.350|-3434.835|-3873.728|    53.34%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:22   1293] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:22   1293] |  -1.350|   -1.350|-3433.279|-3872.173|    53.35%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:22   1293] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:22   1293] |  -1.343|   -1.343|-3432.469|-3871.363|    53.35%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:22   1293] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:25   1296] |  -1.343|   -1.343|-3422.712|-3861.613|    53.38%|   0:00:03.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:25   1296] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:23:25   1296] |  -1.343|   -1.343|-3419.615|-3858.516|    53.39%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:25   1296] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:23:25   1296] |  -1.336|   -1.336|-3416.912|-3855.813|    53.39%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:23:25   1296] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:23:27   1298] |  -1.336|   -1.336|-3410.453|-3849.344|    53.42%|   0:00:02.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:27   1298] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:23:28   1298] |  -1.334|   -1.334|-3406.528|-3845.420|    53.42%|   0:00:01.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:28   1298] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:28   1299] |  -1.334|   -1.334|-3404.088|-3842.981|    53.43%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:28   1299] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:28   1299] |  -1.327|   -1.327|-3401.892|-3840.785|    53.43%|   0:00:00.0| 1672.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:28   1299] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:31   1302] |  -1.327|   -1.327|-3392.182|-3831.076|    53.46%|   0:00:03.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:23:31   1302] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:23:31   1302] |  -1.323|   -1.323|-3388.834|-3827.729|    53.47%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:31   1302] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:33   1303] |  -1.323|   -1.323|-3384.167|-3823.062|    53.48%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:33   1303] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:33   1303] |  -1.323|   -1.323|-3383.727|-3822.622|    53.49%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:33   1303] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:23:33   1304] |  -1.322|   -1.322|-3382.862|-3821.757|    53.49%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:33   1304] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:34   1304] |  -1.322|   -1.322|-3379.519|-3818.414|    53.50%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:34   1304] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:34   1304] |  -1.322|   -1.322|-3379.513|-3818.408|    53.50%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:34   1304] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:34   1305] |  -1.316|   -1.316|-3379.184|-3818.079|    53.51%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:34   1305] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:23:36   1307] |  -1.316|   -1.316|-3371.129|-3810.031|    53.53%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:36   1307] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:23:36   1307] |  -1.316|   -1.316|-3367.927|-3806.845|    53.54%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:36   1307] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:23:36   1307] |  -1.313|   -1.313|-3367.975|-3806.893|    53.54%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:36   1307] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:37   1308] |  -1.313|   -1.313|-3366.225|-3805.149|    53.55%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:37   1308] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:37   1308] |  -1.313|   -1.313|-3365.953|-3804.877|    53.55%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:37   1308] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:38   1309] |  -1.306|   -1.306|-3364.667|-3803.591|    53.56%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:38   1309] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:40   1311] |  -1.306|   -1.306|-3357.833|-3796.759|    53.58%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:40   1311] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:40   1311] |  -1.306|   -1.306|-3355.048|-3793.973|    53.59%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:40   1311] |        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/12 00:23:41   1311] |  -1.304|   -1.304|-3353.165|-3792.090|    53.60%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:41   1311] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:42   1312] |  -1.304|   -1.304|-3349.395|-3788.322|    53.61%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:42   1312] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:42   1313] |  -1.304|   -1.304|-3349.118|-3788.046|    53.61%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:42   1313] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:42   1313] |  -1.300|   -1.300|-3347.264|-3786.191|    53.62%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:42   1313] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:23:44   1314] |  -1.298|   -1.298|-3340.903|-3779.819|    53.64%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:44   1314] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:23:45   1315] |  -1.298|   -1.298|-3338.604|-3777.538|    53.65%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:45   1315] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:23:45   1315] |  -1.298|   -1.298|-3338.542|-3777.476|    53.65%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:45   1315] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:23:45   1316] |  -1.296|   -1.296|-3336.098|-3775.032|    53.66%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:45   1316] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:46   1317] |  -1.296|   -1.296|-3333.452|-3772.404|    53.68%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:46   1317] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:46   1317] |  -1.296|   -1.296|-3333.133|-3772.086|    53.68%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:46   1317] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:46   1317] |  -1.293|   -1.293|-3332.375|-3771.328|    53.68%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:46   1317] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 00:23:48   1318] |  -1.293|   -1.293|-3328.678|-3767.649|    53.70%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:48   1318] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 00:23:48   1318] |  -1.293|   -1.293|-3328.474|-3767.446|    53.70%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:48   1318] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 00:23:48   1319] |  -1.288|   -1.288|-3327.633|-3766.622|    53.70%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:48   1319] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:23:50   1321] |  -1.289|   -1.289|-3324.672|-3763.695|    53.74%|   0:00:02.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:50   1321] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:23:50   1321] |  -1.289|   -1.289|-3323.981|-3762.992|    53.74%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:23:51   1321] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:23:51   1322] |  -1.288|   -1.288|-3321.059|-3760.070|    53.76%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:51   1322] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:52   1323] |  -1.286|   -1.286|-3319.403|-3758.413|    53.76%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:52   1323] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:53   1323] |  -1.286|   -1.286|-3318.402|-3757.415|    53.77%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:53   1323] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:53   1323] |  -1.286|   -1.286|-3317.878|-3756.891|    53.77%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:53   1323] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:23:53   1324] |  -1.286|   -1.286|-3317.494|-3756.507|    53.78%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:53   1324] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:23:53   1324] |  -1.286|   -1.286|-3316.976|-3755.988|    53.78%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:53   1324] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:23:54   1325] |  -1.284|   -1.284|-3316.078|-3755.091|    53.78%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:54   1325] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:55   1325] |  -1.284|   -1.284|-3314.482|-3753.495|    53.79%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:23:55   1325] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:55   1325] |  -1.279|   -1.279|-3313.363|-3752.376|    53.79%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:55   1325] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:56   1327] |  -1.279|   -1.279|-3308.933|-3747.949|    53.80%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:56   1327] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:57   1327] |  -1.279|   -1.279|-3307.863|-3746.865|    53.81%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:23:57   1327] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 00:23:57   1328] |  -1.277|   -1.277|-3305.247|-3744.250|    53.82%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:57   1328] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:23:58   1328] |  -1.277|   -1.277|-3303.966|-3742.969|    53.83%|   0:00:01.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:58   1328] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:23:58   1328] |  -1.277|   -1.277|-3303.945|-3742.948|    53.83%|   0:00:00.0| 1673.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:23:58   1328] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:23:58   1329] |  -1.275|   -1.275|-3300.615|-3739.618|    53.84%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:23:58   1329] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:59   1329] |  -1.275|   -1.275|-3299.265|-3738.269|    53.84%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:23:59   1329] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:59   1329] |  -1.275|   -1.275|-3299.123|-3738.127|    53.84%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:23:59   1329] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:23:59   1330] |  -1.274|   -1.274|-3298.502|-3737.506|    53.85%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:59   1330] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:23:59   1330] |  -1.274|   -1.274|-3298.208|-3737.211|    53.85%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:23:59   1330] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:00   1330] |  -1.271|   -1.271|-3297.222|-3736.225|    53.85%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:00   1330] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:24:01   1331] |  -1.271|   -1.271|-3292.298|-3731.304|    53.86%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:01   1331] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:24:01   1331] |  -1.271|   -1.271|-3292.081|-3731.087|    53.86%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:01   1331] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:24:01   1332] |  -1.270|   -1.270|-3290.794|-3729.800|    53.87%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:01   1332] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:01   1332] |  -1.270|   -1.270|-3290.136|-3729.142|    53.87%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:01   1332] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:02   1332] |  -1.266|   -1.266|-3289.814|-3728.820|    53.87%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:24:02   1332] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/12 00:24:03   1333] |  -1.266|   -1.266|-3288.093|-3727.100|    53.88%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:03   1333] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:24:03   1334] |  -1.266|   -1.266|-3287.993|-3727.001|    53.88%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:03   1334] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:24:03   1334] |  -1.264|   -1.264|-3285.304|-3724.312|    53.89%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:03   1334] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 00:24:04   1334] |  -1.264|   -1.264|-3284.861|-3723.868|    53.90%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:04   1334] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 00:24:05   1336] |  -1.263|   -1.263|-3283.300|-3722.308|    53.90%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:05   1336] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:24:05   1336] |  -1.263|   -1.263|-3283.292|-3722.300|    53.90%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:05   1336] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:24:05   1336] |  -1.263|   -1.263|-3283.191|-3722.199|    53.90%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:05   1336] |        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
[03/12 00:24:06   1337] |  -1.261|   -1.261|-3281.771|-3720.779|    53.91%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:06   1337] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 00:24:07   1338] |  -1.261|   -1.261|-3281.359|-3720.368|    53.92%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:07   1338] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 00:24:08   1338] |  -1.260|   -1.260|-3279.045|-3718.055|    53.92%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:08   1338] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:08   1339] |  -1.259|   -1.259|-3277.281|-3716.277|    53.93%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:08   1339] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/12 00:24:09   1339] |  -1.259|   -1.259|-3276.328|-3715.324|    53.94%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:09   1339] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/12 00:24:09   1340] |  -1.259|   -1.259|-3276.295|-3715.291|    53.94%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:09   1340] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:10   1341] |  -1.257|   -1.257|-3272.296|-3711.292|    53.95%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:10   1341] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:24:11   1341] |  -1.256|   -1.256|-3271.077|-3710.076|    53.96%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:11   1341] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:24:11   1342] |  -1.255|   -1.255|-3270.532|-3709.532|    53.96%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:11   1342] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:24:11   1342] |  -1.253|   -1.253|-3268.813|-3707.830|    53.97%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:11   1342] |        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/12 00:24:12   1343] |  -1.253|   -1.253|-3267.130|-3706.133|    53.97%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:12   1343] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/12 00:24:12   1343] |  -1.252|   -1.252|-3266.505|-3705.508|    53.97%|   0:00:00.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:12   1343] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 00:24:13   1344] |  -1.250|   -1.250|-3265.653|-3704.656|    53.97%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:13   1344] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:14   1345] |  -1.248|   -1.248|-3263.334|-3702.354|    53.98%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:14   1345] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 00:24:15   1346] |  -1.247|   -1.247|-3262.210|-3701.248|    53.99%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:15   1346] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:16   1347] |  -1.245|   -1.245|-3260.782|-3699.819|    53.99%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:16   1347] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:24:17   1347] |  -1.244|   -1.244|-3259.353|-3698.394|    54.00%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:24:17   1347] |        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
[03/12 00:24:18   1349] |  -1.243|   -1.243|-3257.226|-3696.273|    54.01%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:18   1349] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:19   1350] |  -1.241|   -1.241|-3256.164|-3695.181|    54.01%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:19   1350] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/12 00:24:21   1351] |  -1.240|   -1.240|-3254.033|-3693.037|    54.02%|   0:00:02.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:24:21   1351] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/12 00:24:22   1353] |  -1.240|   -1.240|-3252.318|-3691.322|    54.03%|   0:00:01.0| 1674.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:22   1353] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:24:23   1353] |  -1.238|   -1.238|-3250.647|-3689.653|    54.04%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:23   1353] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:24   1355] |  -1.237|   -1.237|-3249.831|-3688.837|    54.04%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:24   1355] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:24:25   1355] |  -1.236|   -1.236|-3247.852|-3686.845|    54.05%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:25   1355] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 00:24:25   1356] |  -1.235|   -1.235|-3247.046|-3686.039|    54.05%|   0:00:00.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:25   1356] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:24:28   1359] |  -1.234|   -1.234|-3244.306|-3683.300|    54.06%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:24:28   1359] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 00:24:28   1359] |  -1.232|   -1.232|-3243.825|-3682.819|    54.06%|   0:00:00.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:28   1359] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:24:29   1360] |  -1.231|   -1.231|-3242.295|-3681.290|    54.07%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:29   1360] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:31   1362] |  -1.230|   -1.230|-3238.086|-3677.087|    54.07%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:31   1362] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:31   1362] |  -1.228|   -1.228|-3237.601|-3676.603|    54.08%|   0:00:00.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:31   1362] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 00:24:32   1363] |  -1.227|   -1.227|-3236.733|-3675.734|    54.08%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:32   1363] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:33   1364] |  -1.226|   -1.226|-3235.033|-3674.035|    54.09%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:33   1364] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:24:35   1366] |  -1.225|   -1.225|-3234.209|-3673.228|    54.10%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:35   1366] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:36   1367] |  -1.223|   -1.223|-3231.222|-3670.241|    54.10%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:24:36   1367] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/12 00:24:37   1368] |  -1.222|   -1.222|-3230.119|-3669.142|    54.11%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:24:37   1368] |        |         |         |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/12 00:24:38   1369] |  -1.221|   -1.221|-3229.056|-3668.066|    54.12%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:24:38   1369] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:40   1370] |  -1.219|   -1.219|-3227.752|-3666.779|    54.12%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:24:40   1370] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 00:24:40   1371] |  -1.218|   -1.218|-3226.063|-3665.091|    54.13%|   0:00:00.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:24:40   1371] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:42   1373] |  -1.217|   -1.217|-3225.219|-3664.246|    54.14%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:24:42   1373] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:24:43   1374] |  -1.216|   -1.216|-3223.515|-3662.543|    54.14%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:43   1374] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 00:24:46   1377] |  -1.215|   -1.215|-3221.738|-3660.766|    54.15%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:46   1377] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:24:49   1379] |  -1.214|   -1.214|-3220.451|-3659.479|    54.15%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:49   1379] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:24:51   1382] |  -1.211|   -1.211|-3218.537|-3657.565|    54.16%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:24:51   1382] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:24:53   1384] |  -1.209|   -1.209|-3216.194|-3655.223|    54.18%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:24:53   1384] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/12 00:24:55   1386] |  -1.208|   -1.208|-3211.710|-3650.743|    54.19%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:55   1386] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:24:58   1389] |  -1.207|   -1.207|-3209.811|-3648.851|    54.20%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:24:58   1389] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:25:01   1392] |  -1.206|   -1.206|-3208.334|-3647.374|    54.21%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:01   1392] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:03   1393] |  -1.204|   -1.204|-3207.086|-3646.114|    54.22%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:03   1393] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:05   1396] |  -1.203|   -1.203|-3205.359|-3644.388|    54.24%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:25:05   1396] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 00:25:08   1399] |  -1.202|   -1.202|-3204.501|-3643.519|    54.25%|   0:00:03.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:25:08   1399] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 00:25:09   1400] |  -1.201|   -1.201|-3201.467|-3640.487|    54.26%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:25:09   1400] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:25:11   1401] |  -1.200|   -1.200|-3200.075|-3639.096|    54.28%|   0:00:02.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:25:11   1401] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:25:12   1402] |  -1.199|   -1.199|-3198.443|-3637.485|    54.29%|   0:00:01.0| 1675.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:12   1402] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:15   1406] |  -1.200|   -1.200|-3195.701|-3634.747|    54.30%|   0:00:03.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:25:15   1406] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:25:15   1406] |  -1.198|   -1.198|-3195.409|-3634.456|    54.30%|   0:00:00.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:25:15   1406] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 00:25:17   1407] |  -1.197|   -1.197|-3193.979|-3633.026|    54.31%|   0:00:02.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:25:17   1407] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:25:18   1409] |  -1.196|   -1.196|-3193.075|-3632.096|    54.32%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:18   1409] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:21   1412] |  -1.195|   -1.195|-3192.052|-3631.078|    54.34%|   0:00:03.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:21   1412] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:24   1415] |  -1.193|   -1.193|-3190.274|-3629.321|    54.35%|   0:00:03.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:25:24   1415] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:25:28   1419] |  -1.192|   -1.192|-3188.147|-3627.227|    54.36%|   0:00:04.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:28   1419] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:31   1422] |  -1.191|   -1.191|-3185.694|-3624.778|    54.38%|   0:00:03.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:25:31   1422] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:25:34   1425] |  -1.190|   -1.190|-3184.102|-3623.193|    54.39%|   0:00:03.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:34   1425] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:25:39   1430] |  -1.189|   -1.189|-3180.678|-3619.773|    54.40%|   0:00:05.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:39   1430] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:42   1433] |  -1.189|   -1.189|-3179.417|-3618.516|    54.41%|   0:00:03.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:42   1433] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:43   1434] |  -1.188|   -1.188|-3179.072|-3618.171|    54.42%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:43   1434] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:45   1436] |  -1.187|   -1.187|-3177.915|-3616.988|    54.42%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:25:45   1436] |        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/12 00:25:48   1439] |  -1.186|   -1.186|-3176.059|-3615.135|    54.44%|   0:00:03.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:25:48   1439] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:52   1443] |  -1.185|   -1.185|-3175.090|-3614.187|    54.45%|   0:00:04.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:25:52   1443] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:25:56   1446] |  -1.184|   -1.184|-3173.060|-3612.149|    54.46%|   0:00:04.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:25:56   1446] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:25:57   1448] |  -1.183|   -1.183|-3170.088|-3609.166|    54.47%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:25:57   1448] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:25:59   1450] |  -1.182|   -1.182|-3169.072|-3608.154|    54.47%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:25:59   1450] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:03   1453] |  -1.181|   -1.181|-3166.265|-3605.386|    54.49%|   0:00:04.0| 1679.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:26:03   1453] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:26:05   1456] |  -1.181|   -1.181|-3164.672|-3603.797|    54.50%|   0:00:02.0| 1679.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:26:05   1456] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:26:09   1460] |  -1.179|   -1.179|-3163.107|-3602.231|    54.50%|   0:00:04.0| 1679.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:26:09   1460] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:14   1465] |  -1.179|   -1.179|-3161.601|-3600.725|    54.51%|   0:00:05.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:26:14   1465] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:26:18   1469] |  -1.178|   -1.178|-3160.493|-3599.633|    54.52%|   0:00:04.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:26:18   1469] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:26:21   1471] |  -1.177|   -1.177|-3158.367|-3597.501|    54.53%|   0:00:03.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:26:21   1471] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:24   1475] |  -1.176|   -1.176|-3156.849|-3596.040|    54.54%|   0:00:03.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:26:24   1475] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:26   1477] |  -1.175|   -1.175|-3155.944|-3595.119|    54.55%|   0:00:02.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:26:26   1477] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:29   1480] |  -1.175|   -1.175|-3154.284|-3593.463|    54.56%|   0:00:03.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:26:29   1480] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:31   1481] |  -1.174|   -1.174|-3150.157|-3589.329|    54.62%|   0:00:02.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:26:31   1481] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:26:31   1482] |  -1.171|   -1.171|-3149.404|-3588.593|    54.63%|   0:00:00.0| 1680.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:26:31   1482] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:26:34   1485] |  -1.170|   -1.170|-3145.337|-3584.543|    54.65%|   0:00:03.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:26:34   1485] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:26:36   1487] |  -1.169|   -1.169|-3144.178|-3583.383|    54.66%|   0:00:02.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:26:36   1487] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:26:39   1490] |  -1.168|   -1.168|-3142.208|-3581.410|    54.67%|   0:00:03.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:26:39   1490] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:26:44   1495] |  -1.167|   -1.167|-3141.034|-3580.237|    54.69%|   0:00:05.0| 1682.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:26:44   1495] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:26:51   1502] |  -1.166|   -1.166|-3139.647|-3578.861|    54.69%|   0:00:07.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:26:51   1502] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:26:57   1508] |  -1.166|   -1.166|-3138.097|-3577.317|    54.70%|   0:00:06.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:26:57   1508] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:26:58   1509] |  -1.165|   -1.165|-3136.851|-3576.071|    54.71%|   0:00:01.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:26:58   1509] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:27:03   1514] |  -1.164|   -1.164|-3135.482|-3574.687|    54.72%|   0:00:05.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:27:03   1514] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:06   1516] |  -1.164|   -1.164|-3134.101|-3573.310|    54.73%|   0:00:03.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:27:06   1516] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:06   1517] |  -1.163|   -1.163|-3133.950|-3573.158|    54.73%|   0:00:00.0| 1683.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:27:06   1517] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:10   1520] |  -1.162|   -1.162|-3130.945|-3570.157|    54.74%|   0:00:04.0| 1684.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:27:10   1520] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:14   1525] |  -1.161|   -1.161|-3129.240|-3568.473|    54.75%|   0:00:04.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:27:14   1525] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:27:21   1532] |  -1.160|   -1.160|-3122.750|-3561.986|    54.76%|   0:00:07.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:27:21   1532] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:26   1537] |  -1.159|   -1.159|-3120.565|-3559.820|    54.77%|   0:00:05.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:27:26   1537] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 00:27:33   1544] |  -1.158|   -1.158|-3117.688|-3556.958|    54.78%|   0:00:07.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:27:33   1544] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:36   1547] |  -1.157|   -1.157|-3114.873|-3554.127|    54.79%|   0:00:03.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:27:36   1547] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:42   1553] |  -1.156|   -1.156|-3113.452|-3552.700|    54.80%|   0:00:06.0| 1685.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:27:42   1553] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:46   1557] |  -1.157|   -1.157|-3111.848|-3551.116|    54.81%|   0:00:04.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:27:46   1557] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:47   1557] |  -1.156|   -1.156|-3111.852|-3551.120|    54.81%|   0:00:01.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:27:47   1557] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:47   1558] |  -1.156|   -1.156|-3111.660|-3550.928|    54.81%|   0:00:00.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:27:47   1558] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:49   1560] |  -1.156|   -1.156|-3108.281|-3547.571|    54.90%|   0:00:02.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:27:49   1560] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:50   1561] |  -1.154|   -1.154|-3107.611|-3546.889|    54.91%|   0:00:01.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:27:50   1561] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:27:54   1564] |  -1.154|   -1.154|-3106.506|-3545.792|    54.92%|   0:00:04.0| 1694.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:27:54   1564] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:27:56   1567] |  -1.153|   -1.153|-3105.549|-3544.828|    54.93%|   0:00:02.0| 1695.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:27:56   1567] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:27:59   1570] |  -1.153|   -1.153|-3102.446|-3541.728|    54.94%|   0:00:03.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:27:59   1570] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:27:59   1570] |  -1.152|   -1.152|-3102.356|-3541.637|    54.94%|   0:00:00.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:27:59   1570] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:28:02   1573] |  -1.151|   -1.151|-3100.552|-3539.833|    54.95%|   0:00:03.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:02   1573] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:04   1575] |  -1.151|   -1.151|-3099.985|-3539.263|    54.95%|   0:00:02.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:04   1575] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:04   1575] |  -1.151|   -1.151|-3099.840|-3539.118|    54.95%|   0:00:00.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:04   1575] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:05   1575] |  -1.151|   -1.151|-3099.827|-3539.105|    54.95%|   0:00:01.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:05   1575] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:07   1578] |  -1.151|   -1.151|-3097.170|-3536.473|    55.06%|   0:00:02.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:07   1578] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:08   1578] |  -1.151|   -1.151|-3096.643|-3535.933|    55.08%|   0:00:01.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:28:08   1578] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:08   1579] |  -1.150|   -1.150|-3096.430|-3535.721|    55.08%|   0:00:00.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:08   1579] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:09   1580] |  -1.150|   -1.150|-3096.287|-3535.579|    55.09%|   0:00:01.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:09   1580] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:09   1580] |  -1.149|   -1.149|-3096.103|-3535.394|    55.09%|   0:00:00.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:28:09   1580] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:11   1582] |  -1.148|   -1.148|-3093.428|-3532.724|    55.10%|   0:00:02.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:11   1582] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:15   1586] |  -1.148|   -1.148|-3089.444|-3528.778|    55.10%|   0:00:04.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:15   1586] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:19   1590] |  -1.147|   -1.147|-3088.648|-3527.991|    55.11%|   0:00:04.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:28:19   1590] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:28:23   1594] |  -1.146|   -1.146|-3087.713|-3527.045|    55.12%|   0:00:04.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:28:23   1594] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:28:24   1595] |  -1.146|   -1.146|-3087.505|-3526.837|    55.13%|   0:00:01.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:24   1595] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:25   1595] |  -1.146|   -1.146|-3087.365|-3526.698|    55.13%|   0:00:01.0| 1696.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:25   1595] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:26   1597] |  -1.146|   -1.146|-3087.205|-3526.554|    55.13%|   0:00:01.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:26   1597] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:29   1599] |  -1.146|   -1.146|-3085.104|-3524.457|    55.23%|   0:00:03.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:29   1599] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:29   1600] |  -1.145|   -1.145|-3084.716|-3524.068|    55.24%|   0:00:00.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:28:29   1600] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:28:32   1603] |  -1.144|   -1.144|-3082.488|-3521.840|    55.25%|   0:00:03.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:32   1603] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:35   1606] |  -1.143|   -1.143|-3080.498|-3519.875|    55.27%|   0:00:03.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:35   1606] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:37   1608] |  -1.142|   -1.142|-3079.522|-3518.913|    55.27%|   0:00:02.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:37   1608] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:44   1614] |  -1.142|   -1.142|-3078.409|-3517.800|    55.28%|   0:00:07.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:44   1614] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:44   1615] |  -1.142|   -1.142|-3078.329|-3517.725|    55.28%|   0:00:00.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:44   1615] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:28:45   1616] |  -1.141|   -1.141|-3076.859|-3516.267|    55.35%|   0:00:01.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:28:45   1616] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:28:49   1620] |  -1.141|   -1.141|-3074.182|-3513.608|    55.36%|   0:00:04.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:28:49   1620] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:28:52   1623] |  -1.140|   -1.140|-3073.441|-3512.842|    55.37%|   0:00:03.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:52   1623] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:28:56   1627] |  -1.140|   -1.140|-3072.363|-3511.771|    55.38%|   0:00:04.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:56   1627] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:28:56   1627] |  -1.140|   -1.140|-3072.076|-3511.485|    55.38%|   0:00:00.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:28:56   1627] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:28:57   1628] |  -1.139|   -1.139|-3071.253|-3510.665|    55.43%|   0:00:01.0| 1697.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:28:57   1628] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:29:00   1631] |  -1.138|   -1.138|-3070.460|-3509.872|    55.48%|   0:00:03.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:29:00   1631] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:29:03   1634] |  -1.138|   -1.138|-3069.536|-3508.940|    55.49%|   0:00:03.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:29:03   1634] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:29:04   1634] |  -1.137|   -1.137|-3068.975|-3508.379|    55.49%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:29:04   1634] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:29:07   1638] |  -1.137|   -1.137|-3067.215|-3506.598|    55.50%|   0:00:03.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:29:07   1638] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:29:14   1645] |  -1.136|   -1.136|-3066.235|-3505.586|    55.51%|   0:00:07.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:29:14   1645] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:29:18   1649] |  -1.136|   -1.136|-3065.634|-3505.006|    55.52%|   0:00:04.0| 1700.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:29:18   1649] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:19   1650] |  -1.135|   -1.135|-3065.463|-3504.835|    55.52%|   0:00:01.0| 1700.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:29:19   1650] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:25   1655] |  -1.135|   -1.135|-3064.558|-3503.904|    55.54%|   0:00:06.0| 1700.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:29:25   1655] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:28   1658] |  -1.134|   -1.134|-3064.428|-3503.777|    55.54%|   0:00:03.0| 1700.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:29:28   1658] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:32   1663] |  -1.134|   -1.134|-3063.580|-3502.919|    55.55%|   0:00:04.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:29:32   1663] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:33   1663] |  -1.134|   -1.134|-3063.551|-3502.891|    55.55%|   0:00:01.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:29:33   1663] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:35   1666] |  -1.133|   -1.133|-3062.050|-3501.381|    55.66%|   0:00:02.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:29:35   1666] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:42   1673] |  -1.133|   -1.133|-3061.277|-3500.602|    55.67%|   0:00:07.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:29:42   1673] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:43   1674] |  -1.133|   -1.133|-3060.542|-3499.867|    55.67%|   0:00:01.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:29:43   1674] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:45   1676] |  -1.133|   -1.133|-3060.195|-3499.524|    55.72%|   0:00:02.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:29:45   1676] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:45   1676] |  -1.132|   -1.132|-3060.040|-3499.369|    55.72%|   0:00:00.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:29:45   1676] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:29:51   1682] |  -1.132|   -1.132|-3058.923|-3498.243|    55.73%|   0:00:06.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:29:51   1682] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:52   1683] |  -1.132|   -1.132|-3058.581|-3497.901|    55.76%|   0:00:01.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:29:52   1683] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:29:52   1683] |  -1.131|   -1.131|-3058.477|-3497.798|    55.77%|   0:00:00.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:29:52   1683] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:29:58   1688] |  -1.131|   -1.131|-3056.390|-3495.710|    55.77%|   0:00:06.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:29:58   1688] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:00   1690] |  -1.132|   -1.132|-3056.081|-3495.408|    55.78%|   0:00:02.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:30:00   1690] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:30:00   1691] |  -1.130|   -1.130|-3055.724|-3495.052|    55.78%|   0:00:00.0| 1702.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:00   1691] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:07   1698] |  -1.129|   -1.129|-3053.250|-3492.612|    55.80%|   0:00:07.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:07   1698] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:08   1699] |  -1.129|   -1.129|-3052.946|-3492.332|    55.80%|   0:00:01.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:08   1699] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:10   1700] |  -1.128|   -1.128|-3051.997|-3491.369|    55.86%|   0:00:02.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:10   1700] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:14   1705] |  -1.128|   -1.128|-3050.455|-3489.827|    55.88%|   0:00:04.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:14   1705] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:15   1706] |  -1.128|   -1.128|-3050.338|-3489.696|    55.88%|   0:00:01.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:15   1706] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:15   1706] |  -1.128|   -1.128|-3050.326|-3489.684|    55.88%|   0:00:00.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:15   1706] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:16   1707] |  -1.127|   -1.127|-3049.948|-3489.308|    55.91%|   0:00:01.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:16   1707] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:19   1710] |  -1.127|   -1.127|-3049.186|-3488.547|    55.92%|   0:00:03.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:19   1710] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:30:20   1711] |  -1.126|   -1.126|-3048.553|-3487.913|    55.94%|   0:00:01.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:20   1711] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:25   1715] |  -1.126|   -1.126|-3047.285|-3486.645|    55.96%|   0:00:05.0| 1703.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:25   1715] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:26   1717] |  -1.126|   -1.126|-3046.981|-3486.341|    55.96%|   0:00:01.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:26   1717] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:27   1717] |  -1.126|   -1.126|-3046.960|-3486.320|    55.96%|   0:00:01.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:30:27   1717] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:28   1718] |  -1.125|   -1.125|-3046.512|-3485.872|    55.99%|   0:00:01.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:30:28   1718] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:30:30   1721] |  -1.124|   -1.124|-3044.878|-3484.242|    56.02%|   0:00:02.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:30   1721] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:30:37   1727] |  -1.124|   -1.124|-3043.040|-3482.392|    56.02%|   0:00:07.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:30:37   1727] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:39   1729] |  -1.124|   -1.124|-3042.727|-3482.065|    56.03%|   0:00:02.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:30:39   1729] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:30:40   1731] |  -1.123|   -1.123|-3042.384|-3481.739|    56.07%|   0:00:01.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:40   1731] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:30:46   1737] |  -1.123|   -1.123|-3041.594|-3480.913|    56.08%|   0:00:06.0| 1704.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:30:46   1737] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:30:48   1739] |  -1.123|   -1.123|-3041.188|-3480.523|    56.08%|   0:00:02.0| 1705.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:30:48   1739] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:30:50   1741] |  -1.122|   -1.122|-3040.950|-3480.293|    56.11%|   0:00:02.0| 1705.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:30:50   1741] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:30:58   1749] |  -1.122|   -1.122|-3039.525|-3478.852|    56.11%|   0:00:08.0| 1705.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:30:58   1749] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:01   1752] |  -1.121|   -1.121|-3039.309|-3478.637|    56.12%|   0:00:03.0| 1705.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:31:01   1752] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:03   1753] |  -1.121|   -1.121|-3039.044|-3478.371|    56.12%|   0:00:02.0| 1707.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:31:03   1753] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:04   1754] |  -1.120|   -1.120|-3038.867|-3478.194|    56.14%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:04   1754] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:12   1763] |  -1.122|   -1.122|-3037.564|-3476.912|    56.16%|   0:00:08.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:12   1763] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:12   1763] |  -1.120|   -1.120|-3037.510|-3476.858|    56.16%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:12   1763] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:12   1763] |  -1.120|   -1.120|-3037.477|-3476.824|    56.16%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:12   1763] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:13   1764] |  -1.120|   -1.120|-3037.247|-3476.598|    56.19%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:31:13   1764] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:31:22   1772] |  -1.120|   -1.120|-3035.896|-3475.236|    56.20%|   0:00:09.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:22   1772] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:22   1773] |  -1.120|   -1.120|-3035.820|-3475.159|    56.20%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:22   1773] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:23   1774] |  -1.119|   -1.119|-3035.746|-3475.097|    56.22%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:23   1774] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:30   1781] |  -1.119|   -1.119|-3033.931|-3473.299|    56.23%|   0:00:07.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:30   1781] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:31   1781] |  -1.119|   -1.119|-3033.563|-3472.931|    56.23%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:31   1781] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:31   1782] |  -1.119|   -1.119|-3033.450|-3472.804|    56.26%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:31:31   1782] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:32   1783] |  -1.118|   -1.118|-3033.367|-3472.721|    56.26%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:32   1783] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:39   1790] |  -1.118|   -1.118|-3031.881|-3471.235|    56.28%|   0:00:07.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:39   1790] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:40   1791] |  -1.118|   -1.118|-3031.737|-3471.091|    56.28%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:40   1791] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:41   1791] |  -1.117|   -1.117|-3031.326|-3470.680|    56.31%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:31:41   1791] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:31:47   1798] |  -1.119|   -1.119|-3030.842|-3470.212|    56.31%|   0:00:06.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:31:47   1798] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:31:48   1799] |  -1.116|   -1.116|-3030.649|-3470.020|    56.31%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:48   1799] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:52   1803] |  -1.116|   -1.116|-3030.127|-3469.498|    56.32%|   0:00:04.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:52   1803] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:54   1804] |  -1.116|   -1.116|-3029.732|-3469.104|    56.32%|   0:00:02.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:54   1804] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:55   1805] |  -1.116|   -1.116|-3029.686|-3469.058|    56.32%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:31:55   1805] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:31:56   1807] |  -1.116|   -1.116|-3029.516|-3468.888|    56.36%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:31:56   1807] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:32:08   1819] |  -1.116|   -1.116|-3026.941|-3466.294|    56.37%|   0:00:12.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:32:08   1819] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:32:08   1819] |  -1.115|   -1.115|-3026.865|-3466.219|    56.37%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:08   1819] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:10   1820] |  -1.115|   -1.115|-3026.766|-3466.119|    56.38%|   0:00:02.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:10   1820] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:11   1822] |  -1.115|   -1.115|-3025.616|-3464.969|    56.41%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:11   1822] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:14   1824] |  -1.114|   -1.114|-3025.554|-3464.898|    56.44%|   0:00:03.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:32:14   1824] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:19   1829] |  -1.114|   -1.114|-3024.752|-3464.099|    56.45%|   0:00:05.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:32:19   1829] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:32:22   1833] |  -1.114|   -1.114|-3024.398|-3463.745|    56.45%|   0:00:03.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:32:22   1833] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:32:22   1833] |  -1.114|   -1.114|-3024.388|-3463.735|    56.45%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:32:22   1833] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:32:23   1834] |  -1.113|   -1.113|-3023.956|-3463.289|    56.48%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:23   1834] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:30   1841] |  -1.115|   -1.115|-3023.205|-3462.539|    56.49%|   0:00:07.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:32:30   1841] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:32:32   1843] |  -1.114|   -1.114|-3023.058|-3462.392|    56.49%|   0:00:02.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:32:32   1843] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:32:33   1843] |  -1.113|   -1.113|-3022.918|-3462.252|    56.50%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:33   1843] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:35   1846] |  -1.113|   -1.113|-3022.288|-3461.622|    56.53%|   0:00:02.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:32:35   1846] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:32:35   1846] |  -1.113|   -1.113|-3022.228|-3461.562|    56.53%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:35   1846] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:40   1851] |  -1.115|   -1.115|-3021.488|-3460.827|    56.58%|   0:00:05.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:40   1851] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:32:42   1852] |  -1.115|   -1.115|-3021.422|-3460.765|    56.62%|   0:00:02.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:42   1852] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:32:43   1854] |  -1.115|   -1.115|-3021.010|-3460.353|    56.64%|   0:00:01.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:43   1854] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:32:43   1854] |  -1.115|   -1.115|-3020.922|-3460.265|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:43   1854] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:32:43   1854] |  -1.115|   -1.115|-3020.922|-3460.265|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:32:43   1854] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:32:43   1854] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:32:43   1854] 
[03/12 00:32:43   1854] *** Finish Core Optimize Step (cpu=0:09:45 real=0:09:44 mem=1709.4M) ***
[03/12 00:32:43   1854] Active Path Group: default 
[03/12 00:32:44   1854] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:32:44   1854] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:32:44   1854] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:32:44   1854] |  -0.821|   -1.115|-523.250|-3460.265|    56.65%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.727|   -1.115|-515.760|-3452.775|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.709|   -1.115|-513.799|-3450.814|    56.65%|   0:00:00.0| 1747.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.680|   -1.115|-510.477|-3447.492|    56.65%|   0:00:00.0| 1747.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.671|   -1.115|-510.352|-3447.367|    56.65%|   0:00:00.0| 1747.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.661|   -1.115|-508.432|-3445.448|    56.65%|   0:00:00.0| 1747.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.656|   -1.115|-508.385|-3445.400|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:44   1855] |  -0.635|   -1.115|-508.552|-3445.568|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:44   1855] |  -0.627|   -1.115|-504.818|-3441.833|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:44   1855] |  -0.610|   -1.115|-503.174|-3440.189|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_132_/D       |
[03/12 00:32:44   1855] |  -0.601|   -1.115|-503.010|-3440.026|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_128_/D       |
[03/12 00:32:44   1855] |  -0.592|   -1.115|-502.954|-3439.969|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:44   1855] |  -0.583|   -1.115|-501.306|-3438.322|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
[03/12 00:32:44   1855] |  -0.569|   -1.115|-501.139|-3438.155|    56.65%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_67_/D        |
[03/12 00:32:45   1855] |  -0.559|   -1.115|-500.302|-3437.317|    56.66%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:45   1855] |  -0.543|   -1.115|-497.744|-3434.760|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:45   1856] |  -0.531|   -1.115|-497.458|-3434.473|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:45   1856] |  -0.505|   -1.115|-476.152|-3413.167|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 00:32:45   1856] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
[03/12 00:32:45   1856] |  -0.454|   -1.115|-455.405|-3392.420|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:45   1856] |  -0.446|   -1.115|-454.662|-3391.677|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:45   1856] |  -0.433|   -1.115|-454.304|-3391.320|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_15_/D        |
[03/12 00:32:45   1856] |  -0.410|   -1.115|-427.790|-3364.805|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_67_/D        |
[03/12 00:32:45   1856] |  -0.398|   -1.115|-426.614|-3363.629|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:45   1856] |  -0.390|   -1.115|-422.433|-3359.448|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:45   1856] |  -0.381|   -1.115|-422.282|-3359.297|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:45   1856] |  -0.370|   -1.115|-421.548|-3358.563|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_15_/D        |
[03/12 00:32:46   1856] |  -0.336|   -1.115|-419.847|-3356.862|    56.66%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:46   1856] |  -0.337|   -1.115|-415.204|-3352.219|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:46   1856] |  -0.329|   -1.115|-414.793|-3351.809|    56.66%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_5_/D         |
[03/12 00:32:46   1857] |  -0.321|   -1.115|-412.667|-3349.683|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:46   1857] |  -0.310|   -1.115|-407.190|-3344.205|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_5_/D         |
[03/12 00:32:46   1857] |  -0.306|   -1.115|-405.845|-3342.860|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_134_/D       |
[03/12 00:32:46   1857] |  -0.293|   -1.115|-405.475|-3342.490|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:46   1857] |  -0.293|   -1.115|-405.015|-3342.030|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:46   1857] |  -0.283|   -1.115|-402.246|-3339.262|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/kmem_instance/memory8_reg_7_/D       |
[03/12 00:32:46   1857] |  -0.273|   -1.115|-390.959|-3330.341|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
[03/12 00:32:47   1858] |  -0.267|   -1.115|-344.473|-3283.854|    56.67%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
[03/12 00:32:47   1858] |  -0.256|   -1.115|-330.148|-3269.530|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_67_/D        |
[03/12 00:32:47   1858] |  -0.248|   -1.115|-329.846|-3269.228|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 00:32:47   1858] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
[03/12 00:32:47   1858] |  -0.238|   -1.115|-317.177|-3256.560|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 00:32:47   1858] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_13_/D                           |
[03/12 00:32:47   1858] |  -0.231|   -1.115|-304.721|-3244.103|    56.67%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_129_/D       |
[03/12 00:32:47   1858] |  -0.225|   -1.115|-298.264|-3237.646|    56.68%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_62_/D        |
[03/12 00:32:48   1858] |  -0.215|   -1.115|-292.365|-3231.747|    56.68%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_78_/D            |
[03/12 00:32:48   1859] |  -0.207|   -1.115|-279.635|-3219.017|    56.68%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 00:32:48   1859] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
[03/12 00:32:48   1859] |  -0.195|   -1.115|-257.753|-3197.096|    56.68%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:48   1859] |  -0.189|   -1.115|-248.405|-3187.748|    56.68%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_9_/D         |
[03/12 00:32:48   1859] |  -0.180|   -1.115|-238.221|-3177.564|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 00:32:48   1859] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
[03/12 00:32:49   1859] |  -0.172|   -1.115|-227.741|-3167.084|    56.69%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/kmem_instance/memory11_reg_53_/D     |
[03/12 00:32:49   1860] |  -0.162|   -1.115|-213.942|-3153.284|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:32:49   1860] |  -0.162|   -1.115|-195.517|-3134.248|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:32:49   1860] |  -0.155|   -1.115|-195.506|-3134.236|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:49   1860] |  -0.150|   -1.115|-188.054|-3126.784|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory3_reg_115_/E     |
[03/12 00:32:49   1860] |  -0.147|   -1.115|-174.461|-3113.191|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_65_/D        |
[03/12 00:32:50   1860] |  -0.147|   -1.115|-161.072|-3097.259|    56.69%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_65_/D        |
[03/12 00:32:50   1860] |  -0.140|   -1.115|-160.983|-3097.170|    56.69%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory1_reg_84_/E      |
[03/12 00:32:50   1861] |  -0.133|   -1.115|-145.874|-3082.061|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_77_/D        |
[03/12 00:32:50   1861] |  -0.126|   -1.115|-132.566|-3069.781|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_9_/D         |
[03/12 00:32:51   1861] |  -0.127|   -1.115|-114.160|-3051.375|    56.70%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
[03/12 00:32:51   1861] |  -0.119|   -1.115|-112.753|-3049.968|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_28_/D        |
[03/12 00:32:51   1862] |  -0.113|   -1.115|-107.543|-3044.757|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:51   1862] |  -0.114|   -1.115|-104.914|-3042.129|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:51   1862] |  -0.105|   -1.115|-104.458|-3041.672|    56.70%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:32:52   1862] |  -0.098|   -1.115|-100.433|-3037.647|    56.71%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/12 00:32:52   1863] |  -0.100|   -1.115| -80.473|-3017.115|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:32:52   1863] |  -0.099|   -1.115| -80.443|-3017.086|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:52   1863] |  -0.091|   -1.115| -80.267|-3016.909|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 00:32:52   1863] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
[03/12 00:32:53   1863] |  -0.085|   -1.115| -72.070|-3006.101|    56.71%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:32:53   1864] |  -0.085|   -1.115| -67.238|-3001.269|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:32:53   1864] |  -0.077|   -1.115| -66.910|-3000.941|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
[03/12 00:32:54   1864] |  -0.080|   -1.115| -59.950|-2993.981|    56.71%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
[03/12 00:32:54   1865] |  -0.080|   -1.115| -59.908|-2993.939|    56.71%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_48_/D        |
[03/12 00:32:54   1865] |  -0.071|   -1.115| -59.405|-2993.437|    56.72%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_2_/D         |
[03/12 00:32:54   1865] |  -0.070|   -1.115| -50.038|-2984.008|    56.72%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_14_/D        |
[03/12 00:32:55   1865] |  -0.062|   -1.115| -46.670|-2980.641|    56.72%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_75_/D            |
[03/12 00:32:55   1866] |  -0.056|   -1.115| -33.904|-2967.788|    56.72%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_87_/D            |
[03/12 00:32:56   1866] |  -0.049|   -1.115| -17.713|-2950.395|    56.73%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:56   1867] |  -0.049|   -1.115| -15.789|-2948.491|    56.73%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 00:32:56   1867] |  -0.047|   -1.115| -15.628|-2948.329|    56.73%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/12 00:32:57   1867] |  -0.048|   -1.115| -13.799|-2946.500|    56.73%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/12 00:32:57   1867] |  -0.039|   -1.115| -13.115|-2945.817|    56.73%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_61_/D        |
[03/12 00:32:57   1868] |  -0.032|   -1.115| -11.065|-2943.798|    56.74%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:57   1868] |  -0.030|   -1.115|  -7.707|-2938.844|    56.74%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_87_/D            |
[03/12 00:32:58   1868] |  -0.028|   -1.115|  -7.552|-2938.689|    56.74%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:32:58   1869] |  -0.028|   -1.115|  -4.767|-2935.053|    56.75%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:32:58   1869] |  -0.024|   -1.115|  -4.473|-2934.759|    56.75%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:58   1869] |  -0.023|   -1.115|  -3.430|-2929.882|    56.75%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:59   1869] |  -0.023|   -1.115|  -2.973|-2926.884|    56.75%|   0:00:01.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:59   1869] |  -0.017|   -1.115|  -2.619|-2926.559|    56.75%|   0:00:00.0| 1709.4M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 00:32:59   1870] |  -0.016|   -1.115|  -0.866|-2924.812|    56.76%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_65_/D        |
[03/12 00:33:00   1870] |  -0.016|   -1.115|  -0.767|-2924.713|    56.76%|   0:00:01.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:33:00   1870] |  -0.016|   -1.115|  -0.700|-2924.644|    56.76%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 00:33:00   1871] |  -0.008|   -1.115|  -0.161|-2924.105|    56.77%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/12 00:33:00   1871] |  -0.005|   -1.115|  -0.012|-2923.986|    56.77%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_9_/D             |
[03/12 00:33:01   1872] |  -0.003|   -1.115|  -0.004|-2918.779|    56.77%|   0:00:01.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/12 00:33:02   1872] |   0.002|   -1.115|   0.000|-2918.775|    56.78%|   0:00:01.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:33:02   1873] |   0.009|   -1.115|   0.000|-2916.356|    56.78%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory13_reg_129_/ |
[03/12 00:33:02   1873] |        |         |        |         |          |            |        |          |         | E                                                  |
[03/12 00:33:03   1874] |   0.010|   -1.115|   0.000|-2916.260|    56.79%|   0:00:01.0| 1728.5M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
[03/12 00:33:04   1875] |   0.014|   -1.115|   0.000|-2916.260|    56.79%|   0:00:01.0| 1728.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory5_reg_115_/E     |
[03/12 00:33:04   1875] |   0.015|   -1.115|   0.000|-2916.260|    56.79%|   0:00:00.0| 1728.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory5_reg_115_/E     |
[03/12 00:33:04   1875] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:33:04   1875] 
[03/12 00:33:04   1875] *** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:21.0 mem=1728.5M) ***
[03/12 00:33:04   1875] 
[03/12 00:33:04   1875] *** Finished Optimize Step Cumulative (cpu=0:10:05 real=0:10:05 mem=1728.5M) ***
[03/12 00:33:04   1875] ** GigaOpt Optimizer WNS Slack -1.115 TNS Slack -2916.260 Density 56.79
[03/12 00:33:04   1875] Placement Snapshot: Density distribution:
[03/12 00:33:04   1875] [1.00 -  +++]: 147 (10.18%)
[03/12 00:33:04   1875] [0.95 - 1.00]: 21 (1.45%)
[03/12 00:33:04   1875] [0.90 - 0.95]: 19 (1.32%)
[03/12 00:33:04   1875] [0.85 - 0.90]: 15 (1.04%)
[03/12 00:33:04   1875] [0.80 - 0.85]: 28 (1.94%)
[03/12 00:33:04   1875] [0.75 - 0.80]: 23 (1.59%)
[03/12 00:33:04   1875] [0.70 - 0.75]: 38 (2.63%)
[03/12 00:33:04   1875] [0.65 - 0.70]: 51 (3.53%)
[03/12 00:33:04   1875] [0.60 - 0.65]: 64 (4.43%)
[03/12 00:33:04   1875] [0.55 - 0.60]: 73 (5.06%)
[03/12 00:33:04   1875] [0.50 - 0.55]: 85 (5.89%)
[03/12 00:33:04   1875] [0.45 - 0.50]: 118 (8.17%)
[03/12 00:33:04   1875] [0.40 - 0.45]: 134 (9.28%)
[03/12 00:33:04   1875] [0.35 - 0.40]: 175 (12.12%)
[03/12 00:33:04   1875] [0.30 - 0.35]: 92 (6.37%)
[03/12 00:33:04   1875] [0.25 - 0.30]: 73 (5.06%)
[03/12 00:33:04   1875] [0.20 - 0.25]: 85 (5.89%)
[03/12 00:33:04   1875] [0.15 - 0.20]: 80 (5.54%)
[03/12 00:33:04   1875] [0.10 - 0.15]: 59 (4.09%)
[03/12 00:33:04   1875] [0.05 - 0.10]: 36 (2.49%)
[03/12 00:33:04   1875] [0.00 - 0.05]: 28 (1.94%)
[03/12 00:33:04   1875] Begin: Area Reclaim Optimization
[03/12 00:33:04   1875] Reclaim Optimization WNS Slack -1.115  TNS Slack -2916.260 Density 56.79
[03/12 00:33:04   1875] +----------+---------+--------+---------+------------+--------+
[03/12 00:33:04   1875] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 00:33:04   1875] +----------+---------+--------+---------+------------+--------+
[03/12 00:33:04   1875] |    56.79%|        -|  -1.115|-2916.260|   0:00:00.0| 1728.5M|
[03/12 00:33:10   1880] |    56.49%|      276|  -1.130|-2920.209|   0:00:06.0| 1728.5M|
[03/12 00:33:21   1892] |    56.23%|     1123|  -1.126|-2919.671|   0:00:11.0| 1728.5M|
[03/12 00:33:22   1893] |    56.22%|       17|  -1.126|-2919.600|   0:00:01.0| 1728.5M|
[03/12 00:33:22   1893] |    56.22%|        0|  -1.126|-2919.600|   0:00:00.0| 1728.5M|
[03/12 00:33:22   1893] +----------+---------+--------+---------+------------+--------+
[03/12 00:33:22   1893] Reclaim Optimization End WNS Slack -1.126  TNS Slack -2919.599 Density 56.22
[03/12 00:33:22   1893] 
[03/12 00:33:22   1893] ** Summary: Restruct = 0 Buffer Deletion = 254 Declone = 27 Resize = 945 **
[03/12 00:33:22   1893] --------------------------------------------------------------
[03/12 00:33:22   1893] |                                   | Total     | Sequential |
[03/12 00:33:22   1893] --------------------------------------------------------------
[03/12 00:33:22   1893] | Num insts resized                 |     930  |       0    |
[03/12 00:33:22   1893] | Num insts undone                  |     195  |       0    |
[03/12 00:33:22   1893] | Num insts Downsized               |     930  |       0    |
[03/12 00:33:22   1893] | Num insts Samesized               |       0  |       0    |
[03/12 00:33:22   1893] | Num insts Upsized                 |       0  |       0    |
[03/12 00:33:22   1893] | Num multiple commits+uncommits    |      15  |       -    |
[03/12 00:33:22   1893] --------------------------------------------------------------
[03/12 00:33:22   1893] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:33:22   1893] Layer 7 has 973 constrained nets 
[03/12 00:33:22   1893] **** End NDR-Layer Usage Statistics ****
[03/12 00:33:22   1893] ** Finished Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:18.0) **
[03/12 00:33:22   1893] *** Finished Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1709.40M, totSessionCpu=0:31:33).
[03/12 00:33:22   1893] Placement Snapshot: Density distribution:
[03/12 00:33:22   1893] [1.00 -  +++]: 148 (10.25%)
[03/12 00:33:22   1893] [0.95 - 1.00]: 21 (1.45%)
[03/12 00:33:22   1893] [0.90 - 0.95]: 20 (1.39%)
[03/12 00:33:22   1893] [0.85 - 0.90]: 13 (0.90%)
[03/12 00:33:22   1893] [0.80 - 0.85]: 28 (1.94%)
[03/12 00:33:22   1893] [0.75 - 0.80]: 24 (1.66%)
[03/12 00:33:22   1893] [0.70 - 0.75]: 40 (2.77%)
[03/12 00:33:22   1893] [0.65 - 0.70]: 52 (3.60%)
[03/12 00:33:22   1893] [0.60 - 0.65]: 62 (4.29%)
[03/12 00:33:22   1893] [0.55 - 0.60]: 73 (5.06%)
[03/12 00:33:22   1893] [0.50 - 0.55]: 90 (6.23%)
[03/12 00:33:22   1893] [0.45 - 0.50]: 121 (8.38%)
[03/12 00:33:22   1893] [0.40 - 0.45]: 137 (9.49%)
[03/12 00:33:22   1893] [0.35 - 0.40]: 175 (12.12%)
[03/12 00:33:22   1893] [0.30 - 0.35]: 92 (6.37%)
[03/12 00:33:22   1893] [0.25 - 0.30]: 78 (5.40%)
[03/12 00:33:22   1893] [0.20 - 0.25]: 91 (6.30%)
[03/12 00:33:22   1893] [0.15 - 0.20]: 73 (5.06%)
[03/12 00:33:22   1893] [0.10 - 0.15]: 54 (3.74%)
[03/12 00:33:22   1893] [0.05 - 0.10]: 34 (2.35%)
[03/12 00:33:22   1893] [0.00 - 0.05]: 18 (1.25%)
[03/12 00:33:22   1893] *** Starting refinePlace (0:31:34 mem=1725.4M) ***
[03/12 00:33:22   1893] Total net bbox length = 1.176e+06 (5.486e+05 6.279e+05) (ext = 2.064e+04)
[03/12 00:33:22   1893] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:33:22   1893] default core: bins with density >  0.75 = 23.2 % ( 335 / 1444 )
[03/12 00:33:22   1893] Density distribution unevenness ratio = 18.844%
[03/12 00:33:22   1893] RPlace IncrNP: Rollback Lev = -3
[03/12 00:33:22   1893] RPlace: Density =1.084444, incremental np is triggered.
[03/12 00:33:23   1894] nrCritNet: 1.95% ( 1064 / 54676 ) cutoffSlk: -1130.6ps stdDelay: 14.2ps
[03/12 00:33:29   1900] default core: bins with density >  0.75 = 26.1 % ( 377 / 1444 )
[03/12 00:33:29   1900] Density distribution unevenness ratio = 18.556%
[03/12 00:33:29   1900] RPlace postIncrNP: Density = 1.084444 -> 1.005556.
[03/12 00:33:29   1900] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:33:29   1900] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:33:29   1900] [1.05 - 1.10] :	 3 (0.21%) -> 0 (0.00%)
[03/12 00:33:29   1900] [1.00 - 1.05] :	 17 (1.18%) -> 1 (0.07%)
[03/12 00:33:29   1900] [0.95 - 1.00] :	 27 (1.87%) -> 7 (0.48%)
[03/12 00:33:29   1900] [0.90 - 0.95] :	 57 (3.95%) -> 28 (1.94%)
[03/12 00:33:29   1900] [0.85 - 0.90] :	 81 (5.61%) -> 95 (6.58%)
[03/12 00:33:29   1900] [0.80 - 0.85] :	 80 (5.54%) -> 161 (11.15%)
[03/12 00:33:29   1900] [CPU] RefinePlace/IncrNP (cpu=0:00:06.6, real=0:00:07.0, mem=1767.4MB) @(0:31:34 - 0:31:40).
[03/12 00:33:29   1900] Move report: incrNP moves 9585 insts, mean move: 4.42 um, max move: 39.80 um
[03/12 00:33:29   1900] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2719): (596.40, 274.60) --> (596.60, 314.20)
[03/12 00:33:29   1900] Move report: Timing Driven Placement moves 9585 insts, mean move: 4.42 um, max move: 39.80 um
[03/12 00:33:29   1900] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2719): (596.40, 274.60) --> (596.60, 314.20)
[03/12 00:33:29   1900] 	Runtime: CPU: 0:00:06.6 REAL: 0:00:07.0 MEM: 1767.4MB
[03/12 00:33:29   1900] Starting refinePlace ...
[03/12 00:33:29   1900] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:33:29   1900] default core: bins with density >  0.75 =   26 % ( 375 / 1444 )
[03/12 00:33:29   1900] Density distribution unevenness ratio = 18.497%
[03/12 00:33:30   1901]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:33:30   1901] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=1767.4MB) @(0:31:40 - 0:31:42).
[03/12 00:33:30   1901] Move report: preRPlace moves 11663 insts, mean move: 0.68 um, max move: 6.60 um
[03/12 00:33:30   1901] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1223): (578.20, 60.40) --> (573.40, 58.60)
[03/12 00:33:30   1901] 	Length: 29 sites, height: 1 rows, site name: core, cell type: XNR3D4
[03/12 00:33:30   1901] Move report: Detail placement moves 11663 insts, mean move: 0.68 um, max move: 6.60 um
[03/12 00:33:30   1901] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1223): (578.20, 60.40) --> (573.40, 58.60)
[03/12 00:33:30   1901] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1767.4MB
[03/12 00:33:31   1901] Statistics of distance of Instance movement in refine placement:
[03/12 00:33:31   1901]   maximum (X+Y) =        40.40 um
[03/12 00:33:31   1901]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2719) with max move: (596.4, 274.6) -> (597.2, 314.2)
[03/12 00:33:31   1901]   mean    (X+Y) =         2.85 um
[03/12 00:33:31   1901] Total instances flipped for legalization: 64
[03/12 00:33:31   1901] Summary Report:
[03/12 00:33:31   1901] Instances move: 17078 (out of 50592 movable)
[03/12 00:33:31   1901] Mean displacement: 2.85 um
[03/12 00:33:31   1901] Max displacement: 40.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U2719) (596.4, 274.6) -> (597.2, 314.2)
[03/12 00:33:31   1901] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 00:33:31   1901] Total instances moved : 17078
[03/12 00:33:31   1902] Total net bbox length = 1.198e+06 (5.641e+05 6.342e+05) (ext = 2.065e+04)
[03/12 00:33:31   1902] Runtime: CPU: 0:00:08.3 REAL: 0:00:09.0 MEM: 1767.4MB
[03/12 00:33:31   1902] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:09.0, mem=1767.4MB) @(0:31:34 - 0:31:42).
[03/12 00:33:31   1902] *** Finished refinePlace (0:31:42 mem=1767.4M) ***
[03/12 00:33:31   1902] Finished re-routing un-routed nets (0:00:00.0 1767.4M)
[03/12 00:33:31   1902] 
[03/12 00:33:31   1902] 
[03/12 00:33:31   1902] Density : 0.5622
[03/12 00:33:31   1902] Max route overflow : 0.0000
[03/12 00:33:31   1902] 
[03/12 00:33:31   1902] 
[03/12 00:33:31   1902] *** Finish Physical Update (cpu=0:00:09.6 real=0:00:09.0 mem=1767.4M) ***
[03/12 00:33:32   1903] ** GigaOpt Optimizer WNS Slack -1.161 TNS Slack -2938.062 Density 56.22
[03/12 00:33:32   1903] Skipped Place ECO bump recovery (WNS opt)
[03/12 00:33:32   1903] Optimizer WNS Pass 1
[03/12 00:33:32   1903] Active Path Group: reg2reg  
[03/12 00:33:32   1903] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:33:32   1903] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:33:32   1903] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:33:32   1903] |  -1.161|   -1.161|-2938.062|-2938.062|    56.22%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:33:32   1903] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:33:32   1904] |  -1.140|   -1.140|-2927.821|-2927.821|    56.22%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:33:32   1904] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:33:33   1905] |  -1.130|   -1.130|-2923.669|-2923.669|    56.23%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:33:33   1905] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:33:34   1905] |  -1.122|   -1.122|-2921.697|-2921.697|    56.23%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:33:34   1905] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:33:46   1917] |  -1.123|   -1.123|-2918.944|-2918.944|    56.24%|   0:00:12.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:33:46   1917] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:33:46   1917] |  -1.120|   -1.120|-2918.662|-2918.662|    56.24%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:33:46   1917] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:33:51   1922] |  -1.120|   -1.120|-2917.858|-2917.858|    56.24%|   0:00:05.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:33:51   1922] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:33:54   1925] |  -1.120|   -1.120|-2917.441|-2917.441|    56.24%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:33:54   1925] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:33:55   1926] |  -1.114|   -1.114|-2915.907|-2915.907|    56.26%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:33:55   1926] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:34:49   1980] |  -1.113|   -1.113|-2912.979|-2912.979|    56.27%|   0:00:54.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:34:49   1980] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:34:56   1987] |  -1.112|   -1.112|-2910.949|-2910.949|    56.28%|   0:00:07.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:34:56   1987] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:35:05   1997] |  -1.112|   -1.112|-2910.027|-2910.027|    56.29%|   0:00:09.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:35:05   1997] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:35:11   2002] |  -1.111|   -1.111|-2908.598|-2908.598|    56.36%|   0:00:06.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:35:11   2002] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:35:21   2012] |  -1.111|   -1.111|-2907.184|-2907.184|    56.37%|   0:00:10.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:35:21   2012] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:35:24   2015] |  -1.111|   -1.111|-2906.347|-2906.347|    56.37%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:35:24   2015] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:35:26   2017] |  -1.107|   -1.107|-2905.785|-2905.785|    56.41%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:35:26   2017] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:05   2056] |  -1.107|   -1.107|-2903.734|-2903.734|    56.42%|   0:00:39.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:05   2056] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:08   2059] |  -1.107|   -1.107|-2903.113|-2903.113|    56.43%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:08   2059] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:08   2059] |  -1.107|   -1.107|-2903.020|-2903.020|    56.43%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:08   2059] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:11   2062] |  -1.106|   -1.106|-2901.019|-2901.019|    56.49%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:11   2062] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:36:26   2077] |  -1.106|   -1.106|-2899.027|-2899.027|    56.49%|   0:00:15.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:26   2077] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:36:27   2078] |  -1.106|   -1.106|-2898.822|-2898.822|    56.49%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:27   2078] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:36:30   2081] |  -1.105|   -1.105|-2897.586|-2897.586|    56.52%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:30   2081] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:36:31   2082] |  -1.104|   -1.104|-2896.894|-2896.894|    56.53%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:31   2082] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:33   2084] |  -1.104|   -1.104|-2896.507|-2896.507|    56.54%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:33   2084] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:34   2085] |  -1.102|   -1.102|-2895.984|-2895.984|    56.58%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:34   2085] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:36:36   2087] |  -1.102|   -1.102|-2895.305|-2895.305|    56.60%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:36   2087] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:36   2087] |  -1.102|   -1.102|-2895.119|-2895.119|    56.60%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:36   2087] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:41   2092] |  -1.102|   -1.102|-2894.911|-2894.911|    56.66%|   0:00:05.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:41   2092] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:43   2094] |  -1.102|   -1.102|-2894.639|-2894.639|    56.66%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:43   2094] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:52   2103] |  -1.106|   -1.106|-2892.428|-2892.428|    56.74%|   0:00:09.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:52   2103] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:54   2105] |  -1.104|   -1.104|-2892.005|-2892.005|    56.78%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:54   2105] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:36:54   2105] |  -1.103|   -1.103|-2891.818|-2891.818|    56.79%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:54   2105] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:36:56   2107] |  -1.102|   -1.102|-2891.690|-2891.690|    56.79%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:56   2107] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:36:59   2110] |  -1.102|   -1.102|-2890.613|-2890.613|    56.79%|   0:00:03.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:36:59   2110] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:36:59   2110] |  -1.102|   -1.102|-2890.362|-2890.362|    56.82%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:36:59   2110] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:00   2111] |  -1.102|   -1.102|-2890.221|-2890.221|    56.82%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:37:00   2111] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:04   2115] |  -1.102|   -1.102|-2889.838|-2889.838|    56.88%|   0:00:04.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:04   2115] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:37:06   2117] |  -1.102|   -1.102|-2889.732|-2889.732|    56.93%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:37:06   2117] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:08   2119] |  -1.102|   -1.102|-2889.704|-2889.704|    56.95%|   0:00:02.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:37:08   2119] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:09   2120] |  -1.102|   -1.102|-2889.685|-2889.685|    56.96%|   0:00:01.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:37:09   2120] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:09   2120] |  -1.102|   -1.102|-2889.685|-2889.685|    56.96%|   0:00:00.0| 1767.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:37:09   2120] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:37:09   2120] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:09   2120] 
[03/12 00:37:09   2120] *** Finish Core Optimize Step (cpu=0:03:37 real=0:03:37 mem=1767.4M) ***
[03/12 00:37:09   2120] Active Path Group: default 
[03/12 00:37:09   2120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:09   2120] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:37:09   2120] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:09   2120] |   0.003|   -1.102|   0.000|-2889.685|    56.96%|   0:00:00.0| 1767.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_91_/D            |
[03/12 00:37:10   2121] |   0.007|   -1.102|   0.000|-2889.685|    56.96%|   0:00:01.0| 1786.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory2_reg_93_/D      |
[03/12 00:37:11   2122] |   0.013|   -1.102|   0.000|-2889.685|    56.96%|   0:00:01.0| 1786.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory4_reg_125_/D     |
[03/12 00:37:13   2124] |   0.018|   -1.102|   0.000|-2885.612|    56.97%|   0:00:02.0| 1786.5M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_59_/D            |
[03/12 00:37:13   2124] |   0.018|   -1.102|   0.000|-2885.612|    56.97%|   0:00:00.0| 1786.5M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_59_/D            |
[03/12 00:37:13   2124] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:13   2124] 
[03/12 00:37:13   2124] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1786.5M) ***
[03/12 00:37:13   2124] 
[03/12 00:37:13   2124] *** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:03:41 mem=1786.5M) ***
[03/12 00:37:13   2124] ** GigaOpt Optimizer WNS Slack -1.102 TNS Slack -2885.612 Density 56.97
[03/12 00:37:13   2124] Placement Snapshot: Density distribution:
[03/12 00:37:13   2124] [1.00 -  +++]: 145 (10.04%)
[03/12 00:37:13   2124] [0.95 - 1.00]: 21 (1.45%)
[03/12 00:37:13   2124] [0.90 - 0.95]: 18 (1.25%)
[03/12 00:37:13   2124] [0.85 - 0.90]: 15 (1.04%)
[03/12 00:37:13   2124] [0.80 - 0.85]: 25 (1.73%)
[03/12 00:37:13   2124] [0.75 - 0.80]: 23 (1.59%)
[03/12 00:37:13   2124] [0.70 - 0.75]: 35 (2.42%)
[03/12 00:37:13   2124] [0.65 - 0.70]: 53 (3.67%)
[03/12 00:37:13   2124] [0.60 - 0.65]: 61 (4.22%)
[03/12 00:37:13   2124] [0.55 - 0.60]: 71 (4.92%)
[03/12 00:37:13   2124] [0.50 - 0.55]: 87 (6.02%)
[03/12 00:37:13   2124] [0.45 - 0.50]: 115 (7.96%)
[03/12 00:37:13   2124] [0.40 - 0.45]: 132 (9.14%)
[03/12 00:37:13   2124] [0.35 - 0.40]: 162 (11.22%)
[03/12 00:37:13   2124] [0.30 - 0.35]: 88 (6.09%)
[03/12 00:37:13   2124] [0.25 - 0.30]: 73 (5.06%)
[03/12 00:37:13   2124] [0.20 - 0.25]: 117 (8.10%)
[03/12 00:37:13   2124] [0.15 - 0.20]: 124 (8.59%)
[03/12 00:37:13   2124] [0.10 - 0.15]: 51 (3.53%)
[03/12 00:37:13   2124] [0.05 - 0.10]: 22 (1.52%)
[03/12 00:37:13   2124] [0.00 - 0.05]: 6 (0.42%)
[03/12 00:37:13   2124] Begin: Area Reclaim Optimization
[03/12 00:37:14   2125] Reclaim Optimization WNS Slack -1.102  TNS Slack -2885.612 Density 56.97
[03/12 00:37:14   2125] +----------+---------+--------+---------+------------+--------+
[03/12 00:37:14   2125] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 00:37:14   2125] +----------+---------+--------+---------+------------+--------+
[03/12 00:37:14   2125] |    56.97%|        -|  -1.102|-2885.612|   0:00:00.0| 1786.5M|
[03/12 00:37:18   2129] |    56.92%|       56|  -1.102|-2886.381|   0:00:04.0| 1786.5M|
[03/12 00:37:27   2138] |    56.75%|      776|  -1.101|-2886.925|   0:00:09.0| 1786.5M|
[03/12 00:37:27   2138] |    56.75%|        2|  -1.101|-2886.925|   0:00:00.0| 1786.5M|
[03/12 00:37:27   2138] |    56.75%|        0|  -1.101|-2886.925|   0:00:00.0| 1786.5M|
[03/12 00:37:27   2139] +----------+---------+--------+---------+------------+--------+
[03/12 00:37:27   2139] Reclaim Optimization End WNS Slack -1.101  TNS Slack -2886.925 Density 56.75
[03/12 00:37:27   2139] 
[03/12 00:37:27   2139] ** Summary: Restruct = 0 Buffer Deletion = 40 Declone = 18 Resize = 575 **
[03/12 00:37:27   2139] --------------------------------------------------------------
[03/12 00:37:27   2139] |                                   | Total     | Sequential |
[03/12 00:37:27   2139] --------------------------------------------------------------
[03/12 00:37:27   2139] | Num insts resized                 |     573  |       0    |
[03/12 00:37:27   2139] | Num insts undone                  |     203  |       0    |
[03/12 00:37:27   2139] | Num insts Downsized               |     573  |       0    |
[03/12 00:37:27   2139] | Num insts Samesized               |       0  |       0    |
[03/12 00:37:27   2139] | Num insts Upsized                 |       0  |       0    |
[03/12 00:37:27   2139] | Num multiple commits+uncommits    |       2  |       -    |
[03/12 00:37:27   2139] --------------------------------------------------------------
[03/12 00:37:27   2139] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:37:27   2139] Layer 7 has 979 constrained nets 
[03/12 00:37:27   2139] **** End NDR-Layer Usage Statistics ****
[03/12 00:37:27   2139] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.3) (real = 0:00:14.0) **
[03/12 00:37:27   2139] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1732.34M, totSessionCpu=0:35:39).
[03/12 00:37:27   2139] Placement Snapshot: Density distribution:
[03/12 00:37:27   2139] [1.00 -  +++]: 145 (10.04%)
[03/12 00:37:27   2139] [0.95 - 1.00]: 21 (1.45%)
[03/12 00:37:27   2139] [0.90 - 0.95]: 18 (1.25%)
[03/12 00:37:27   2139] [0.85 - 0.90]: 15 (1.04%)
[03/12 00:37:27   2139] [0.80 - 0.85]: 25 (1.73%)
[03/12 00:37:27   2139] [0.75 - 0.80]: 23 (1.59%)
[03/12 00:37:27   2139] [0.70 - 0.75]: 35 (2.42%)
[03/12 00:37:27   2139] [0.65 - 0.70]: 53 (3.67%)
[03/12 00:37:27   2139] [0.60 - 0.65]: 62 (4.29%)
[03/12 00:37:27   2139] [0.55 - 0.60]: 71 (4.92%)
[03/12 00:37:27   2139] [0.50 - 0.55]: 88 (6.09%)
[03/12 00:37:27   2139] [0.45 - 0.50]: 116 (8.03%)
[03/12 00:37:27   2139] [0.40 - 0.45]: 131 (9.07%)
[03/12 00:37:27   2139] [0.35 - 0.40]: 161 (11.15%)
[03/12 00:37:27   2139] [0.30 - 0.35]: 90 (6.23%)
[03/12 00:37:27   2139] [0.25 - 0.30]: 80 (5.54%)
[03/12 00:37:27   2139] [0.20 - 0.25]: 128 (8.86%)
[03/12 00:37:27   2139] [0.15 - 0.20]: 115 (7.96%)
[03/12 00:37:27   2139] [0.10 - 0.15]: 46 (3.19%)
[03/12 00:37:27   2139] [0.05 - 0.10]: 17 (1.18%)
[03/12 00:37:27   2139] [0.00 - 0.05]: 4 (0.28%)
[03/12 00:37:28   2139] *** Starting refinePlace (0:35:39 mem=1732.3M) ***
[03/12 00:37:28   2139] Total net bbox length = 1.201e+06 (5.659e+05 6.354e+05) (ext = 2.065e+04)
[03/12 00:37:28   2139] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:37:28   2139] default core: bins with density >  0.75 = 26.9 % ( 389 / 1444 )
[03/12 00:37:28   2139] Density distribution unevenness ratio = 18.687%
[03/12 00:37:28   2139] RPlace IncrNP: Rollback Lev = -3
[03/12 00:37:28   2139] RPlace: Density =1.030000, incremental np is triggered.
[03/12 00:37:28   2139] nrCritNet: 1.91% ( 1055 / 55156 ) cutoffSlk: -1115.6ps stdDelay: 14.2ps
[03/12 00:37:31   2143] default core: bins with density >  0.75 = 27.2 % ( 393 / 1444 )
[03/12 00:37:31   2143] Density distribution unevenness ratio = 18.629%
[03/12 00:37:31   2143] RPlace postIncrNP: Density = 1.030000 -> 0.993333.
[03/12 00:37:31   2143] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:37:31   2143] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:37:31   2143] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:37:31   2143] [1.00 - 1.05] :	 3 (0.21%) -> 0 (0.00%)
[03/12 00:37:31   2143] [0.95 - 1.00] :	 15 (1.04%) -> 11 (0.76%)
[03/12 00:37:31   2143] [0.90 - 0.95] :	 56 (3.88%) -> 46 (3.19%)
[03/12 00:37:31   2143] [0.85 - 0.90] :	 111 (7.69%) -> 125 (8.66%)
[03/12 00:37:31   2143] [0.80 - 0.85] :	 125 (8.66%) -> 133 (9.21%)
[03/12 00:37:31   2143] [CPU] RefinePlace/IncrNP (cpu=0:00:03.7, real=0:00:03.0, mem=1772.5MB) @(0:35:39 - 0:35:43).
[03/12 00:37:31   2143] Move report: incrNP moves 1758 insts, mean move: 4.84 um, max move: 23.40 um
[03/12 00:37:31   2143] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U578): (604.80, 92.80) --> (621.00, 85.60)
[03/12 00:37:31   2143] Move report: Timing Driven Placement moves 1758 insts, mean move: 4.84 um, max move: 23.40 um
[03/12 00:37:31   2143] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U578): (604.80, 92.80) --> (621.00, 85.60)
[03/12 00:37:31   2143] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 1772.5MB
[03/12 00:37:31   2143] Starting refinePlace ...
[03/12 00:37:31   2143] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:37:31   2143] default core: bins with density >  0.75 = 27.1 % ( 391 / 1444 )
[03/12 00:37:31   2143] Density distribution unevenness ratio = 18.572%
[03/12 00:37:33   2144]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:37:33   2144] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:02.0, mem=1772.5MB) @(0:35:43 - 0:35:45).
[03/12 00:37:33   2144] Move report: preRPlace moves 5981 insts, mean move: 0.68 um, max move: 5.80 um
[03/12 00:37:33   2144] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1638): (629.20, 172.00) --> (631.40, 175.60)
[03/12 00:37:33   2144] 	Length: 21 sites, height: 1 rows, site name: core, cell type: XOR2D4
[03/12 00:37:33   2144] Move report: Detail placement moves 5981 insts, mean move: 0.68 um, max move: 5.80 um
[03/12 00:37:33   2144] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1638): (629.20, 172.00) --> (631.40, 175.60)
[03/12 00:37:33   2144] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 1772.5MB
[03/12 00:37:33   2144] Statistics of distance of Instance movement in refine placement:
[03/12 00:37:33   2144]   maximum (X+Y) =        23.40 um
[03/12 00:37:33   2144]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U578) with max move: (604.8, 92.8) -> (621, 85.6)
[03/12 00:37:33   2144]   mean    (X+Y) =         1.77 um
[03/12 00:37:33   2144] Total instances flipped for legalization: 5
[03/12 00:37:33   2144] Summary Report:
[03/12 00:37:33   2144] Instances move: 6871 (out of 51095 movable)
[03/12 00:37:33   2144] Mean displacement: 1.77 um
[03/12 00:37:33   2144] Max displacement: 23.40 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U578) (604.8, 92.8) -> (621, 85.6)
[03/12 00:37:33   2144] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 00:37:33   2144] Total instances moved : 6871
[03/12 00:37:33   2144] Total net bbox length = 1.206e+06 (5.687e+05 6.377e+05) (ext = 2.065e+04)
[03/12 00:37:33   2144] Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1772.5MB
[03/12 00:37:33   2144] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:05.0, mem=1772.5MB) @(0:35:39 - 0:35:45).
[03/12 00:37:33   2144] *** Finished refinePlace (0:35:45 mem=1772.5M) ***
[03/12 00:37:33   2145] Finished re-routing un-routed nets (0:00:00.0 1772.5M)
[03/12 00:37:33   2145] 
[03/12 00:37:34   2145] 
[03/12 00:37:34   2145] Density : 0.5675
[03/12 00:37:34   2145] Max route overflow : 0.0000
[03/12 00:37:34   2145] 
[03/12 00:37:34   2145] 
[03/12 00:37:34   2145] *** Finish Physical Update (cpu=0:00:06.5 real=0:00:07.0 mem=1772.5M) ***
[03/12 00:37:34   2145] ** GigaOpt Optimizer WNS Slack -1.126 TNS Slack -2892.939 Density 56.75
[03/12 00:37:34   2145] Skipped Place ECO bump recovery (WNS opt)
[03/12 00:37:34   2145] Optimizer WNS Pass 2
[03/12 00:37:34   2146] Active Path Group: reg2reg  
[03/12 00:37:34   2146] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:34   2146] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:37:34   2146] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:37:34   2146] |  -1.126|   -1.126|-2892.939|-2892.939|    56.75%|   0:00:00.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:34   2146] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:37:35   2146] |  -1.119|   -1.119|-2891.394|-2891.394|    56.75%|   0:00:01.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:35   2146] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:37:40   2151] |  -1.119|   -1.119|-2891.142|-2891.142|    56.75%|   0:00:05.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:40   2151] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:37:40   2152] |  -1.115|   -1.115|-2889.893|-2889.893|    56.75%|   0:00:00.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:40   2152] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:37:42   2154] |  -1.110|   -1.110|-2889.023|-2889.023|    56.76%|   0:00:02.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:42   2154] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:37:50   2161] |  -1.108|   -1.108|-2888.536|-2888.536|    56.75%|   0:00:08.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:50   2161] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:37:58   2169] |  -1.108|   -1.108|-2888.483|-2888.483|    56.76%|   0:00:08.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:37:58   2169] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/12 00:38:00   2172] |  -1.100|   -1.100|-2887.421|-2887.421|    56.78%|   0:00:02.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:38:00   2172] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:38:38   2210] |  -1.099|   -1.099|-2882.817|-2882.817|    56.80%|   0:00:38.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:38:38   2210] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:38:59   2230] |  -1.098|   -1.098|-2882.558|-2882.558|    56.81%|   0:00:21.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:38:59   2230] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:39:04   2236] |  -1.096|   -1.096|-2881.475|-2881.475|    56.82%|   0:00:05.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:39:04   2236] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:39:42   2273] |  -1.096|   -1.096|-2878.696|-2878.696|    56.82%|   0:00:38.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:39:42   2273] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:39:44   2275] |  -1.096|   -1.096|-2878.266|-2878.266|    56.83%|   0:00:02.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:39:44   2275] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:39:47   2279] |  -1.093|   -1.093|-2877.600|-2877.600|    56.91%|   0:00:03.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:39:47   2279] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:40:12   2304] |  -1.094|   -1.094|-2874.842|-2874.842|    56.92%|   0:00:25.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:40:12   2304] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:40:18   2309] |  -1.092|   -1.092|-2874.685|-2874.685|    56.92%|   0:00:06.0| 1772.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:40:18   2309] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:40:24   2316] |  -1.092|   -1.092|-2873.622|-2873.622|    56.93%|   0:00:06.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:40:24   2316] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:40:54   2345] |  -1.092|   -1.092|-2871.935|-2871.935|    56.94%|   0:00:30.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:40:54   2345] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:00   2351] |  -1.092|   -1.092|-2871.464|-2871.464|    56.94%|   0:00:06.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:00   2351] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:06   2357] |  -1.092|   -1.092|-2870.360|-2870.360|    57.05%|   0:00:06.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:41:06   2357] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:41:08   2360] |  -1.089|   -1.089|-2869.647|-2869.647|    57.08%|   0:00:02.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:08   2360] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:11   2362] |  -1.089|   -1.089|-2868.582|-2868.582|    57.10%|   0:00:03.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:11   2362] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:14   2365] |  -1.089|   -1.089|-2868.235|-2868.235|    57.15%|   0:00:03.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:14   2365] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:14   2365] |  -1.089|   -1.089|-2868.065|-2868.065|    57.16%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:14   2365] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:18   2369] |  -1.090|   -1.090|-2868.005|-2868.005|    57.20%|   0:00:04.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:18   2369] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:19   2371] |  -1.091|   -1.091|-2867.935|-2867.935|    57.23%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:19   2371] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:20   2371] |  -1.091|   -1.091|-2867.870|-2867.870|    57.24%|   0:00:01.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:20   2371] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:20   2372] |  -1.091|   -1.091|-2867.865|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:20   2372] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:20   2372] |  -1.091|   -1.091|-2867.865|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:41:20   2372] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:41:20   2372] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:20   2372] 
[03/12 00:41:20   2372] *** Finish Core Optimize Step (cpu=0:03:46 real=0:03:46 mem=1755.1M) ***
[03/12 00:41:21   2372] Active Path Group: default 
[03/12 00:41:21   2372] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:21   2372] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:41:21   2372] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:21   2372] |   0.004|   -1.091|   0.000|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_104_/D           |
[03/12 00:41:21   2372] |   0.007|   -1.091|   0.000|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_104_/D           |
[03/12 00:41:21   2373] |   0.015|   -1.091|   0.000|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_90_/E      |
[03/12 00:41:21   2373] |   0.015|   -1.091|   0.000|-2867.865|    57.25%|   0:00:00.0| 1755.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_90_/E      |
[03/12 00:41:21   2373] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:21   2373] 
[03/12 00:41:21   2373] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1755.1M) ***
[03/12 00:41:21   2373] 
[03/12 00:41:21   2373] *** Finished Optimize Step Cumulative (cpu=0:03:47 real=0:03:47 mem=1755.1M) ***
[03/12 00:41:21   2373] ** GigaOpt Optimizer WNS Slack -1.091 TNS Slack -2867.865 Density 57.25
[03/12 00:41:21   2373] Placement Snapshot: Density distribution:
[03/12 00:41:21   2373] [1.00 -  +++]: 146 (10.11%)
[03/12 00:41:21   2373] [0.95 - 1.00]: 19 (1.32%)
[03/12 00:41:21   2373] [0.90 - 0.95]: 17 (1.18%)
[03/12 00:41:21   2373] [0.85 - 0.90]: 17 (1.18%)
[03/12 00:41:21   2373] [0.80 - 0.85]: 25 (1.73%)
[03/12 00:41:21   2373] [0.75 - 0.80]: 22 (1.52%)
[03/12 00:41:21   2373] [0.70 - 0.75]: 35 (2.42%)
[03/12 00:41:21   2373] [0.65 - 0.70]: 50 (3.46%)
[03/12 00:41:21   2373] [0.60 - 0.65]: 63 (4.36%)
[03/12 00:41:21   2373] [0.55 - 0.60]: 72 (4.99%)
[03/12 00:41:21   2373] [0.50 - 0.55]: 88 (6.09%)
[03/12 00:41:21   2373] [0.45 - 0.50]: 115 (7.96%)
[03/12 00:41:21   2373] [0.40 - 0.45]: 125 (8.66%)
[03/12 00:41:21   2373] [0.35 - 0.40]: 160 (11.08%)
[03/12 00:41:21   2373] [0.30 - 0.35]: 87 (6.02%)
[03/12 00:41:21   2373] [0.25 - 0.30]: 69 (4.78%)
[03/12 00:41:21   2373] [0.20 - 0.25]: 106 (7.34%)
[03/12 00:41:21   2373] [0.15 - 0.20]: 136 (9.42%)
[03/12 00:41:21   2373] [0.10 - 0.15]: 64 (4.43%)
[03/12 00:41:21   2373] [0.05 - 0.10]: 23 (1.59%)
[03/12 00:41:21   2373] [0.00 - 0.05]: 5 (0.35%)
[03/12 00:41:21   2373] Begin: Area Reclaim Optimization
[03/12 00:41:22   2373] Reclaim Optimization WNS Slack -1.091  TNS Slack -2867.865 Density 57.25
[03/12 00:41:22   2373] +----------+---------+--------+---------+------------+--------+
[03/12 00:41:22   2373] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 00:41:22   2373] +----------+---------+--------+---------+------------+--------+
[03/12 00:41:22   2373] |    57.25%|        -|  -1.091|-2867.865|   0:00:00.0| 1755.1M|
[03/12 00:41:26   2377] |    57.22%|       37|  -1.091|-2867.862|   0:00:04.0| 1755.1M|
[03/12 00:41:35   2386] |    57.08%|      689|  -1.090|-2869.097|   0:00:09.0| 1755.1M|
[03/12 00:41:35   2386] |    57.08%|        5|  -1.090|-2869.097|   0:00:00.0| 1755.1M|
[03/12 00:41:35   2386] |    57.08%|        0|  -1.090|-2869.097|   0:00:00.0| 1755.1M|
[03/12 00:41:35   2386] +----------+---------+--------+---------+------------+--------+
[03/12 00:41:35   2386] Reclaim Optimization End WNS Slack -1.091  TNS Slack -2869.097 Density 57.08
[03/12 00:41:35   2386] 
[03/12 00:41:35   2386] ** Summary: Restruct = 0 Buffer Deletion = 22 Declone = 17 Resize = 493 **
[03/12 00:41:35   2386] --------------------------------------------------------------
[03/12 00:41:35   2386] |                                   | Total     | Sequential |
[03/12 00:41:35   2386] --------------------------------------------------------------
[03/12 00:41:35   2386] | Num insts resized                 |     488  |       0    |
[03/12 00:41:35   2386] | Num insts undone                  |     201  |       0    |
[03/12 00:41:35   2386] | Num insts Downsized               |     488  |       0    |
[03/12 00:41:35   2386] | Num insts Samesized               |       0  |       0    |
[03/12 00:41:35   2386] | Num insts Upsized                 |       0  |       0    |
[03/12 00:41:35   2386] | Num multiple commits+uncommits    |       5  |       -    |
[03/12 00:41:35   2386] --------------------------------------------------------------
[03/12 00:41:35   2386] **** Begin NDR-Layer Usage Statistics ****
[03/12 00:41:35   2386] Layer 7 has 995 constrained nets 
[03/12 00:41:35   2386] **** End NDR-Layer Usage Statistics ****
[03/12 00:41:35   2386] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.6) (real = 0:00:14.0) **
[03/12 00:41:35   2386] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1749.85M, totSessionCpu=0:39:47).
[03/12 00:41:35   2386] Placement Snapshot: Density distribution:
[03/12 00:41:35   2386] [1.00 -  +++]: 146 (10.11%)
[03/12 00:41:35   2386] [0.95 - 1.00]: 19 (1.32%)
[03/12 00:41:35   2386] [0.90 - 0.95]: 17 (1.18%)
[03/12 00:41:35   2386] [0.85 - 0.90]: 18 (1.25%)
[03/12 00:41:35   2386] [0.80 - 0.85]: 24 (1.66%)
[03/12 00:41:35   2386] [0.75 - 0.80]: 22 (1.52%)
[03/12 00:41:35   2386] [0.70 - 0.75]: 36 (2.49%)
[03/12 00:41:35   2386] [0.65 - 0.70]: 49 (3.39%)
[03/12 00:41:35   2386] [0.60 - 0.65]: 63 (4.36%)
[03/12 00:41:35   2386] [0.55 - 0.60]: 73 (5.06%)
[03/12 00:41:35   2386] [0.50 - 0.55]: 89 (6.16%)
[03/12 00:41:35   2386] [0.45 - 0.50]: 113 (7.83%)
[03/12 00:41:35   2386] [0.40 - 0.45]: 126 (8.73%)
[03/12 00:41:35   2386] [0.35 - 0.40]: 161 (11.15%)
[03/12 00:41:35   2386] [0.30 - 0.35]: 87 (6.02%)
[03/12 00:41:35   2386] [0.25 - 0.30]: 73 (5.06%)
[03/12 00:41:35   2386] [0.20 - 0.25]: 122 (8.45%)
[03/12 00:41:35   2386] [0.15 - 0.20]: 119 (8.24%)
[03/12 00:41:35   2386] [0.10 - 0.15]: 66 (4.57%)
[03/12 00:41:35   2386] [0.05 - 0.10]: 19 (1.32%)
[03/12 00:41:35   2386] [0.00 - 0.05]: 2 (0.14%)
[03/12 00:41:35   2387] *** Starting refinePlace (0:39:47 mem=1749.9M) ***
[03/12 00:41:35   2387] Total net bbox length = 1.209e+06 (5.705e+05 6.388e+05) (ext = 2.065e+04)
[03/12 00:41:35   2387] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:41:35   2387] default core: bins with density >  0.75 = 27.7 % ( 400 / 1444 )
[03/12 00:41:35   2387] Density distribution unevenness ratio = 18.721%
[03/12 00:41:35   2387] RPlace IncrNP: Rollback Lev = -3
[03/12 00:41:35   2387] RPlace: Density =1.050000, incremental np is triggered.
[03/12 00:41:36   2387] nrCritNet: 1.99% ( 1109 / 55656 ) cutoffSlk: -1103.6ps stdDelay: 14.2ps
[03/12 00:41:39   2390] default core: bins with density >  0.75 = 27.8 % ( 402 / 1444 )
[03/12 00:41:39   2390] Density distribution unevenness ratio = 18.712%
[03/12 00:41:39   2390] RPlace postIncrNP: Density = 1.050000 -> 1.002222.
[03/12 00:41:39   2390] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:41:39   2390] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:41:39   2390] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:41:39   2390] [1.00 - 1.05] :	 3 (0.21%) -> 1 (0.07%)
[03/12 00:41:39   2390] [0.95 - 1.00] :	 20 (1.39%) -> 20 (1.39%)
[03/12 00:41:39   2390] [0.90 - 0.95] :	 60 (4.16%) -> 51 (3.53%)
[03/12 00:41:39   2390] [0.85 - 0.90] :	 118 (8.17%) -> 130 (9.00%)
[03/12 00:41:39   2390] [0.80 - 0.85] :	 128 (8.86%) -> 128 (8.86%)
[03/12 00:41:39   2390] [CPU] RefinePlace/IncrNP (cpu=0:00:03.6, real=0:00:04.0, mem=1793.1MB) @(0:39:47 - 0:39:51).
[03/12 00:41:39   2390] Move report: incrNP moves 2243 insts, mean move: 2.95 um, max move: 19.60 um
[03/12 00:41:39   2390] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4460_0): (485.00, 312.40) --> (474.40, 321.40)
[03/12 00:41:39   2390] Move report: Timing Driven Placement moves 2243 insts, mean move: 2.95 um, max move: 19.60 um
[03/12 00:41:39   2390] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4460_0): (485.00, 312.40) --> (474.40, 321.40)
[03/12 00:41:39   2390] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1793.1MB
[03/12 00:41:39   2390] Starting refinePlace ...
[03/12 00:41:39   2390] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:41:39   2390] default core: bins with density >  0.75 = 27.7 % ( 400 / 1444 )
[03/12 00:41:39   2390] Density distribution unevenness ratio = 18.658%
[03/12 00:41:40   2392]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:41:40   2392] [CPU] RefinePlace/preRPlace (cpu=0:00:01.6, real=0:00:01.0, mem=1793.1MB) @(0:39:51 - 0:39:53).
[03/12 00:41:40   2392] Move report: preRPlace moves 6531 insts, mean move: 0.70 um, max move: 6.20 um
[03/12 00:41:40   2392] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_): (594.20, 571.60) --> (596.80, 568.00)
[03/12 00:41:40   2392] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/12 00:41:40   2392] Move report: Detail placement moves 6531 insts, mean move: 0.70 um, max move: 6.20 um
[03/12 00:41:40   2392] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_): (594.20, 571.60) --> (596.80, 568.00)
[03/12 00:41:40   2392] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1793.1MB
[03/12 00:41:40   2392] Statistics of distance of Instance movement in refine placement:
[03/12 00:41:40   2392]   maximum (X+Y) =        19.60 um
[03/12 00:41:40   2392]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4460_0) with max move: (485, 312.4) -> (474.4, 321.4)
[03/12 00:41:40   2392]   mean    (X+Y) =         1.40 um
[03/12 00:41:40   2392] Total instances flipped for legalization: 13
[03/12 00:41:40   2392] Summary Report:
[03/12 00:41:40   2392] Instances move: 7714 (out of 51611 movable)
[03/12 00:41:40   2392] Mean displacement: 1.40 um
[03/12 00:41:40   2392] Max displacement: 19.60 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4460_0) (485, 312.4) -> (474.4, 321.4)
[03/12 00:41:40   2392] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/12 00:41:40   2392] Total instances moved : 7714
[03/12 00:41:40   2392] Total net bbox length = 1.213e+06 (5.730e+05 6.397e+05) (ext = 2.065e+04)
[03/12 00:41:40   2392] Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1793.1MB
[03/12 00:41:40   2392] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:05.0, mem=1793.1MB) @(0:39:47 - 0:39:53).
[03/12 00:41:40   2392] *** Finished refinePlace (0:39:53 mem=1793.1M) ***
[03/12 00:41:41   2392] Finished re-routing un-routed nets (0:00:00.0 1793.1M)
[03/12 00:41:41   2392] 
[03/12 00:41:41   2393] 
[03/12 00:41:41   2393] Density : 0.5708
[03/12 00:41:41   2393] Max route overflow : 0.0000
[03/12 00:41:41   2393] 
[03/12 00:41:41   2393] 
[03/12 00:41:41   2393] *** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=1793.1M) ***
[03/12 00:41:41   2393] ** GigaOpt Optimizer WNS Slack -1.107 TNS Slack -2875.611 Density 57.08
[03/12 00:41:41   2393] Skipped Place ECO bump recovery (WNS opt)
[03/12 00:41:41   2393] Optimizer WNS Pass 3
[03/12 00:41:42   2393] Active Path Group: reg2reg  
[03/12 00:41:42   2393] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:42   2393] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:41:42   2393] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:41:42   2393] |  -1.107|   -1.107|-2875.611|-2875.611|    57.08%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:41:42   2393] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:41:44   2395] |  -1.107|   -1.107|-2872.106|-2872.106|    57.08%|   0:00:02.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:41:44   2395] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:41:44   2395] |  -1.106|   -1.106|-2871.652|-2871.652|    57.08%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:41:44   2395] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:41:44   2396] |  -1.097|   -1.097|-2870.935|-2870.935|    57.08%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:41:44   2396] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:41:52   2404] |  -1.093|   -1.093|-2869.736|-2869.736|    57.09%|   0:00:08.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:41:52   2404] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:42:06   2417] |  -1.088|   -1.088|-2867.429|-2867.429|    57.10%|   0:00:14.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:42:06   2417] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:42:57   2469] |  -1.088|   -1.088|-2865.624|-2865.624|    57.12%|   0:00:51.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:42:57   2469] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:12   2484] |  -1.088|   -1.088|-2864.593|-2864.593|    57.13%|   0:00:15.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:43:12   2484] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:12   2484] |  -1.088|   -1.088|-2864.499|-2864.499|    57.13%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:43:12   2484] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:14   2485] |  -1.088|   -1.088|-2864.491|-2864.491|    57.13%|   0:00:02.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:43:14   2485] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:14   2485] |  -1.088|   -1.088|-2864.445|-2864.445|    57.13%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:43:14   2485] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:15   2487] |  -1.085|   -1.085|-2862.913|-2862.913|    57.19%|   0:00:01.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:43:15   2487] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:43:56   2528] |  -1.085|   -1.085|-2861.311|-2861.311|    57.22%|   0:00:41.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:43:56   2528] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:00   2532] |  -1.085|   -1.085|-2860.977|-2860.977|    57.22%|   0:00:04.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:00   2532] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:00   2532] |  -1.085|   -1.085|-2860.856|-2860.856|    57.22%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:00   2532] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:04   2536] |  -1.086|   -1.086|-2860.201|-2860.201|    57.27%|   0:00:04.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:04   2536] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:04   2536] |  -1.086|   -1.086|-2859.929|-2859.929|    57.28%|   0:00:00.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:04   2536] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:35   2567] |  -1.083|   -1.083|-2859.794|-2859.794|    57.31%|   0:00:31.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:35   2567] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:55   2587] |  -1.083|   -1.083|-2858.970|-2858.970|    57.32%|   0:00:20.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:55   2587] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:44:59   2591] |  -1.083|   -1.083|-2858.695|-2858.695|    57.32%|   0:00:04.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:44:59   2591] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:01   2592] |  -1.083|   -1.083|-2858.626|-2858.626|    57.37%|   0:00:02.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:01   2592] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:02   2594] |  -1.083|   -1.083|-2858.022|-2858.022|    57.38%|   0:00:01.0| 1793.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:02   2594] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:14   2606] |  -1.083|   -1.083|-2857.994|-2857.994|    57.41%|   0:00:12.0| 1793.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:14   2606] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:19   2611] |  -1.083|   -1.083|-2857.979|-2857.979|    57.43%|   0:00:05.0| 1793.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:19   2611] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:21   2613] |  -1.083|   -1.083|-2857.970|-2857.970|    57.45%|   0:00:02.0| 1793.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:21   2613] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:21   2613] |  -1.083|   -1.083|-2857.970|-2857.970|    57.45%|   0:00:00.0| 1793.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:21   2613] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:21   2613] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:21   2613] 
[03/12 00:45:21   2613] *** Finish Core Optimize Step (cpu=0:03:40 real=0:03:39 mem=1793.2M) ***
[03/12 00:45:21   2613] Active Path Group: default 
[03/12 00:45:22   2613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:22   2613] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:45:22   2613] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:22   2613] |   0.005|   -1.083|   0.000|-2857.970|    57.45%|   0:00:01.0| 1793.2M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_116_/D           |
[03/12 00:45:22   2614] |   0.014|   -1.083|   0.000|-2857.970|    57.45%|   0:00:00.0| 1793.2M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_126_/D           |
[03/12 00:45:22   2614] |   0.014|   -1.083|   0.000|-2857.970|    57.45%|   0:00:00.0| 1793.2M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_126_/D           |
[03/12 00:45:22   2614] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:22   2614] 
[03/12 00:45:22   2614] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1793.2M) ***
[03/12 00:45:22   2614] 
[03/12 00:45:22   2614] *** Finished Optimize Step Cumulative (cpu=0:03:40 real=0:03:40 mem=1793.2M) ***
[03/12 00:45:22   2614] ** GigaOpt Optimizer WNS Slack -1.083 TNS Slack -2857.970 Density 57.45
[03/12 00:45:22   2614] *** Starting refinePlace (0:43:35 mem=1793.2M) ***
[03/12 00:45:22   2614] Total net bbox length = 1.215e+06 (5.745e+05 6.409e+05) (ext = 2.065e+04)
[03/12 00:45:22   2614] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:45:22   2614] default core: bins with density >  0.75 = 28.1 % ( 406 / 1444 )
[03/12 00:45:22   2614] Density distribution unevenness ratio = 18.782%
[03/12 00:45:22   2614] RPlace IncrNP: Rollback Lev = -3
[03/12 00:45:22   2614] RPlace: Density =1.048889, incremental np is triggered.
[03/12 00:45:23   2614] nrCritNet: 1.97% ( 1109 / 56157 ) cutoffSlk: -1096.4ps stdDelay: 14.2ps
[03/12 00:45:27   2619] default core: bins with density >  0.75 = 29.3 % ( 423 / 1444 )
[03/12 00:45:27   2619] Density distribution unevenness ratio = 18.568%
[03/12 00:45:27   2619] RPlace postIncrNP: Density = 1.048889 -> 0.990000.
[03/12 00:45:27   2619] RPlace postIncrNP Info: Density distribution changes:
[03/12 00:45:27   2619] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:45:27   2619] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 00:45:27   2619] [1.00 - 1.05] :	 4 (0.28%) -> 0 (0.00%)
[03/12 00:45:27   2619] [0.95 - 1.00] :	 29 (2.01%) -> 10 (0.69%)
[03/12 00:45:27   2619] [0.90 - 0.95] :	 60 (4.16%) -> 47 (3.25%)
[03/12 00:45:27   2619] [0.85 - 0.90] :	 136 (9.42%) -> 155 (10.73%)
[03/12 00:45:27   2619] [0.80 - 0.85] :	 110 (7.62%) -> 142 (9.83%)
[03/12 00:45:27   2619] [CPU] RefinePlace/IncrNP (cpu=0:00:04.9, real=0:00:05.0, mem=1809.2MB) @(0:43:35 - 0:43:39).
[03/12 00:45:27   2619] Move report: incrNP moves 4008 insts, mean move: 5.75 um, max move: 64.60 um
[03/12 00:45:27   2619] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U23): (663.60, 537.40) --> (604.40, 532.00)
[03/12 00:45:27   2619] Move report: Timing Driven Placement moves 4008 insts, mean move: 5.75 um, max move: 64.60 um
[03/12 00:45:27   2619] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U23): (663.60, 537.40) --> (604.40, 532.00)
[03/12 00:45:27   2619] 	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 1809.2MB
[03/12 00:45:27   2619] Starting refinePlace ...
[03/12 00:45:27   2619] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 00:45:27   2619] default core: bins with density >  0.75 = 29.2 % ( 421 / 1444 )
[03/12 00:45:27   2619] Density distribution unevenness ratio = 18.515%
[03/12 00:45:29   2621]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 00:45:29   2621] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1809.2MB) @(0:43:40 - 0:43:41).
[03/12 00:45:29   2621] Move report: preRPlace moves 5653 insts, mean move: 0.59 um, max move: 5.80 um
[03/12 00:45:29   2621] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1314): (478.60, 321.40) --> (476.40, 317.80)
[03/12 00:45:29   2621] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/12 00:45:29   2621] Move report: Detail placement moves 5653 insts, mean move: 0.59 um, max move: 5.80 um
[03/12 00:45:29   2621] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1314): (478.60, 321.40) --> (476.40, 317.80)
[03/12 00:45:29   2621] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1809.2MB
[03/12 00:45:29   2621] Statistics of distance of Instance movement in refine placement:
[03/12 00:45:29   2621]   maximum (X+Y) =        64.20 um
[03/12 00:45:29   2621]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U23) with max move: (663.6, 537.4) -> (606.6, 530.2)
[03/12 00:45:29   2621]   mean    (X+Y) =         3.28 um
[03/12 00:45:29   2621] Total instances flipped for legalization: 16
[03/12 00:45:29   2621] Summary Report:
[03/12 00:45:29   2621] Instances move: 7791 (out of 52125 movable)
[03/12 00:45:29   2621] Mean displacement: 3.28 um
[03/12 00:45:29   2621] Max displacement: 64.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U23) (663.6, 537.4) -> (606.6, 530.2)
[03/12 00:45:29   2621] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/12 00:45:29   2621] Total instances moved : 7791
[03/12 00:45:29   2621] Total net bbox length = 1.224e+06 (5.803e+05 6.442e+05) (ext = 2.065e+04)
[03/12 00:45:29   2621] Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1809.2MB
[03/12 00:45:29   2621] [CPU] RefinePlace/total (cpu=0:00:06.8, real=0:00:07.0, mem=1809.2MB) @(0:43:35 - 0:43:41).
[03/12 00:45:29   2621] *** Finished refinePlace (0:43:41 mem=1809.2M) ***
[03/12 00:45:29   2621] Finished re-routing un-routed nets (0:00:00.1 1809.2M)
[03/12 00:45:29   2621] 
[03/12 00:45:30   2622] 
[03/12 00:45:30   2622] Density : 0.5745
[03/12 00:45:30   2622] Max route overflow : 0.0000
[03/12 00:45:30   2622] 
[03/12 00:45:30   2622] 
[03/12 00:45:30   2622] *** Finish Physical Update (cpu=0:00:08.2 real=0:00:08.0 mem=1809.2M) ***
[03/12 00:45:30   2622] ** GigaOpt Optimizer WNS Slack -1.194 TNS Slack -2885.023 Density 57.45
[03/12 00:45:30   2622] Skipped Place ECO bump recovery (WNS opt)
[03/12 00:45:30   2622] Optimizer WNS Pass 4
[03/12 00:45:30   2623] Active Path Group: reg2reg  
[03/12 00:45:31   2623] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:31   2623] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 00:45:31   2623] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 00:45:31   2623] |  -1.194|   -1.194|-2885.023|-2885.023|    57.45%|   0:00:01.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:31   2623] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:31   2623] |  -1.152|   -1.152|-2877.538|-2877.538|    57.45%|   0:00:00.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:31   2623] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:31   2623] |  -1.127|   -1.127|-2873.127|-2873.127|    57.45%|   0:00:00.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:31   2623] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:45:32   2624] |  -1.115|   -1.115|-2871.250|-2871.250|    57.45%|   0:00:01.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:32   2624] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:45:33   2625] |  -1.113|   -1.113|-2871.252|-2871.252|    57.45%|   0:00:01.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:33   2625] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/12 00:45:33   2625] |  -1.109|   -1.109|-2870.629|-2870.629|    57.45%|   0:00:00.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:33   2625] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/12 00:45:38   2630] |  -1.103|   -1.103|-2868.859|-2868.859|    57.46%|   0:00:05.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:38   2630] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/12 00:45:43   2635] |  -1.102|   -1.102|-2866.435|-2866.435|    57.46%|   0:00:05.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:43   2635] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/12 00:45:46   2638] |  -1.102|   -1.102|-2865.553|-2865.553|    57.46%|   0:00:03.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:46   2638] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/12 00:45:47   2639] |  -1.102|   -1.102|-2865.149|-2865.149|    57.46%|   0:00:01.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:47   2639] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/12 00:45:47   2639] |  -1.097|   -1.097|-2864.714|-2864.714|    57.47%|   0:00:00.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:47   2639] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:51   2643] |  -1.094|   -1.094|-2863.904|-2863.904|    57.47%|   0:00:04.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:51   2643] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:45:57   2649] |  -1.093|   -1.093|-2863.216|-2863.216|    57.47%|   0:00:06.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:45:57   2649] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:00   2652] |  -1.093|   -1.093|-2862.843|-2862.843|    57.47%|   0:00:03.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:00   2652] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:01   2653] |  -1.089|   -1.089|-2862.054|-2862.054|    57.49%|   0:00:01.0| 1809.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:01   2653] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:02   2654] |  -1.089|   -1.089|-2861.955|-2861.955|    57.49%|   0:00:01.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:02   2654] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:02   2654] |  -1.089|   -1.089|-2861.842|-2861.842|    57.49%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:02   2654] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:03   2655] |  -1.090|   -1.090|-2861.382|-2861.382|    57.50%|   0:00:01.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:03   2655] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:03   2655] |  -1.086|   -1.086|-2861.206|-2861.206|    57.51%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:46:03   2655] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:46:05   2657] |  -1.086|   -1.086|-2861.025|-2861.025|    57.51%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:46:05   2657] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 00:46:07   2659] |  -1.084|   -1.084|-2859.771|-2859.771|    57.54%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:07   2659] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:09   2661] |  -1.084|   -1.084|-2859.406|-2859.406|    57.54%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:09   2661] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:09   2661] |  -1.081|   -1.081|-2858.631|-2858.631|    57.55%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:09   2661] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:15   2667] |  -1.081|   -1.081|-2856.157|-2856.157|    57.57%|   0:00:06.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:15   2667] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:18   2670] |  -1.080|   -1.080|-2855.527|-2855.527|    57.63%|   0:00:03.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:18   2670] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:22   2674] |  -1.081|   -1.081|-2855.052|-2855.052|    57.64%|   0:00:04.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:22   2674] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:22   2674] |  -1.080|   -1.080|-2854.670|-2854.670|    57.64%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:46:22   2674] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:24   2676] |  -1.081|   -1.081|-2853.859|-2853.859|    57.67%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:24   2676] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:24   2676] |  -1.079|   -1.079|-2853.410|-2853.410|    57.68%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:46:24   2676] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:27   2679] |  -1.081|   -1.081|-2852.692|-2852.692|    57.70%|   0:00:03.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:27   2679] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:27   2679] |  -1.079|   -1.079|-2852.417|-2852.417|    57.70%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:46:27   2679] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:31   2683] |  -1.083|   -1.083|-2852.129|-2852.129|    57.74%|   0:00:04.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:46:31   2683] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 00:46:31   2684] |  -1.081|   -1.081|-2851.999|-2851.999|    57.74%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:46:31   2684] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:46:32   2684] |  -1.078|   -1.078|-2851.579|-2851.579|    57.74%|   0:00:01.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:32   2684] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:36   2688] |  -1.081|   -1.081|-2850.812|-2850.812|    57.75%|   0:00:04.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:36   2688] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:46:36   2688] |  -1.078|   -1.078|-2850.606|-2850.606|    57.75%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:36   2688] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:42   2694] |  -1.082|   -1.082|-2849.782|-2849.782|    57.78%|   0:00:06.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:42   2694] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:46:42   2694] |  -1.079|   -1.079|-2849.542|-2849.542|    57.79%|   0:00:00.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:42   2694] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:45   2697] |  -1.078|   -1.078|-2847.233|-2847.233|    57.83%|   0:00:03.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:46:45   2697] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:46:48   2700] Analyzing useful skew in preCTS mode ...
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
[03/12 00:46:48   2700] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/12 00:46:49   2701]  ** Useful skew failure reasons **
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:46:49   2701] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:47:47   2759] |  -1.071|   -1.071|-2843.551|-2844.073|    57.92%|   0:01:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:47:47   2759] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:48:02   2774] |  -1.072|   -1.072|-2841.212|-2841.735|    57.94%|   0:00:15.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:48:02   2774] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:48:03   2775] |  -1.071|   -1.071|-2841.013|-2841.536|    57.94%|   0:00:01.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:48:03   2775] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:48:04   2776] |  -1.071|   -1.071|-2840.854|-2841.377|    57.94%|   0:00:01.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:48:04   2776] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:48:08   2780] |  -1.070|   -1.070|-2839.216|-2839.738|    58.09%|   0:00:04.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:48:08   2780] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:48:11   2783] |  -1.069|   -1.069|-2838.341|-2838.863|    58.16%|   0:00:03.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:48:11   2783] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:48:19   2791] |  -1.069|   -1.069|-2837.102|-2837.625|    58.17%|   0:00:08.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:19   2791] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:21   2793] |  -1.069|   -1.069|-2836.958|-2837.480|    58.17%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:21   2793] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:23   2795] |  -1.068|   -1.068|-2836.436|-2836.959|    58.22%|   0:00:02.0| 1789.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:48:23   2795] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:35   2807] |  -1.068|   -1.068|-2835.289|-2835.811|    58.23%|   0:00:12.0| 1783.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:48:35   2807] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:37   2809] |  -1.068|   -1.068|-2834.836|-2835.359|    58.27%|   0:00:02.0| 1783.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:37   2809] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:37   2809] |  -1.068|   -1.068|-2834.540|-2835.062|    58.29%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:37   2809] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:37   2810] |  -1.068|   -1.068|-2834.485|-2835.007|    58.29%|   0:00:00.0| 1783.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:37   2810] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:42   2815] |  -1.069|   -1.069|-2834.396|-2834.919|    58.36%|   0:00:05.0| 1783.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:48:42   2815] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:48:43   2815] Analyzing useful skew in preCTS mode ...
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
[03/12 00:48:43   2815] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/12 00:48:43   2815]  ** Useful skew failure reasons **
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815]  ** Useful skew failure reasons **
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815]  ** Useful skew failure reasons **
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:48:43   2815] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:49:21   2854] |  -1.062|   -1.062|-2829.875|-2831.563|    58.39%|   0:00:39.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:49:21   2854] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:49:24   2856] |  -1.064|   -1.064|-2829.563|-2831.252|    58.39%|   0:00:03.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:49:24   2856] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:49:25   2857] |  -1.062|   -1.062|-2829.408|-2831.097|    58.39%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:49:25   2857] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:49:28   2860] |  -1.062|   -1.062|-2828.536|-2830.225|    58.53%|   0:00:03.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:49:28   2860] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:49:29   2861] |  -1.061|   -1.061|-2827.851|-2829.540|    58.55%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:49:29   2861] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:49:38   2870] |  -1.061|   -1.061|-2826.032|-2827.721|    58.56%|   0:00:09.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:49:38   2870] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:49:41   2873] |  -1.061|   -1.061|-2825.656|-2827.344|    58.56%|   0:00:03.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:49:41   2873] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:49:42   2874] |  -1.061|   -1.061|-2825.552|-2827.241|    58.56%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:49:42   2874] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:49:42   2874] |  -1.061|   -1.061|-2825.541|-2827.230|    58.56%|   0:00:00.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:49:42   2874] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:49:43   2875] |  -1.060|   -1.060|-2824.625|-2826.314|    58.60%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:49:43   2875] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:49:51   2883] |  -1.060|   -1.060|-2824.422|-2826.111|    58.61%|   0:00:08.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:49:51   2883] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:49:52   2884] |  -1.060|   -1.060|-2824.333|-2826.021|    58.61%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:49:52   2884] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:49:53   2885] |  -1.059|   -1.059|-2823.879|-2825.568|    58.66%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:49:53   2885] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:04   2896] |  -1.059|   -1.059|-2823.077|-2824.766|    58.67%|   0:00:11.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:50:04   2896] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:07   2899] |  -1.060|   -1.060|-2822.879|-2824.568|    58.67%|   0:00:03.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:50:07   2899] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:50:08   2900] |  -1.059|   -1.059|-2822.252|-2823.941|    58.70%|   0:00:01.0| 1789.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:50:08   2900] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:50:10   2902] |  -1.058|   -1.058|-2821.750|-2823.439|    58.74%|   0:00:02.0| 1790.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:50:10   2902] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:15   2907] |  -1.058|   -1.058|-2821.695|-2823.384|    58.74%|   0:00:05.0| 1790.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:50:15   2907] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:15   2908] |  -1.058|   -1.058|-2821.693|-2823.382|    58.74%|   0:00:00.0| 1790.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:50:15   2908] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:16   2908] |  -1.057|   -1.057|-2820.664|-2822.353|    58.77%|   0:00:01.0| 1790.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:50:16   2908] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:50:25   2917] |  -1.057|   -1.057|-2819.941|-2821.630|    58.77%|   0:00:09.0| 1791.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:50:25   2917] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:50:27   2919] |  -1.057|   -1.057|-2819.900|-2821.589|    58.77%|   0:00:02.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:50:27   2919] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:50:28   2921] |  -1.057|   -1.057|-2819.677|-2821.366|    58.81%|   0:00:01.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:50:28   2921] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:38   2930] |  -1.060|   -1.060|-2818.306|-2819.994|    58.87%|   0:00:10.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:50:38   2930] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:50:38   2930] |  -1.057|   -1.057|-2818.229|-2819.918|    58.88%|   0:00:00.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:50:38   2930] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:50:40   2933] |  -1.057|   -1.057|-2818.117|-2819.806|    58.88%|   0:00:02.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:50:40   2933] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:50:41   2933] |  -1.056|   -1.056|-2817.843|-2819.532|    58.88%|   0:00:01.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:50:41   2933] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:45   2937] |  -1.056|   -1.056|-2816.632|-2818.321|    58.92%|   0:00:04.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:50:45   2937] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:47   2939] |  -1.056|   -1.056|-2816.583|-2818.271|    58.92%|   0:00:02.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:50:47   2939] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:48   2941] |  -1.055|   -1.055|-2816.408|-2818.097|    58.94%|   0:00:01.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:50:48   2941] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:50:59   2951] |  -1.055|   -1.055|-2815.878|-2817.567|    58.94%|   0:00:11.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:50:59   2951] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:51:01   2953] |  -1.055|   -1.055|-2815.072|-2816.761|    58.97%|   0:00:02.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:51:01   2953] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:51:01   2953] |  -1.055|   -1.055|-2815.034|-2816.723|    58.98%|   0:00:00.0| 1790.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:51:01   2953] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:51:10   2962] |  -1.056|   -1.056|-2813.194|-2814.883|    59.07%|   0:00:09.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:51:10   2962] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:51:14   2966] |  -1.056|   -1.056|-2812.870|-2814.559|    59.15%|   0:00:04.0| 1792.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:51:14   2966] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:51:14   2967] Analyzing useful skew in preCTS mode ...
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
[03/12 00:51:14   2967] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
[03/12 00:51:15   2967]  ** Useful skew failure reasons **
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967]  ** Useful skew failure reasons **
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967]  ** Useful skew failure reasons **
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:15   2967] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:51:56   3009] |  -1.050|   -1.050|-2813.815|-2817.194|    59.18%|   0:00:42.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:51:56   3009] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:52:02   3014] |  -1.050|   -1.050|-2812.973|-2816.352|    59.18%|   0:00:06.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:52:02   3014] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:52:05   3017] |  -1.050|   -1.050|-2812.960|-2816.339|    59.19%|   0:00:03.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:52:05   3017] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:52:08   3020] |  -1.049|   -1.049|-2812.038|-2815.417|    59.31%|   0:00:03.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:08   3020] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:14   3026] |  -1.048|   -1.048|-2810.958|-2814.337|    59.36%|   0:00:06.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:14   3026] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:27   3039] |  -1.048|   -1.048|-2810.057|-2813.436|    59.36%|   0:00:13.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:27   3039] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:29   3041] |  -1.048|   -1.048|-2809.337|-2812.716|    59.41%|   0:00:02.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:52:29   3041] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:52:35   3047] |  -1.048|   -1.048|-2807.932|-2811.312|    59.46%|   0:00:06.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:35   3047] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:37   3049] |  -1.048|   -1.048|-2807.792|-2811.171|    59.47%|   0:00:02.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:37   3049] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:38   3050] |  -1.048|   -1.048|-2807.783|-2811.162|    59.47%|   0:00:01.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:38   3050] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:39   3051] |  -1.048|   -1.048|-2807.585|-2810.964|    59.49%|   0:00:01.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:52:39   3051] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:40   3052] |  -1.048|   -1.048|-2807.258|-2810.637|    59.49%|   0:00:01.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:40   3052] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:40   3052] |  -1.048|   -1.048|-2807.201|-2810.580|    59.50%|   0:00:00.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:40   3052] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:45   3057] |  -1.048|   -1.048|-2806.850|-2810.229|    59.53%|   0:00:05.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:45   3057] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:49   3061] |  -1.049|   -1.049|-2806.826|-2810.205|    59.58%|   0:00:04.0| 1796.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:52:49   3061] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:52:49   3061] Analyzing useful skew in preCTS mode ...
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/12 00:52:49   3061] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
[03/12 00:52:49   3061]  ** Useful skew failure reasons **
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3061] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062]  ** Useful skew failure reasons **
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:49   3062] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062]  ** Useful skew failure reasons **
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:52:50   3062] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:23   3096] |  -1.045|   -1.045|-2807.148|-2811.649|    59.61%|   0:00:34.0| 1797.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:53:23   3096] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:53:24   3096] |  -1.045|   -1.045|-2807.104|-2811.604|    59.61%|   0:00:01.0| 1797.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:53:24   3096] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:53:26   3098] |  -1.044|   -1.044|-2806.141|-2810.642|    59.68%|   0:00:02.0| 1797.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 00:53:26   3098] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:53:28   3100] |  -1.044|   -1.044|-2804.811|-2809.312|    59.74%|   0:00:02.0| 1797.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:53:28   3100] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:53:30   3102] |  -1.044|   -1.044|-2804.696|-2809.196|    59.76%|   0:00:02.0| 1798.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:53:30   3102] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:53:36   3108] |  -1.044|   -1.044|-2804.573|-2809.074|    59.83%|   0:00:06.0| 1798.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:53:36   3108] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:53:39   3111] |  -1.044|   -1.044|-2804.297|-2808.797|    59.87%|   0:00:03.0| 1798.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:53:39   3111] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:53:40   3112] Analyzing useful skew in preCTS mode ...
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
[03/12 00:53:40   3112] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/12 00:53:40   3112]  ** Useful skew failure reasons **
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112]  ** Useful skew failure reasons **
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112]  ** Useful skew failure reasons **
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:53:40   3112] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:54:19   3151] |  -1.040|   -1.040|-2806.125|-2812.183|    59.89%|   0:00:40.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:54:19   3151] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:54:21   3153] |  -1.039|   -1.039|-2805.468|-2811.526|    59.89%|   0:00:02.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:54:21   3153] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:26   3158] |  -1.039|   -1.039|-2804.721|-2810.778|    59.89%|   0:00:05.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:54:26   3158] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:30   3162] |  -1.040|   -1.040|-2803.632|-2809.689|    60.03%|   0:00:04.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:54:30   3162] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:30   3163] |  -1.039|   -1.039|-2803.446|-2809.504|    60.05%|   0:00:00.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:54:30   3163] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:38   3171] |  -1.038|   -1.038|-2802.601|-2808.658|    60.05%|   0:00:08.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:54:38   3171] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:46   3178] |  -1.038|   -1.038|-2802.025|-2808.083|    60.05%|   0:00:08.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:54:46   3178] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:46   3179] |  -1.038|   -1.038|-2801.956|-2808.014|    60.05%|   0:00:00.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:54:46   3179] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:50   3182] |  -1.039|   -1.039|-2801.899|-2807.956|    60.09%|   0:00:04.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:54:50   3182] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:54:50   3182] |  -1.038|   -1.038|-2801.710|-2807.767|    60.09%|   0:00:00.0| 1800.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:54:50   3182] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:55:17   3210] |  -1.039|   -1.039|-2796.745|-2802.802|    60.37%|   0:00:27.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:55:17   3210] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:55:19   3211] |  -1.041|   -1.041|-2796.678|-2802.736|    60.42%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:55:19   3211] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:55:19   3212] |  -1.040|   -1.040|-2796.366|-2802.424|    60.42%|   0:00:00.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:55:19   3212] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:20   3212] Analyzing useful skew in preCTS mode ...
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/12 00:55:20   3212] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/12 00:55:20   3212]  ** Useful skew failure reasons **
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212]  ** Useful skew failure reasons **
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212]  ** Useful skew failure reasons **
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:20   3212] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:55:42   3234] |  -1.036|   -1.036|-2798.591|-2806.002|    60.43%|   0:00:23.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:55:42   3234] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:44   3236] |  -1.036|   -1.036|-2798.124|-2805.535|    60.43%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:55:44   3236] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:55:44   3236] |  -1.036|   -1.036|-2798.076|-2805.488|    60.43%|   0:00:00.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:55:44   3236] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:55:45   3237] |  -1.037|   -1.037|-2798.047|-2805.458|    60.48%|   0:00:01.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:55:45   3237] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:55:45   3238] |  -1.035|   -1.035|-2797.256|-2804.668|    60.48%|   0:00:00.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:55:45   3238] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:46   3239] |  -1.034|   -1.034|-2796.775|-2804.187|    60.51%|   0:00:01.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:55:46   3239] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:51   3243] |  -1.034|   -1.034|-2795.882|-2803.294|    60.51%|   0:00:05.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:55:51   3243] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:52   3244] |  -1.034|   -1.034|-2795.850|-2803.262|    60.51%|   0:00:01.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:55:52   3244] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:55:54   3246] |  -1.033|   -1.033|-2795.511|-2802.923|    60.55%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:55:54   3246] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 00:56:10   3263] |  -1.033|   -1.033|-2795.100|-2802.512|    60.55%|   0:00:16.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:56:10   3263] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:12   3265] |  -1.033|   -1.033|-2795.025|-2802.436|    60.55%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:56:12   3265] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:14   3267] |  -1.033|   -1.033|-2794.368|-2801.780|    60.60%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:56:14   3267] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:56:16   3268] |  -1.033|   -1.033|-2794.068|-2801.480|    60.60%|   0:00:02.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:56:16   3268] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:19   3271] |  -1.033|   -1.033|-2793.455|-2800.867|    60.62%|   0:00:03.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:56:19   3271] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:20   3272] |  -1.033|   -1.033|-2793.350|-2800.762|    60.62%|   0:00:01.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:56:20   3272] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:20   3273] |  -1.033|   -1.033|-2793.318|-2800.729|    60.63%|   0:00:00.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:56:20   3273] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:23   3275] |  -1.033|   -1.033|-2793.310|-2800.722|    60.65%|   0:00:03.0| 1808.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:56:23   3275] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:56:24   3277] Analyzing useful skew in preCTS mode ...
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/12 00:56:24   3277] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/12 00:56:24   3277]  ** Useful skew failure reasons **
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:24   3277] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277]  ** Useful skew failure reasons **
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277]  ** Useful skew failure reasons **
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:56:25   3277] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:57:01   3313] |  -1.029|   -1.029|-2793.026|-2803.868|    60.65%|   0:00:38.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:57:01   3313] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:04   3316] |  -1.029|   -1.029|-2792.804|-2803.647|    60.65%|   0:00:03.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:57:04   3316] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:57:04   3316] |  -1.029|   -1.029|-2792.845|-2803.688|    60.65%|   0:00:00.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 00:57:04   3316] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 00:57:08   3320] |  -1.029|   -1.029|-2791.448|-2802.290|    60.73%|   0:00:04.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:57:08   3320] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:57:09   3321] |  -1.028|   -1.028|-2791.142|-2801.984|    60.74%|   0:00:01.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:57:09   3321] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:23   3335] |  -1.028|   -1.028|-2790.823|-2801.666|    60.74%|   0:00:14.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:57:23   3335] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:25   3337] |  -1.028|   -1.028|-2790.716|-2801.558|    60.74%|   0:00:02.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:57:25   3337] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:27   3339] |  -1.027|   -1.027|-2789.899|-2800.742|    60.77%|   0:00:02.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:57:27   3339] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:57:32   3345] |  -1.026|   -1.026|-2788.968|-2799.810|    60.81%|   0:00:05.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:57:32   3345] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:49   3362] |  -1.026|   -1.026|-2787.515|-2798.358|    60.81%|   0:00:17.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:57:49   3362] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:53   3365] |  -1.026|   -1.026|-2786.804|-2797.647|    60.82%|   0:00:04.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 00:57:53   3365] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:57:55   3367] |  -1.026|   -1.026|-2786.112|-2796.955|    60.86%|   0:00:02.0| 1806.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:57:55   3367] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:58:03   3375] |  -1.026|   -1.026|-2785.303|-2796.146|    60.91%|   0:00:08.0| 1816.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:58:03   3375] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:58:06   3378] |  -1.026|   -1.026|-2785.276|-2796.118|    60.93%|   0:00:03.0| 1816.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:58:06   3378] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 00:58:14   3386] |  -1.026|   -1.026|-2784.546|-2795.389|    61.00%|   0:00:08.0| 1816.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:58:14   3386] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:58:17   3390] |  -1.026|   -1.026|-2784.373|-2795.216|    61.06%|   0:00:03.0| 1816.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:58:17   3390] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:58:18   3390] |  -1.026|   -1.026|-2784.242|-2795.085|    61.06%|   0:00:01.0| 1816.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:58:18   3390] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:58:19   3391] Analyzing useful skew in preCTS mode ...
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/12 00:58:19   3391] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/12 00:58:19   3391]  ** Useful skew failure reasons **
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391]  ** Useful skew failure reasons **
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391]  ** Useful skew failure reasons **
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:19   3391] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 00:58:44   3416] |  -1.023|   -1.023|-2783.857|-2796.333|    61.06%|   0:00:26.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 00:58:44   3416] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 00:58:47   3419] |  -1.022|   -1.022|-2783.521|-2795.998|    61.07%|   0:00:03.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:58:47   3419] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:58:51   3424] |  -1.022|   -1.022|-2782.622|-2795.099|    61.15%|   0:00:04.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:58:51   3424] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 00:58:56   3428] |  -1.022|   -1.022|-2782.179|-2794.656|    61.18%|   0:00:05.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:58:56   3428] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 00:58:56   3428] |  -1.021|   -1.021|-2781.946|-2794.422|    61.18%|   0:00:00.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:58:56   3428] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:59:09   3442] |  -1.021|   -1.021|-2780.731|-2793.208|    61.19%|   0:00:13.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:59:09   3442] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:59:10   3442] |  -1.021|   -1.021|-2780.480|-2792.957|    61.19%|   0:00:01.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 00:59:10   3442] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 00:59:12   3444] |  -1.021|   -1.021|-2780.347|-2792.824|    61.23%|   0:00:02.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:59:12   3444] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 00:59:14   3446] |  -1.020|   -1.020|-2780.246|-2792.723|    61.25%|   0:00:02.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 00:59:14   3446] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 00:59:20   3452] |  -1.020|   -1.020|-2779.287|-2791.764|    61.27%|   0:00:06.0| 1816.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:20   3452] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:37   3469] |  -1.020|   -1.020|-2778.500|-2790.976|    61.27%|   0:00:17.0| 1820.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:37   3469] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:41   3473] |  -1.020|   -1.020|-2778.339|-2790.815|    61.36%|   0:00:04.0| 1820.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:41   3473] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:44   3476] |  -1.020|   -1.020|-2777.983|-2790.459|    61.37%|   0:00:03.0| 1817.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:44   3476] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:44   3476] |  -1.020|   -1.020|-2777.943|-2790.419|    61.37%|   0:00:00.0| 1817.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:44   3476] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:45   3477] |  -1.020|   -1.020|-2777.900|-2790.377|    61.37%|   0:00:01.0| 1817.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:45   3477] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:51   3483] |  -1.020|   -1.020|-2777.110|-2789.586|    61.43%|   0:00:06.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 00:59:51   3483] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 00:59:54   3486] |  -1.019|   -1.019|-2777.887|-2790.364|    61.48%|   0:00:03.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 00:59:54   3486] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:00:01   3493] |  -1.019|   -1.019|-2776.579|-2789.056|    61.49%|   0:00:07.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:00:01   3493] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:00:03   3495] |  -1.019|   -1.019|-2776.260|-2788.737|    61.51%|   0:00:02.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:00:03   3495] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:00:03   3495] |  -1.019|   -1.019|-2776.237|-2788.714|    61.51%|   0:00:00.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:00:03   3495] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:00:05   3498] |  -1.019|   -1.019|-2776.221|-2788.698|    61.54%|   0:00:02.0| 1818.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:00:05   3498] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:00:07   3499] Analyzing useful skew in preCTS mode ...
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/12 01:00:07   3499] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
[03/12 01:00:07   3500]  ** Useful skew failure reasons **
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:07   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500]  ** Useful skew failure reasons **
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500]  ** Useful skew failure reasons **
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:08   3500] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:00:50   3543] |  -1.014|   -1.014|-2775.624|-2791.879|    61.57%|   0:00:45.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:00:50   3543] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:00:53   3546] |  -1.014|   -1.014|-2775.131|-2791.386|    61.58%|   0:00:03.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:00:53   3546] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:00:54   3546] |  -1.014|   -1.014|-2775.028|-2791.283|    61.58%|   0:00:01.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:00:54   3546] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:01:01   3554] |  -1.014|   -1.014|-2775.223|-2791.478|    61.75%|   0:00:07.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:01:01   3554] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:01:03   3555] |  -1.014|   -1.014|-2774.024|-2790.279|    61.76%|   0:00:02.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:01:03   3555] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:01:08   3560] |  -1.014|   -1.014|-2771.023|-2787.278|    61.79%|   0:00:05.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:01:08   3560] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:01:09   3561] |  -1.014|   -1.014|-2770.936|-2787.191|    61.81%|   0:00:01.0| 1823.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:01:09   3561] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:01:10   3562] Analyzing useful skew in preCTS mode ...
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/12 01:01:10   3563] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/12 01:01:10   3563]  ** Useful skew failure reasons **
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:10   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563]  ** Useful skew failure reasons **
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563]  ** Useful skew failure reasons **
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:01:11   3563] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:05   3617] |  -1.010|   -1.010|-2770.062|-2789.688|    61.82%|   0:00:56.0| 1824.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:02:05   3617] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:02:08   3620] |  -1.010|   -1.010|-2769.317|-2788.942|    61.83%|   0:00:03.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:08   3620] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:09   3621] |  -1.010|   -1.010|-2769.306|-2788.931|    61.83%|   0:00:01.0| 1819.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:09   3621] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:17   3629] |  -1.010|   -1.010|-2769.032|-2788.657|    62.02%|   0:00:08.0| 1820.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:17   3629] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:24   3636] |  -1.010|   -1.010|-2767.719|-2787.344|    62.09%|   0:00:07.0| 1820.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:24   3636] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:25   3637] |  -1.010|   -1.010|-2767.417|-2787.042|    62.09%|   0:00:01.0| 1820.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:25   3637] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:26   3638] |  -1.010|   -1.010|-2767.219|-2786.844|    62.10%|   0:00:01.0| 1820.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:26   3638] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:27   3640] |  -1.010|   -1.010|-2767.151|-2786.777|    62.11%|   0:00:01.0| 1820.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:02:27   3640] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:34   3646] Analyzing useful skew in preCTS mode ...
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/12 01:02:34   3646] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
[03/12 01:02:34   3646]  ** Useful skew failure reasons **
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646]  ** Useful skew failure reasons **
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646]  ** Useful skew failure reasons **
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:34   3646] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:02:55   3667] |  -1.007|   -1.007|-2768.442|-2791.282|    62.18%|   0:00:28.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:02:55   3667] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:02:56   3668] |  -1.006|   -1.006|-2768.026|-2790.867|    62.18%|   0:00:01.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:02:56   3668] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:03:01   3673] |  -1.006|   -1.006|-2767.746|-2790.586|    62.18%|   0:00:05.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:03:01   3673] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:03:06   3678] |  -1.006|   -1.006|-2767.448|-2790.289|    62.30%|   0:00:05.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:03:06   3678] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:03:08   3680] |  -1.006|   -1.006|-2767.221|-2790.062|    62.33%|   0:00:02.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:03:08   3680] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:03:08   3680] |  -1.006|   -1.006|-2767.209|-2790.050|    62.33%|   0:00:00.0| 1821.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:03:08   3680] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:03:25   3698] Analyzing useful skew in preCTS mode ...
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
[03/12 01:03:25   3698] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/12 01:03:25   3698]  ** Useful skew failure reasons **
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:25   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698]  ** Useful skew failure reasons **
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698]  ** Useful skew failure reasons **
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:03:26   3698] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:04:03   3735] |  -1.002|   -1.002|-2765.319|-2793.177|    62.54%|   0:00:55.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:04:03   3735] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:04:05   3737] |  -1.002|   -1.002|-2765.056|-2792.914|    62.54%|   0:00:02.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:04:05   3737] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:04:11   3743] |  -1.002|   -1.002|-2764.235|-2792.093|    62.64%|   0:00:05.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:04:11   3743] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:04:22   3755] |  -1.001|   -1.001|-2764.435|-2792.292|    62.69%|   0:00:11.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:04:22   3755] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 01:04:32   3765] |  -1.001|   -1.001|-2764.153|-2792.010|    62.69%|   0:00:10.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:04:32   3765] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/12 01:04:34   3767] |  -1.001|   -1.001|-2763.861|-2791.719|    62.72%|   0:00:02.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:04:34   3767] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:04:44   3776] |  -1.001|   -1.001|-2762.742|-2790.600|    62.76%|   0:00:10.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:04:44   3776] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:04:44   3776] |  -1.000|   -1.000|-2762.707|-2790.564|    62.76%|   0:00:00.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:04:44   3776] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 01:04:51   3783] |  -1.000|   -1.000|-2762.601|-2790.459|    62.77%|   0:00:07.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:04:51   3783] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 01:04:53   3785] |  -1.000|   -1.000|-2762.532|-2790.390|    62.78%|   0:00:02.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:04:53   3785] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/12 01:05:18   3810] |  -1.018|   -1.018|-2761.541|-2789.399|    62.99%|   0:00:25.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:05:18   3810] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:18   3810] |  -1.013|   -1.013|-2760.668|-2788.526|    63.00%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:05:18   3810] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:18   3811] |  -1.001|   -1.001|-2759.348|-2787.206|    63.00%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:05:18   3811] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:19   3812] |  -1.001|   -1.001|-2759.338|-2787.196|    63.00%|   0:00:01.0| 1831.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:19   3812] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:20   3812] |  -1.001|   -1.001|-2759.303|-2787.161|    63.00%|   0:00:01.0| 1831.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:20   3812] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:21   3813] |  -1.001|   -1.001|-2759.218|-2787.076|    63.01%|   0:00:01.0| 1831.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:21   3813] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:21   3813] |  -1.001|   -1.001|-2759.165|-2787.023|    63.01%|   0:00:00.0| 1831.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:21   3813] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:30   3822] Analyzing useful skew in preCTS mode ...
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
[03/12 01:05:30   3822] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
[03/12 01:05:30   3822]  ** Useful skew failure reasons **
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822]  ** Useful skew failure reasons **
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822]  ** Useful skew failure reasons **
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:30   3822] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:05:48   3840] |  -0.998|   -0.998|-2760.234|-2793.100|    63.15%|   0:00:27.0| 1827.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:48   3840] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:50   3842] |  -0.998|   -0.998|-2760.160|-2793.026|    63.15%|   0:00:02.0| 1827.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:50   3842] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:52   3844] |  -0.998|   -0.998|-2759.755|-2792.621|    63.18%|   0:00:02.0| 1827.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:52   3844] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:05:53   3845] |  -0.998|   -0.998|-2759.733|-2792.599|    63.19%|   0:00:01.0| 1827.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:05:53   3845] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:08   3860] Analyzing useful skew in preCTS mode ...
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
[03/12 01:06:08   3860] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
[03/12 01:06:08   3860]  ** Useful skew failure reasons **
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3860] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861]  ** Useful skew failure reasons **
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861]  ** Useful skew failure reasons **
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:08   3861] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:26   3878] |  -0.998|   -0.998|-2759.223|-2796.731|    63.31%|   0:00:33.0| 1829.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:26   3878] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:27   3879] |  -0.996|   -0.996|-2759.021|-2796.529|    63.31%|   0:00:01.0| 1829.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:27   3879] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:28   3880] |  -0.996|   -0.996|-2758.977|-2796.485|    63.33%|   0:00:01.0| 1829.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:28   3880] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:29   3881] |  -0.996|   -0.996|-2758.941|-2796.448|    63.34%|   0:00:01.0| 1829.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:29   3881] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:30   3882] Analyzing useful skew in preCTS mode ...
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
[03/12 01:06:30   3882] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/12 01:06:30   3882]  ** Useful skew failure reasons **
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882]  ** Useful skew failure reasons **
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882]  ** Useful skew failure reasons **
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:30   3882] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:06:48   3901] |  -0.993|   -0.993|-2755.974|-2798.799|    63.34%|   0:00:19.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:06:48   3901] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:06:50   3902] |  -0.993|   -0.993|-2755.815|-2798.640|    63.35%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:06:50   3902] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:06:52   3904] |  -0.992|   -0.992|-2755.468|-2798.293|    63.39%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:52   3904] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:06:58   3911] |  -0.992|   -0.992|-2755.054|-2797.878|    63.41%|   0:00:06.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:06:58   3911] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:00   3913] |  -0.992|   -0.992|-2754.987|-2797.811|    63.42%|   0:00:02.0| 1831.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:07:00   3913] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:02   3914] Analyzing useful skew in preCTS mode ...
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/12 01:07:02   3914] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/12 01:07:02   3914]  ** Useful skew failure reasons **
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914]  ** Useful skew failure reasons **
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914]  ** Useful skew failure reasons **
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:02   3914] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:23   3935] |  -0.989|   -0.989|-2750.496|-2797.994|    63.43%|   0:00:23.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:23   3935] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:24   3936] |  -0.989|   -0.989|-2749.647|-2797.145|    63.43%|   0:00:01.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:24   3936] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:25   3937] |  -0.989|   -0.989|-2749.608|-2797.106|    63.43%|   0:00:01.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:25   3937] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:26   3939] |  -0.989|   -0.989|-2749.038|-2796.535|    63.45%|   0:00:01.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:26   3939] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:29   3941] |  -0.989|   -0.989|-2748.872|-2796.370|    63.46%|   0:00:03.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:29   3941] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:29   3942] |  -0.989|   -0.989|-2748.371|-2795.868|    63.46%|   0:00:00.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:07:29   3942] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:07:30   3942] Analyzing useful skew in preCTS mode ...
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/12 01:07:30   3942] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/12 01:07:30   3942]  ** Useful skew failure reasons **
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3942] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943]  ** Useful skew failure reasons **
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943]  ** Useful skew failure reasons **
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:30   3943] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:07:48   3960] |  -0.983|   -0.983|-2742.078|-2794.345|    63.46%|   0:00:19.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:07:48   3960] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:07:50   3962] |  -0.983|   -0.983|-2741.726|-2793.993|    63.46%|   0:00:02.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:07:50   3962] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:07:53   3965] |  -0.983|   -0.983|-2740.445|-2792.713|    63.50%|   0:00:03.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:07:53   3965] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:07:55   3968] |  -0.983|   -0.983|-2740.115|-2792.382|    63.52%|   0:00:02.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:07:55   3968] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:07:55   3968] |  -0.983|   -0.983|-2740.081|-2792.348|    63.52%|   0:00:00.0| 1832.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:07:55   3968] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:04   3976] |  -0.983|   -0.983|-2737.312|-2789.580|    63.55%|   0:00:09.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:08:04   3976] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:08   3980] |  -0.983|   -0.983|-2736.588|-2788.856|    63.57%|   0:00:04.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:08:08   3980] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:08   3981] Analyzing useful skew in preCTS mode ...
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/12 01:08:08   3981] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
[03/12 01:08:08   3981]  ** Useful skew failure reasons **
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:08   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981]  ** Useful skew failure reasons **
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981]  ** Useful skew failure reasons **
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:09   3981] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:21   3993] |  -0.978|   -0.978|-2733.037|-2788.955|    63.57%|   0:00:13.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:08:21   3993] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:23   3995] |  -0.978|   -0.978|-2732.570|-2788.488|    63.57%|   0:00:02.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:08:23   3995] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:23   3995] |  -0.978|   -0.978|-2732.216|-2788.134|    63.57%|   0:00:00.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:08:23   3995] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/12 01:08:24   3997] |  -0.978|   -0.978|-2731.129|-2787.048|    63.59%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:08:24   3997] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:08:25   3997] |  -0.978|   -0.978|-2731.038|-2786.957|    63.60%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:08:25   3997] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:08:28   4001] |  -0.978|   -0.978|-2729.954|-2785.872|    63.61%|   0:00:03.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:08:28   4001] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:08:30   4002] |  -0.978|   -0.978|-2729.827|-2785.745|    63.61%|   0:00:02.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:08:30   4002] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:08:30   4003] Analyzing useful skew in preCTS mode ...
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
[03/12 01:08:30   4003] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/12 01:08:30   4003]  ** Useful skew failure reasons **
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:30   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003]  ** Useful skew failure reasons **
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003]  ** Useful skew failure reasons **
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:31   4003] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:43   4015] |  -0.972|   -0.972|-2722.495|-2784.133|    63.62%|   0:00:13.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:43   4015] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 01:08:44   4016] |  -0.972|   -0.972|-2722.177|-2783.814|    63.62%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:44   4016] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 01:08:46   4018] |  -0.972|   -0.972|-2721.084|-2782.721|    63.65%|   0:00:02.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:46   4018] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:51   4023] |  -0.972|   -0.972|-2719.599|-2781.236|    63.64%|   0:00:05.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:51   4023] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:52   4024] |  -0.972|   -0.972|-2719.081|-2780.718|    63.66%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:52   4024] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:52   4025] |  -0.972|   -0.972|-2718.534|-2780.172|    63.66%|   0:00:00.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:52   4025] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:53   4025] |  -0.972|   -0.972|-2718.497|-2780.135|    63.66%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:53   4025] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:56   4029] |  -0.972|   -0.972|-2718.479|-2780.117|    63.68%|   0:00:03.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:08:56   4029] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:08:57   4029] Analyzing useful skew in preCTS mode ...
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/12 01:08:57   4029] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/12 01:08:57   4029]  ** Useful skew failure reasons **
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4029] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030]  ** Useful skew failure reasons **
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030]  ** Useful skew failure reasons **
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:08:57   4030] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:10   4042] |  -0.965|   -0.965|-2708.150|-2774.411|    63.68%|   0:00:14.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:10   4042] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:12   4044] |  -0.965|   -0.965|-2707.925|-2774.186|    63.68%|   0:00:02.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:12   4044] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:13   4045] |  -0.965|   -0.965|-2705.454|-2771.715|    63.71%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:13   4045] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:14   4046] |  -0.965|   -0.965|-2704.699|-2770.960|    63.71%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:14   4046] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:14   4046] |  -0.965|   -0.965|-2704.693|-2770.954|    63.71%|   0:00:00.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:14   4046] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:15   4047] |  -0.965|   -0.965|-2704.228|-2770.489|    63.71%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:15   4047] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:16   4048] |  -0.965|   -0.965|-2704.183|-2770.445|    63.72%|   0:00:01.0| 1833.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:09:16   4048] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:09:16   4049] Analyzing useful skew in preCTS mode ...
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/12 01:09:16   4049] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/12 01:09:16   4049]  ** Useful skew failure reasons **
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:16   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049]  ** Useful skew failure reasons **
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049]  ** Useful skew failure reasons **
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:17   4049] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:29   4061] |  -0.958|   -0.958|-2688.662|-2759.976|    63.72%|   0:00:13.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:09:29   4061] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 01:09:30   4062] |  -0.958|   -0.958|-2688.531|-2759.845|    63.72%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:09:30   4062] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/12 01:09:31   4063] |  -0.958|   -0.958|-2687.828|-2759.142|    63.74%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:09:31   4063] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:32   4064] |  -0.958|   -0.958|-2686.980|-2758.295|    63.75%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:09:32   4064] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:32   4065] |  -0.958|   -0.958|-2686.229|-2757.542|    63.75%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:09:32   4065] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:33   4065] |  -0.958|   -0.958|-2685.979|-2757.293|    63.75%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:09:33   4065] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:33   4065] Analyzing useful skew in preCTS mode ...
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
[03/12 01:09:33   4065] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
[03/12 01:09:33   4065]  ** Useful skew failure reasons **
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4065] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066]  ** Useful skew failure reasons **
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066]  ** Useful skew failure reasons **
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:33   4066] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:09:43   4075] |  -0.949|   -0.949|-2658.913|-2735.292|    63.75%|   0:00:10.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:43   4075] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:44   4076] |  -0.951|   -0.951|-2658.310|-2734.689|    63.75%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:44   4076] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:44   4076] |  -0.949|   -0.949|-2658.177|-2734.556|    63.75%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:44   4076] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:45   4077] |  -0.949|   -0.949|-2655.148|-2731.527|    63.77%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:45   4077] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:45   4077] |  -0.948|   -0.948|-2654.770|-2731.149|    63.77%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:45   4077] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:47   4079] |  -0.948|   -0.948|-2653.639|-2730.018|    63.77%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:47   4079] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:47   4079] |  -0.948|   -0.948|-2653.510|-2729.889|    63.77%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:09:47   4079] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:09:47   4080] |  -0.948|   -0.948|-2653.447|-2729.825|    63.77%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:09:47   4080] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:09:48   4080] |  -0.946|   -0.946|-2650.488|-2726.867|    63.78%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:48   4080] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:50   4082] |  -0.946|   -0.946|-2649.656|-2726.035|    63.78%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:50   4082] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:50   4082] |  -0.946|   -0.946|-2649.603|-2725.982|    63.78%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:50   4082] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:50   4083] |  -0.945|   -0.945|-2649.006|-2725.385|    63.78%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:50   4083] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:54   4086] |  -0.945|   -0.945|-2648.978|-2725.357|    63.78%|   0:00:04.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:54   4086] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:54   4087] |  -0.944|   -0.944|-2648.694|-2725.073|    63.79%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:09:54   4087] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:09:56   4089] |  -0.943|   -0.943|-2648.473|-2724.852|    63.79%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:09:56   4089] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:02   4094] |  -0.943|   -0.943|-2648.132|-2724.511|    63.79%|   0:00:06.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:02   4094] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:03   4095] |  -0.943|   -0.943|-2647.825|-2724.204|    63.79%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:03   4095] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:04   4096] |  -0.943|   -0.943|-2645.894|-2722.273|    63.80%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:04   4096] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:05   4097] |  -0.943|   -0.943|-2645.200|-2721.578|    63.80%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:05   4097] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:05   4098] |  -0.944|   -0.944|-2644.169|-2720.548|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:05   4098] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:06   4098] Analyzing useful skew in preCTS mode ...
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/12 01:10:06   4098] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
[03/12 01:10:06   4098]  ** Useful skew failure reasons **
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099]  ** Useful skew failure reasons **
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099]  ** Useful skew failure reasons **
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:06   4099] |  -0.931|   -0.931|-2595.049|-2676.230|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:10:06   4099] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:10:07   4099] |  -0.928|   -0.928|-2589.171|-2670.352|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:07   4099] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:08   4100] |  -0.926|   -0.926|-2586.489|-2667.670|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:10:08   4100] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:10:08   4100] |  -0.924|   -0.924|-2581.401|-2662.582|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:08   4100] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:09   4102] |  -0.924|   -0.924|-2579.229|-2660.410|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:09   4102] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:10   4102] |  -0.923|   -0.923|-2577.601|-2658.782|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:10   4102] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:10   4103] |  -0.921|   -0.921|-2576.752|-2657.933|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:10   4103] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:11   4103] |  -0.921|   -0.921|-2575.621|-2656.802|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:11   4103] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:11   4103] |  -0.920|   -0.920|-2573.531|-2654.712|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:11   4103] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:11   4103] |  -0.918|   -0.918|-2571.856|-2653.037|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:11   4103] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:12   4104] |  -0.916|   -0.916|-2569.561|-2650.742|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:12   4104] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:14   4106] |  -0.915|   -0.915|-2566.997|-2648.177|    63.81%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:14   4106] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:15   4107] |  -0.915|   -0.915|-2566.052|-2647.233|    63.81%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:15   4107] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:15   4108] |  -0.914|   -0.914|-2563.928|-2645.109|    63.81%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:10:15   4108] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:17   4110] |  -0.914|   -0.914|-2561.721|-2642.902|    63.82%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:10:17   4110] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:18   4110] |  -0.912|   -0.912|-2559.281|-2640.461|    63.83%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:18   4110] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:19   4112] |  -0.911|   -0.911|-2556.236|-2637.417|    63.83%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:19   4112] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:20   4113] |  -0.911|   -0.911|-2554.550|-2635.731|    63.83%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:20   4113] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:21   4113] |  -0.909|   -0.909|-2554.405|-2635.586|    63.83%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:10:21   4113] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:10:22   4115] |  -0.909|   -0.909|-2552.494|-2633.675|    63.83%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:22   4115] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:23   4115] |  -0.909|   -0.909|-2550.920|-2632.101|    63.84%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:23   4115] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:24   4116] |  -0.909|   -0.909|-2550.631|-2631.811|    63.84%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:10:24   4116] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/12 01:10:24   4117] Analyzing useful skew in preCTS mode ...
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/12 01:10:25   4117] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/12 01:10:25   4117]  ** Useful skew failure reasons **
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117]  ** Useful skew failure reasons **
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117]  ** Useful skew failure reasons **
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:25   4117] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:26   4118] |  -0.903|   -0.903|-2530.755|-2611.936|    63.84%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:26   4118] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:28   4120] |  -0.902|   -0.902|-2527.404|-2608.585|    63.85%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:28   4120] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:30   4122] |  -0.902|   -0.902|-2527.367|-2608.548|    63.85%|   0:00:02.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:30   4122] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:31   4123] |  -0.901|   -0.901|-2524.227|-2605.408|    63.86%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:31   4123] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:31   4123] |  -0.901|   -0.901|-2522.281|-2603.462|    63.86%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:31   4123] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:32   4125] |  -0.902|   -0.902|-2522.251|-2603.432|    63.87%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:32   4125] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:33   4126] |  -0.902|   -0.902|-2522.229|-2603.409|    63.88%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:33   4126] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:33   4126] Analyzing useful skew in preCTS mode ...
[03/12 01:10:33   4126] skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/12 01:10:33   4126]  ** Useful skew failure reasons **
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:33   4126] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126]  ** Useful skew failure reasons **
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126]  ** Useful skew failure reasons **
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:10:34   4126] |  -0.902|   -0.902|-2517.131|-2598.311|    63.88%|   0:00:01.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:34   4126] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:34   4127] |  -0.902|   -0.902|-2517.131|-2598.311|    63.88%|   0:00:00.0| 1843.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:10:34   4127] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:10:34   4127] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:10:34   4127] 
[03/12 01:10:34   4127] *** Finish Core Optimize Step (cpu=0:25:04 real=0:25:04 mem=1843.2M) ***
[03/12 01:10:34   4127] Active Path Group: default 
[03/12 01:10:35   4127] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:10:35   4127] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:10:35   4127] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:10:35   4127] |  -0.184|   -0.902|-157.730|-2598.311|    63.88%|   0:00:01.0| 1843.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:35   4127] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
[03/12 01:10:35   4127] |  -0.176|   -0.902|-152.636|-2593.217|    63.88%|   0:00:00.0| 1843.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:35   4127] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_97_/D                           |
[03/12 01:10:35   4127] |  -0.168|   -0.902|-141.509|-2579.677|    63.89%|   0:00:00.0| 1843.2M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 01:10:35   4127] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
[03/12 01:10:35   4128] |  -0.160|   -0.902|-132.700|-2570.177|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 01:10:35   4128] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
[03/12 01:10:36   4128] |  -0.143|   -0.902| -86.311|-2526.787|    63.89%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:36   4128] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_105_/D                          |
[03/12 01:10:36   4128] |  -0.134|   -0.902| -82.722|-2523.225|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:36   4128] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_97_/D                           |
[03/12 01:10:36   4128] |  -0.123|   -0.902| -81.780|-2521.984|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/12 01:10:36   4128] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
[03/12 01:10:36   4128] |  -0.114|   -0.902| -76.925|-2517.129|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:36   4128] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_12_/D                           |
[03/12 01:10:36   4129] |  -0.114|   -0.902| -74.442|-2513.117|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:36   4129] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_12_/D                           |
[03/12 01:10:36   4129] |  -0.114|   -0.902| -74.297|-2512.972|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:36   4129] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_12_/D                           |
[03/12 01:10:37   4129] |  -0.107|   -0.902| -74.158|-2512.833|    63.89%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:37   4129] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_89_/D                             |
[03/12 01:10:37   4129] |  -0.103|   -0.902| -73.176|-2511.457|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:37   4129] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
[03/12 01:10:37   4130] |  -0.100|   -0.902| -71.958|-2510.976|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:37   4130] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_78_/D                           |
[03/12 01:10:37   4130] |  -0.093|   -0.902| -65.213|-2501.482|    63.89%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/12 01:10:37   4130] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_63_/D                           |
[03/12 01:10:38   4130] |  -0.089|   -0.902| -60.547|-2494.771|    63.90%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:38   4130] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_104_/D                          |
[03/12 01:10:38   4130] |  -0.081|   -0.902| -49.214|-2481.529|    63.90%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:38   4130] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
[03/12 01:10:38   4131] |  -0.074|   -0.902| -42.308|-2475.064|    63.90%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:38   4131] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
[03/12 01:10:38   4131] |  -0.066|   -0.902| -38.571|-2470.573|    63.90%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 01:10:38   4131] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
[03/12 01:10:39   4131] |  -0.056|   -0.902| -30.952|-2462.970|    63.90%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/12 01:10:39   4131] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
[03/12 01:10:39   4131] |  -0.053|   -0.902| -25.860|-2456.017|    63.91%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:39   4131] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
[03/12 01:10:39   4131] |  -0.046|   -0.902| -21.318|-2450.432|    63.91%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 01:10:39   4131] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
[03/12 01:10:39   4132] |  -0.039|   -0.902| -16.155|-2445.338|    63.91%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 01:10:39   4132] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
[03/12 01:10:40   4132] |  -0.033|   -0.902| -12.335|-2441.384|    63.91%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:40   4132] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
[03/12 01:10:40   4133] |  -0.026|   -0.902|  -7.999|-2435.669|    63.92%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/12 01:10:40   4133] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_111_/D                          |
[03/12 01:10:41   4134] |  -0.022|   -0.902|  -3.581|-2429.671|    63.93%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:41   4134] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_91_/D                           |
[03/12 01:10:42   4134] |  -0.020|   -0.902|  -2.235|-2426.623|    63.93%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:42   4134] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
[03/12 01:10:42   4135] |  -0.020|   -0.902|  -1.931|-2426.147|    63.93%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:42   4135] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
[03/12 01:10:42   4135] |  -0.020|   -0.902|  -1.907|-2426.123|    63.93%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:42   4135] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
[03/12 01:10:43   4135] |  -0.013|   -0.902|  -1.833|-2426.050|    63.93%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:43   4135] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_107_/D                          |
[03/12 01:10:44   4136] |  -0.013|   -0.902|  -0.703|-2422.624|    63.94%|   0:00:01.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/12 01:10:44   4136] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
[03/12 01:10:44   4136] |  -0.012|   -0.902|  -0.661|-2422.582|    63.94%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:44   4136] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
[03/12 01:10:44   4136] |  -0.012|   -0.902|  -0.634|-2422.555|    63.94%|   0:00:00.0| 1862.3M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/12 01:10:44   4136] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_57_/D                           |
[03/12 01:10:45   4138] |  -0.004|   -0.902|  -0.004|-2422.266|    63.94%|   0:00:01.0| 1881.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:45   4138] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/D                             |
[03/12 01:10:45   4138] |   0.010|   -0.902|   0.000|-2422.262|    63.94%|   0:00:00.0| 1881.4M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/12 01:10:45   4138] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_126_/D                          |
[03/12 01:10:46   4138] |   0.017|   -0.902|   0.000|-2422.262|    63.94%|   0:00:01.0| 1881.4M|   WC_VIEW|  default| core_instance/kmem_instance/memory2_reg_77_/D      |
[03/12 01:10:46   4138] |   0.017|   -0.902|   0.000|-2422.262|    63.94%|   0:00:00.0| 1881.4M|   WC_VIEW|  default| core_instance/kmem_instance/memory2_reg_77_/D      |
[03/12 01:10:46   4138] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:10:46   4138] 
[03/12 01:10:46   4138] *** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:12.0 mem=1881.4M) ***
[03/12 01:10:46   4138] 
[03/12 01:10:46   4138] *** Finished Optimize Step Cumulative (cpu=0:25:16 real=0:25:16 mem=1881.4M) ***
[03/12 01:10:46   4138] ** GigaOpt Optimizer WNS Slack -0.902 TNS Slack -2422.262 Density 63.94
[03/12 01:10:46   4138] Placement Snapshot: Density distribution:
[03/12 01:10:46   4138] [1.00 -  +++]: 145 (10.04%)
[03/12 01:10:46   4138] [0.95 - 1.00]: 16 (1.11%)
[03/12 01:10:46   4138] [0.90 - 0.95]: 16 (1.11%)
[03/12 01:10:46   4138] [0.85 - 0.90]: 14 (0.97%)
[03/12 01:10:46   4138] [0.80 - 0.85]: 23 (1.59%)
[03/12 01:10:46   4138] [0.75 - 0.80]: 18 (1.25%)
[03/12 01:10:46   4138] [0.70 - 0.75]: 29 (2.01%)
[03/12 01:10:46   4138] [0.65 - 0.70]: 51 (3.53%)
[03/12 01:10:46   4138] [0.60 - 0.65]: 65 (4.50%)
[03/12 01:10:46   4138] [0.55 - 0.60]: 65 (4.50%)
[03/12 01:10:46   4138] [0.50 - 0.55]: 77 (5.33%)
[03/12 01:10:46   4138] [0.45 - 0.50]: 105 (7.27%)
[03/12 01:10:46   4138] [0.40 - 0.45]: 120 (8.31%)
[03/12 01:10:46   4138] [0.35 - 0.40]: 142 (9.83%)
[03/12 01:10:46   4138] [0.30 - 0.35]: 70 (4.85%)
[03/12 01:10:46   4138] [0.25 - 0.30]: 34 (2.35%)
[03/12 01:10:46   4138] [0.20 - 0.25]: 36 (2.49%)
[03/12 01:10:46   4138] [0.15 - 0.20]: 36 (2.49%)
[03/12 01:10:46   4138] [0.10 - 0.15]: 58 (4.02%)
[03/12 01:10:46   4138] [0.05 - 0.10]: 72 (4.99%)
[03/12 01:10:46   4138] [0.00 - 0.05]: 252 (17.45%)
[03/12 01:10:46   4138] Begin: Area Reclaim Optimization
[03/12 01:10:46   4139] Reclaim Optimization WNS Slack -0.902  TNS Slack -2422.262 Density 63.94
[03/12 01:10:46   4139] +----------+---------+--------+---------+------------+--------+
[03/12 01:10:46   4139] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 01:10:46   4139] +----------+---------+--------+---------+------------+--------+
[03/12 01:10:46   4139] |    63.94%|        -|  -0.902|-2422.262|   0:00:00.0| 1881.4M|
[03/12 01:10:53   4145] |    63.51%|      626|  -0.902|-2421.419|   0:00:07.0| 1881.4M|
[03/12 01:11:16   4169] |    61.97%|     5015|  -0.891|-2397.377|   0:00:23.0| 1881.4M|
[03/12 01:11:17   4169] |    61.96%|       30|  -0.891|-2396.347|   0:00:01.0| 1881.4M|
[03/12 01:11:17   4169] |    61.96%|        0|  -0.891|-2396.347|   0:00:00.0| 1881.4M|
[03/12 01:11:17   4169] +----------+---------+--------+---------+------------+--------+
[03/12 01:11:17   4169] Reclaim Optimization End WNS Slack -0.891  TNS Slack -2396.347 Density 61.96
[03/12 01:11:17   4169] 
[03/12 01:11:17   4169] ** Summary: Restruct = 0 Buffer Deletion = 531 Declone = 112 Resize = 4171 **
[03/12 01:11:17   4169] --------------------------------------------------------------
[03/12 01:11:17   4169] |                                   | Total     | Sequential |
[03/12 01:11:17   4169] --------------------------------------------------------------
[03/12 01:11:17   4169] | Num insts resized                 |    4141  |       0    |
[03/12 01:11:17   4169] | Num insts undone                  |     874  |       0    |
[03/12 01:11:17   4169] | Num insts Downsized               |    4141  |       0    |
[03/12 01:11:17   4169] | Num insts Samesized               |       0  |       0    |
[03/12 01:11:17   4169] | Num insts Upsized                 |       0  |       0    |
[03/12 01:11:17   4169] | Num multiple commits+uncommits    |      30  |       -    |
[03/12 01:11:17   4169] --------------------------------------------------------------
[03/12 01:11:17   4169] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:11:17   4169] Layer 7 has 1663 constrained nets 
[03/12 01:11:17   4169] **** End NDR-Layer Usage Statistics ****
[03/12 01:11:17   4169] ** Finished Core Area Reclaim Optimization (cpu = 0:00:31.4) (real = 0:00:31.0) **
[03/12 01:11:17   4170] *** Finished Area Reclaim Optimization (cpu=0:00:31, real=0:00:31, mem=1843.21M, totSessionCpu=1:09:30).
[03/12 01:11:17   4170] Placement Snapshot: Density distribution:
[03/12 01:11:17   4170] [1.00 -  +++]: 145 (10.04%)
[03/12 01:11:17   4170] [0.95 - 1.00]: 18 (1.25%)
[03/12 01:11:17   4170] [0.90 - 0.95]: 14 (0.97%)
[03/12 01:11:17   4170] [0.85 - 0.90]: 15 (1.04%)
[03/12 01:11:17   4170] [0.80 - 0.85]: 23 (1.59%)
[03/12 01:11:17   4170] [0.75 - 0.80]: 19 (1.32%)
[03/12 01:11:17   4170] [0.70 - 0.75]: 29 (2.01%)
[03/12 01:11:17   4170] [0.65 - 0.70]: 52 (3.60%)
[03/12 01:11:17   4170] [0.60 - 0.65]: 67 (4.64%)
[03/12 01:11:17   4170] [0.55 - 0.60]: 63 (4.36%)
[03/12 01:11:17   4170] [0.50 - 0.55]: 76 (5.26%)
[03/12 01:11:17   4170] [0.45 - 0.50]: 111 (7.69%)
[03/12 01:11:17   4170] [0.40 - 0.45]: 119 (8.24%)
[03/12 01:11:17   4170] [0.35 - 0.40]: 144 (9.97%)
[03/12 01:11:17   4170] [0.30 - 0.35]: 73 (5.06%)
[03/12 01:11:17   4170] [0.25 - 0.30]: 45 (3.12%)
[03/12 01:11:17   4170] [0.20 - 0.25]: 34 (2.35%)
[03/12 01:11:17   4170] [0.15 - 0.20]: 52 (3.60%)
[03/12 01:11:17   4170] [0.10 - 0.15]: 92 (6.37%)
[03/12 01:11:17   4170] [0.05 - 0.10]: 104 (7.20%)
[03/12 01:11:17   4170] [0.00 - 0.05]: 149 (10.32%)
[03/12 01:11:17   4170] *** Starting refinePlace (1:09:30 mem=1843.2M) ***
[03/12 01:11:17   4170] Total net bbox length = 1.263e+06 (6.026e+05 6.604e+05) (ext = 2.065e+04)
[03/12 01:11:17   4170] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:11:17   4170] default core: bins with density >  0.75 = 32.9 % ( 475 / 1444 )
[03/12 01:11:17   4170] Density distribution unevenness ratio = 19.915%
[03/12 01:11:17   4170] RPlace IncrNP: Rollback Lev = -3
[03/12 01:11:17   4170] RPlace: Density =1.206667, incremental np is triggered.
[03/12 01:11:18   4170] nrCritNet: 1.99% ( 1222 / 61507 ) cutoffSlk: -898.4ps stdDelay: 14.2ps
[03/12 01:11:33   4186] default core: bins with density >  0.75 = 40.3 % ( 582 / 1444 )
[03/12 01:11:33   4186] Density distribution unevenness ratio = 17.914%
[03/12 01:11:33   4186] RPlace postIncrNP: Density = 1.206667 -> 0.982222.
[03/12 01:11:33   4186] RPlace postIncrNP Info: Density distribution changes:
[03/12 01:11:33   4186] [1.10+      ] :	 28 (1.94%) -> 0 (0.00%)
[03/12 01:11:33   4186] [1.05 - 1.10] :	 49 (3.39%) -> 0 (0.00%)
[03/12 01:11:33   4186] [1.00 - 1.05] :	 79 (5.47%) -> 0 (0.00%)
[03/12 01:11:33   4186] [0.95 - 1.00] :	 100 (6.93%) -> 9 (0.62%)
[03/12 01:11:33   4186] [0.90 - 0.95] :	 94 (6.51%) -> 125 (8.66%)
[03/12 01:11:33   4186] [0.85 - 0.90] :	 51 (3.53%) -> 290 (20.08%)
[03/12 01:11:33   4186] [0.80 - 0.85] :	 38 (2.63%) -> 113 (7.83%)
[03/12 01:11:33   4186] [CPU] RefinePlace/IncrNP (cpu=0:00:15.7, real=0:00:16.0, mem=1902.6MB) @(1:09:30 - 1:09:46).
[03/12 01:11:33   4186] Move report: incrNP moves 32477 insts, mean move: 6.17 um, max move: 64.80 um
[03/12 01:11:33   4186] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1843): (618.40, 87.40) --> (575.20, 65.80)
[03/12 01:11:33   4186] Move report: Timing Driven Placement moves 32477 insts, mean move: 6.17 um, max move: 64.80 um
[03/12 01:11:33   4186] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1843): (618.40, 87.40) --> (575.20, 65.80)
[03/12 01:11:33   4186] 	Runtime: CPU: 0:00:15.7 REAL: 0:00:16.0 MEM: 1902.6MB
[03/12 01:11:33   4186] Starting refinePlace ...
[03/12 01:11:33   4186] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:11:33   4186] default core: bins with density >  0.75 = 39.9 % ( 576 / 1444 )
[03/12 01:11:33   4186] Density distribution unevenness ratio = 17.831%
[03/12 01:11:35   4188]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:11:35   4188] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=1902.6MB) @(1:09:46 - 1:09:48).
[03/12 01:11:35   4188] Move report: preRPlace moves 18583 insts, mean move: 0.59 um, max move: 7.00 um
[03/12 01:11:35   4188] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U620): (419.20, 110.80) --> (420.80, 105.40)
[03/12 01:11:35   4188] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 01:11:35   4188] Move report: Detail placement moves 18583 insts, mean move: 0.59 um, max move: 7.00 um
[03/12 01:11:35   4188] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U620): (419.20, 110.80) --> (420.80, 105.40)
[03/12 01:11:35   4188] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1902.6MB
[03/12 01:11:35   4188] Statistics of distance of Instance movement in refine placement:
[03/12 01:11:35   4188]   maximum (X+Y) =        64.80 um
[03/12 01:11:35   4188]   inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1843) with max move: (618.4, 87.4) -> (575.2, 65.8)
[03/12 01:11:35   4188]   mean    (X+Y) =         5.91 um
[03/12 01:11:35   4188] Total instances flipped for legalization: 59
[03/12 01:11:35   4188] Summary Report:
[03/12 01:11:35   4188] Instances move: 34451 (out of 57589 movable)
[03/12 01:11:35   4188] Mean displacement: 5.91 um
[03/12 01:11:35   4188] Max displacement: 64.80 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1843) (618.4, 87.4) -> (575.2, 65.8)
[03/12 01:11:35   4188] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/12 01:11:35   4188] Total instances moved : 34451
[03/12 01:11:35   4188] Total net bbox length = 1.290e+06 (6.206e+05 6.693e+05) (ext = 2.066e+04)
[03/12 01:11:35   4188] Runtime: CPU: 0:00:17.6 REAL: 0:00:18.0 MEM: 1902.6MB
[03/12 01:11:35   4188] [CPU] RefinePlace/total (cpu=0:00:17.6, real=0:00:18.0, mem=1902.6MB) @(1:09:30 - 1:09:48).
[03/12 01:11:35   4188] *** Finished refinePlace (1:09:48 mem=1902.6M) ***
[03/12 01:11:36   4188] Finished re-routing un-routed nets (0:00:00.3 1902.6M)
[03/12 01:11:36   4188] 
[03/12 01:11:38   4191] 
[03/12 01:11:38   4191] Density : 0.6196
[03/12 01:11:38   4191] Max route overflow : 0.0000
[03/12 01:11:38   4191] 
[03/12 01:11:38   4191] 
[03/12 01:11:38   4191] *** Finish Physical Update (cpu=0:00:21.5 real=0:00:21.0 mem=1902.6M) ***
[03/12 01:11:39   4192] ** GigaOpt Optimizer WNS Slack -0.972 TNS Slack -2440.627 Density 61.96
[03/12 01:11:39   4192] Skipped Place ECO bump recovery (WNS opt)
[03/12 01:11:39   4192] Optimizer WNS Pass 5
[03/12 01:11:39   4192] Active Path Group: reg2reg  
[03/12 01:11:39   4192] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:11:39   4192] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:11:39   4192] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:11:39   4192] |  -0.972|   -0.972|-2440.627|-2440.627|    61.96%|   0:00:00.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:11:39   4192] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:11:40   4193] |  -0.934|   -0.934|-2432.091|-2432.091|    61.97%|   0:00:01.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:11:40   4193] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 01:11:40   4193] |  -0.923|   -0.923|-2428.464|-2428.464|    61.97%|   0:00:00.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:11:40   4193] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:11:40   4193] |  -0.912|   -0.912|-2426.782|-2426.782|    61.97%|   0:00:00.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:11:40   4193] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:11:43   4196] |  -0.902|   -0.902|-2423.672|-2423.672|    61.97%|   0:00:03.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:11:43   4196] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 01:11:48   4201] |  -0.897|   -0.897|-2417.090|-2417.090|    61.97%|   0:00:05.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:11:48   4201] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:11:52   4205] |  -0.895|   -0.895|-2413.279|-2413.279|    61.98%|   0:00:04.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:11:52   4205] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:12:00   4213] |  -0.891|   -0.891|-2410.748|-2410.748|    61.98%|   0:00:08.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:00   4213] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:07   4220] |  -0.891|   -0.891|-2408.477|-2408.477|    61.99%|   0:00:07.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:07   4220] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:08   4221] |  -0.891|   -0.891|-2407.953|-2407.953|    61.99%|   0:00:01.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:08   4221] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:09   4221] |  -0.885|   -0.885|-2406.880|-2406.880|    62.01%|   0:00:01.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:09   4221] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:32   4245] |  -0.883|   -0.883|-2401.987|-2401.987|    62.02%|   0:00:23.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:32   4245] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:42   4255] |  -0.883|   -0.883|-2399.308|-2399.308|    62.02%|   0:00:10.0| 1902.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:42   4255] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:45   4258] |  -0.883|   -0.883|-2398.852|-2398.852|    62.02%|   0:00:03.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:45   4258] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:45   4258] |  -0.883|   -0.883|-2398.441|-2398.441|    62.02%|   0:00:00.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:45   4258] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:46   4259] |  -0.883|   -0.883|-2398.425|-2398.425|    62.02%|   0:00:01.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:46   4259] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:47   4260] |  -0.881|   -0.881|-2397.491|-2397.491|    62.06%|   0:00:01.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:47   4260] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:49   4261] |  -0.881|   -0.881|-2397.057|-2397.057|    62.06%|   0:00:02.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:49   4261] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:49   4262] |  -0.881|   -0.881|-2396.507|-2396.507|    62.06%|   0:00:00.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:12:49   4262] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:50   4263] |  -0.877|   -0.877|-2395.049|-2395.049|    62.08%|   0:00:01.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:50   4263] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:53   4266] |  -0.877|   -0.877|-2394.006|-2394.006|    62.08%|   0:00:03.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:53   4266] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:53   4266] |  -0.877|   -0.877|-2393.933|-2393.933|    62.08%|   0:00:00.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:53   4266] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:56   4269] |  -0.878|   -0.878|-2392.278|-2392.278|    62.12%|   0:00:03.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:56   4269] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:12:57   4269] |  -0.874|   -0.874|-2390.867|-2390.867|    62.13%|   0:00:01.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:12:57   4269] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:01   4274] |  -0.873|   -0.873|-2389.006|-2389.006|    62.14%|   0:00:04.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:13:01   4274] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:03   4276] |  -0.873|   -0.873|-2388.423|-2388.423|    62.15%|   0:00:02.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:13:03   4276] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:07   4280] |  -0.872|   -0.872|-2386.595|-2386.595|    62.19%|   0:00:04.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:07   4280] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:10   4283] |  -0.872|   -0.872|-2386.447|-2386.447|    62.19%|   0:00:03.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:10   4283] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:13   4286] |  -0.873|   -0.873|-2386.015|-2386.015|    62.24%|   0:00:03.0| 1889.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:13   4286] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:15   4288] |  -0.871|   -0.871|-2385.241|-2385.241|    62.25%|   0:00:02.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:15   4288] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:16   4289] |  -0.871|   -0.871|-2383.746|-2383.746|    62.26%|   0:00:01.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:16   4289] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:20   4293] |  -0.870|   -0.870|-2383.614|-2383.614|    62.28%|   0:00:04.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:20   4293] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:22   4294] |  -0.870|   -0.870|-2383.498|-2383.498|    62.28%|   0:00:02.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:22   4294] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:22   4295] |  -0.870|   -0.870|-2383.494|-2383.494|    62.28%|   0:00:00.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:22   4295] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:23   4295] |  -0.868|   -0.868|-2382.730|-2382.730|    62.30%|   0:00:01.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:13:23   4295] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:24   4297] |  -0.868|   -0.868|-2381.948|-2381.948|    62.31%|   0:00:01.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:13:24   4297] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:25   4297] |  -0.868|   -0.868|-2381.581|-2381.581|    62.31%|   0:00:01.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:13:25   4297] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:27   4300] |  -0.869|   -0.869|-2381.385|-2381.385|    62.35%|   0:00:02.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:13:27   4300] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:13:27   4300] |  -0.869|   -0.869|-2381.064|-2381.064|    62.35%|   0:00:00.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:27   4300] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:31   4304] |  -0.869|   -0.869|-2380.609|-2380.609|    62.40%|   0:00:04.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:31   4304] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:32   4305] |  -0.869|   -0.869|-2380.108|-2380.108|    62.43%|   0:00:01.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:32   4305] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:33   4305] Analyzing useful skew in preCTS mode ...
[03/12 01:13:33   4305] skewClock did not found any end points to delay or to advance
[03/12 01:13:33   4305]  ** Useful skew failure reasons **
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] skewClock did not found any end points to delay or to advance
[03/12 01:13:33   4305]  ** Useful skew failure reasons **
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4305] skewClock did not found any end points to delay or to advance
[03/12 01:13:33   4306]  ** Useful skew failure reasons **
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:13:33   4306] skewClock did not found any end points to delay or to advance
[03/12 01:13:34   4306] |  -0.869|   -0.869|-2380.108|-2380.108|    62.44%|   0:00:02.0| 1867.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:34   4306] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:13:34   4306] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:34   4306] 
[03/12 01:13:34   4306] *** Finish Core Optimize Step (cpu=0:01:54 real=0:01:55 mem=1867.3M) ***
[03/12 01:13:34   4307] Active Path Group: default 
[03/12 01:13:34   4307] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:34   4307] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:13:34   4307] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:34   4307] |   0.005|   -0.869|   0.000|-2380.108|    62.44%|   0:00:00.0| 1867.3M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_116_/D           |
[03/12 01:13:35   4307] |   0.012|   -0.869|   0.000|-2380.108|    62.44%|   0:00:01.0| 1905.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_110_/E    |
[03/12 01:13:35   4308] |   0.014|   -0.869|   0.000|-2380.108|    62.44%|   0:00:00.0| 1905.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 01:13:36   4308] |   0.020|   -0.869|   0.000|-2380.108|    62.45%|   0:00:01.0| 1905.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_74_/D            |
[03/12 01:13:36   4308] |   0.020|   -0.869|   0.000|-2380.108|    62.45%|   0:00:00.0| 1905.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_74_/D            |
[03/12 01:13:36   4308] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:36   4308] 
[03/12 01:13:36   4308] *** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=1905.5M) ***
[03/12 01:13:36   4309] 
[03/12 01:13:36   4309] *** Finished Optimize Step Cumulative (cpu=0:01:56 real=0:01:57 mem=1905.5M) ***
[03/12 01:13:36   4309] ** GigaOpt Optimizer WNS Slack -0.869 TNS Slack -2380.108 Density 62.45
[03/12 01:13:36   4309] *** Starting refinePlace (1:11:50 mem=1905.5M) ***
[03/12 01:13:36   4309] Total net bbox length = 1.292e+06 (6.218e+05 6.701e+05) (ext = 2.066e+04)
[03/12 01:13:36   4309] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:13:36   4309] default core: bins with density >  0.75 = 40.4 % ( 583 / 1444 )
[03/12 01:13:36   4309] Density distribution unevenness ratio = 18.063%
[03/12 01:13:36   4309] RPlace IncrNP: Rollback Lev = -3
[03/12 01:13:36   4309] RPlace: Density =1.043333, incremental np is triggered.
[03/12 01:13:37   4309] nrCritNet: 1.99% ( 1228 / 61845 ) cutoffSlk: -882.1ps stdDelay: 14.2ps
[03/12 01:13:43   4316] default core: bins with density >  0.75 = 41.1 % ( 593 / 1444 )
[03/12 01:13:43   4316] Density distribution unevenness ratio = 18.010%
[03/12 01:13:43   4316] RPlace postIncrNP: Density = 1.043333 -> 0.998889.
[03/12 01:13:43   4316] RPlace postIncrNP Info: Density distribution changes:
[03/12 01:13:43   4316] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 01:13:43   4316] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 01:13:43   4316] [1.00 - 1.05] :	 3 (0.21%) -> 0 (0.00%)
[03/12 01:13:43   4316] [0.95 - 1.00] :	 41 (2.84%) -> 11 (0.76%)
[03/12 01:13:43   4316] [0.90 - 0.95] :	 154 (10.66%) -> 169 (11.70%)
[03/12 01:13:43   4316] [0.85 - 0.90] :	 253 (17.52%) -> 273 (18.91%)
[03/12 01:13:43   4316] [0.80 - 0.85] :	 89 (6.16%) -> 101 (6.99%)
[03/12 01:13:43   4316] [CPU] RefinePlace/IncrNP (cpu=0:00:06.4, real=0:00:07.0, mem=1905.5MB) @(1:11:50 - 1:11:56).
[03/12 01:13:43   4316] Move report: incrNP moves 11233 insts, mean move: 2.89 um, max move: 29.00 um
[03/12 01:13:43   4316] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1716): (645.80, 263.80) --> (624.00, 256.60)
[03/12 01:13:43   4316] Move report: Timing Driven Placement moves 11233 insts, mean move: 2.89 um, max move: 29.00 um
[03/12 01:13:43   4316] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1716): (645.80, 263.80) --> (624.00, 256.60)
[03/12 01:13:43   4316] 	Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 1905.5MB
[03/12 01:13:43   4316] Starting refinePlace ...
[03/12 01:13:43   4316] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:13:43   4316] default core: bins with density >  0.75 = 40.7 % ( 587 / 1444 )
[03/12 01:13:43   4316] Density distribution unevenness ratio = 17.929%
[03/12 01:13:44   4317]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:13:44   4317] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:01.0, mem=1905.5MB) @(1:11:56 - 1:11:58).
[03/12 01:13:44   4317] Move report: preRPlace moves 10402 insts, mean move: 0.62 um, max move: 5.00 um
[03/12 01:13:44   4317] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U311): (641.00, 629.20) --> (639.60, 632.80)
[03/12 01:13:44   4317] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/12 01:13:44   4317] Move report: Detail placement moves 10402 insts, mean move: 0.62 um, max move: 5.00 um
[03/12 01:13:44   4317] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U311): (641.00, 629.20) --> (639.60, 632.80)
[03/12 01:13:44   4317] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1905.5MB
[03/12 01:13:44   4317] Statistics of distance of Instance movement in refine placement:
[03/12 01:13:44   4317]   maximum (X+Y) =        29.00 um
[03/12 01:13:44   4317]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1716) with max move: (645.8, 263.8) -> (624, 256.6)
[03/12 01:13:44   4317]   mean    (X+Y) =         2.41 um
[03/12 01:13:44   4317] Total instances flipped for legalization: 10
[03/12 01:13:44   4317] Summary Report:
[03/12 01:13:44   4317] Instances move: 14934 (out of 57936 movable)
[03/12 01:13:44   4317] Mean displacement: 2.41 um
[03/12 01:13:44   4317] Max displacement: 29.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1716) (645.8, 263.8) -> (624, 256.6)
[03/12 01:13:44   4317] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 01:13:44   4317] Total instances moved : 14934
[03/12 01:13:44   4317] Total net bbox length = 1.294e+06 (6.239e+05 6.705e+05) (ext = 2.070e+04)
[03/12 01:13:44   4317] Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 1905.5MB
[03/12 01:13:44   4317] [CPU] RefinePlace/total (cpu=0:00:08.4, real=0:00:08.0, mem=1905.5MB) @(1:11:50 - 1:11:58).
[03/12 01:13:44   4317] *** Finished refinePlace (1:11:58 mem=1905.5M) ***
[03/12 01:13:45   4318] Finished re-routing un-routed nets (0:00:00.1 1905.5M)
[03/12 01:13:45   4318] 
[03/12 01:13:46   4319] 
[03/12 01:13:46   4319] Density : 0.6245
[03/12 01:13:46   4319] Max route overflow : 0.0000
[03/12 01:13:46   4319] 
[03/12 01:13:46   4319] 
[03/12 01:13:46   4319] *** Finish Physical Update (cpu=0:00:10.1 real=0:00:10.0 mem=1905.5M) ***
[03/12 01:13:46   4319] ** GigaOpt Optimizer WNS Slack -0.893 TNS Slack -2392.056 Density 62.45
[03/12 01:13:46   4319] Skipped Place ECO bump recovery (WNS opt)
[03/12 01:13:46   4319] Optimizer WNS Pass 6
[03/12 01:13:46   4320] Active Path Group: reg2reg  
[03/12 01:13:47   4320] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:47   4320] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:13:47   4320] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:13:47   4320] |  -0.893|   -0.893|-2392.056|-2392.056|    62.45%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:47   4320] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:13:48   4321] |  -0.887|   -0.887|-2390.020|-2390.020|    62.45%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:48   4321] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:13:49   4322] |  -0.886|   -0.886|-2389.378|-2389.378|    62.45%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:49   4322] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:13:49   4322] |  -0.881|   -0.881|-2389.257|-2389.257|    62.45%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:13:49   4322] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:13:56   4329] |  -0.876|   -0.876|-2386.872|-2386.872|    62.45%|   0:00:07.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:13:56   4329] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:10   4343] |  -0.874|   -0.874|-2385.372|-2385.372|    62.45%|   0:00:14.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:10   4343] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:19   4352] |  -0.874|   -0.874|-2384.952|-2384.952|    62.45%|   0:00:09.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:19   4352] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:22   4355] |  -0.871|   -0.871|-2384.007|-2384.007|    62.47%|   0:00:03.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:22   4355] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:37   4370] |  -0.871|   -0.871|-2382.880|-2382.880|    62.47%|   0:00:15.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:37   4370] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:38   4371] |  -0.871|   -0.871|-2382.772|-2382.772|    62.47%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:38   4371] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:40   4373] |  -0.871|   -0.871|-2381.908|-2381.908|    62.51%|   0:00:02.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:40   4373] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:14:41   4374] |  -0.871|   -0.871|-2381.858|-2381.858|    62.52%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:14:41   4374] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:12   4405] |  -0.872|   -0.872|-2381.729|-2381.729|    62.56%|   0:00:31.0| 1886.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:12   4405] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:12   4405] |  -0.872|   -0.872|-2381.668|-2381.668|    62.56%|   0:00:00.0| 1886.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:12   4405] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:13   4406] Analyzing useful skew in preCTS mode ...
[03/12 01:15:13   4406] skewClock did not found any end points to delay or to advance
[03/12 01:15:13   4406]  ** Useful skew failure reasons **
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] skewClock did not found any end points to delay or to advance
[03/12 01:15:13   4406]  ** Useful skew failure reasons **
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] skewClock did not found any end points to delay or to advance
[03/12 01:15:13   4406]  ** Useful skew failure reasons **
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/12 01:15:13   4406] skewClock did not found any end points to delay or to advance
[03/12 01:15:17   4410] |  -0.872|   -0.872|-2381.629|-2381.629|    62.57%|   0:00:05.0| 1886.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:17   4410] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:20   4413] |  -0.872|   -0.872|-2381.611|-2381.611|    62.58%|   0:00:03.0| 1886.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:20   4413] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:20   4413] |  -0.872|   -0.872|-2381.611|-2381.611|    62.58%|   0:00:00.0| 1886.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:20   4413] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:15:20   4413] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:20   4413] 
[03/12 01:15:20   4413] *** Finish Core Optimize Step (cpu=0:01:33 real=0:01:34 mem=1886.5M) ***
[03/12 01:15:20   4413] Active Path Group: default 
[03/12 01:15:20   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:20   4413] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:15:20   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:20   4413] |   0.009|   -0.872|   0.000|-2381.611|    62.58%|   0:00:00.0| 1886.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory0_reg_116_/E     |
[03/12 01:15:20   4413] |   0.020|   -0.872|   0.000|-2381.611|    62.58%|   0:00:00.0| 1886.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_74_/D            |
[03/12 01:15:20   4413] |   0.020|   -0.872|   0.000|-2381.611|    62.58%|   0:00:00.0| 1886.5M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_74_/D            |
[03/12 01:15:20   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:20   4413] 
[03/12 01:15:20   4413] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1886.5M) ***
[03/12 01:15:20   4413] 
[03/12 01:15:20   4413] *** Finished Optimize Step Cumulative (cpu=0:01:34 real=0:01:34 mem=1886.5M) ***
[03/12 01:15:20   4413] ** GigaOpt Optimizer WNS Slack -0.872 TNS Slack -2381.611 Density 62.58
[03/12 01:15:20   4413] Placement Snapshot: Density distribution:
[03/12 01:15:20   4413] [1.00 -  +++]: 134 (9.28%)
[03/12 01:15:20   4413] [0.95 - 1.00]: 15 (1.04%)
[03/12 01:15:20   4413] [0.90 - 0.95]: 13 (0.90%)
[03/12 01:15:20   4413] [0.85 - 0.90]: 8 (0.55%)
[03/12 01:15:20   4413] [0.80 - 0.85]: 23 (1.59%)
[03/12 01:15:20   4413] [0.75 - 0.80]: 17 (1.18%)
[03/12 01:15:20   4413] [0.70 - 0.75]: 22 (1.52%)
[03/12 01:15:20   4413] [0.65 - 0.70]: 39 (2.70%)
[03/12 01:15:20   4413] [0.60 - 0.65]: 55 (3.81%)
[03/12 01:15:20   4413] [0.55 - 0.60]: 62 (4.29%)
[03/12 01:15:20   4413] [0.50 - 0.55]: 69 (4.78%)
[03/12 01:15:20   4413] [0.45 - 0.50]: 91 (6.30%)
[03/12 01:15:20   4413] [0.40 - 0.45]: 113 (7.83%)
[03/12 01:15:20   4413] [0.35 - 0.40]: 130 (9.00%)
[03/12 01:15:20   4413] [0.30 - 0.35]: 59 (4.09%)
[03/12 01:15:20   4413] [0.25 - 0.30]: 41 (2.84%)
[03/12 01:15:20   4413] [0.20 - 0.25]: 87 (6.02%)
[03/12 01:15:20   4413] [0.15 - 0.20]: 264 (18.28%)
[03/12 01:15:20   4413] [0.10 - 0.15]: 175 (12.12%)
[03/12 01:15:20   4413] [0.05 - 0.10]: 25 (1.73%)
[03/12 01:15:20   4413] [0.00 - 0.05]: 2 (0.14%)
[03/12 01:15:20   4413] Begin: Area Reclaim Optimization
[03/12 01:15:21   4414] Reclaim Optimization WNS Slack -0.872  TNS Slack -2381.611 Density 62.58
[03/12 01:15:21   4414] +----------+---------+--------+---------+------------+--------+
[03/12 01:15:21   4414] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 01:15:21   4414] +----------+---------+--------+---------+------------+--------+
[03/12 01:15:21   4414] |    62.58%|        -|  -0.872|-2381.611|   0:00:00.0| 1886.5M|
[03/12 01:15:27   4420] |    62.42%|      279|  -0.872|-2380.000|   0:00:06.0| 1886.5M|
[03/12 01:15:43   4436] |    61.94%|     2502|  -0.866|-2377.267|   0:00:16.0| 1886.5M|
[03/12 01:15:44   4437] |    61.94%|       11|  -0.866|-2377.267|   0:00:01.0| 1886.5M|
[03/12 01:15:44   4437] |    61.94%|        0|  -0.866|-2377.267|   0:00:00.0| 1886.5M|
[03/12 01:15:44   4437] +----------+---------+--------+---------+------------+--------+
[03/12 01:15:44   4437] Reclaim Optimization End WNS Slack -0.866  TNS Slack -2377.267 Density 61.94
[03/12 01:15:44   4437] 
[03/12 01:15:44   4437] ** Summary: Restruct = 0 Buffer Deletion = 221 Declone = 75 Resize = 1823 **
[03/12 01:15:44   4437] --------------------------------------------------------------
[03/12 01:15:44   4437] |                                   | Total     | Sequential |
[03/12 01:15:44   4437] --------------------------------------------------------------
[03/12 01:15:44   4437] | Num insts resized                 |    1812  |       0    |
[03/12 01:15:44   4437] | Num insts undone                  |     690  |       0    |
[03/12 01:15:44   4437] | Num insts Downsized               |    1812  |       0    |
[03/12 01:15:44   4437] | Num insts Samesized               |       0  |       0    |
[03/12 01:15:44   4437] | Num insts Upsized                 |       0  |       0    |
[03/12 01:15:44   4437] | Num multiple commits+uncommits    |      11  |       -    |
[03/12 01:15:44   4437] --------------------------------------------------------------
[03/12 01:15:44   4437] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:15:44   4437] Layer 7 has 1684 constrained nets 
[03/12 01:15:44   4437] **** End NDR-Layer Usage Statistics ****
[03/12 01:15:44   4437] ** Finished Core Area Reclaim Optimization (cpu = 0:00:23.8) (real = 0:00:24.0) **
[03/12 01:15:44   4437] *** Finished Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=1845.57M, totSessionCpu=1:13:58).
[03/12 01:15:44   4437] Placement Snapshot: Density distribution:
[03/12 01:15:44   4437] [1.00 -  +++]: 134 (9.28%)
[03/12 01:15:44   4437] [0.95 - 1.00]: 16 (1.11%)
[03/12 01:15:44   4437] [0.90 - 0.95]: 12 (0.83%)
[03/12 01:15:44   4437] [0.85 - 0.90]: 8 (0.55%)
[03/12 01:15:44   4437] [0.80 - 0.85]: 23 (1.59%)
[03/12 01:15:44   4437] [0.75 - 0.80]: 17 (1.18%)
[03/12 01:15:44   4437] [0.70 - 0.75]: 22 (1.52%)
[03/12 01:15:44   4437] [0.65 - 0.70]: 40 (2.77%)
[03/12 01:15:44   4437] [0.60 - 0.65]: 55 (3.81%)
[03/12 01:15:44   4437] [0.55 - 0.60]: 62 (4.29%)
[03/12 01:15:44   4437] [0.50 - 0.55]: 70 (4.85%)
[03/12 01:15:44   4437] [0.45 - 0.50]: 92 (6.37%)
[03/12 01:15:44   4437] [0.40 - 0.45]: 114 (7.89%)
[03/12 01:15:44   4437] [0.35 - 0.40]: 126 (8.73%)
[03/12 01:15:44   4437] [0.30 - 0.35]: 62 (4.29%)
[03/12 01:15:44   4437] [0.25 - 0.30]: 56 (3.88%)
[03/12 01:15:44   4437] [0.20 - 0.25]: 123 (8.52%)
[03/12 01:15:44   4437] [0.15 - 0.20]: 285 (19.74%)
[03/12 01:15:44   4437] [0.10 - 0.15]: 114 (7.89%)
[03/12 01:15:44   4437] [0.05 - 0.10]: 13 (0.90%)
[03/12 01:15:44   4437] [0.00 - 0.05]: 0 (0.00%)
[03/12 01:15:44   4437] *** Starting refinePlace (1:13:58 mem=1845.6M) ***
[03/12 01:15:44   4437] Total net bbox length = 1.295e+06 (6.241e+05 6.705e+05) (ext = 2.070e+04)
[03/12 01:15:44   4438] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:15:44   4438] default core: bins with density >  0.75 = 40.9 % ( 591 / 1444 )
[03/12 01:15:44   4438] Density distribution unevenness ratio = 17.848%
[03/12 01:15:44   4438] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1845.6MB) @(1:13:58 - 1:13:58).
[03/12 01:15:44   4438] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:15:44   4438] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1845.6MB
[03/12 01:15:44   4438] Starting refinePlace ...
[03/12 01:15:44   4438] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:15:45   4438] default core: bins with density >  0.75 = 40.5 % ( 585 / 1444 )
[03/12 01:15:45   4438] Density distribution unevenness ratio = 17.767%
[03/12 01:15:46   4439]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:15:46   4439] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1862.2MB) @(1:13:58 - 1:14:00).
[03/12 01:15:46   4439] Move report: preRPlace moves 2228 insts, mean move: 0.69 um, max move: 5.20 um
[03/12 01:15:46   4439] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_13129_0): (452.80, 269.20) --> (456.20, 271.00)
[03/12 01:15:46   4439] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/12 01:15:46   4439] wireLenOptFixPriorityInst 0 inst fixed
[03/12 01:15:47   4440] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:15:47   4440] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1862.2MB) @(1:14:00 - 1:14:00).
[03/12 01:15:47   4440] Move report: Detail placement moves 2228 insts, mean move: 0.69 um, max move: 5.20 um
[03/12 01:15:47   4440] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_13129_0): (452.80, 269.20) --> (456.20, 271.00)
[03/12 01:15:47   4440] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:03.0 MEM: 1862.2MB
[03/12 01:15:47   4440] Statistics of distance of Instance movement in refine placement:
[03/12 01:15:47   4440]   maximum (X+Y) =         5.20 um
[03/12 01:15:47   4440]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_13129_0) with max move: (452.8, 269.2) -> (456.2, 271)
[03/12 01:15:47   4440]   mean    (X+Y) =         0.69 um
[03/12 01:15:47   4440] Total instances flipped for legalization: 14861
[03/12 01:15:47   4440] Summary Report:
[03/12 01:15:47   4440] Instances move: 2228 (out of 57868 movable)
[03/12 01:15:47   4440] Mean displacement: 0.69 um
[03/12 01:15:47   4440] Max displacement: 5.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_13129_0) (452.8, 269.2) -> (456.2, 271)
[03/12 01:15:47   4440] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/12 01:15:47   4440] Total instances moved : 2228
[03/12 01:15:47   4440] Total net bbox length = 1.295e+06 (6.247e+05 6.702e+05) (ext = 2.070e+04)
[03/12 01:15:47   4440] Runtime: CPU: 0:00:02.2 REAL: 0:00:03.0 MEM: 1862.2MB
[03/12 01:15:47   4440] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:03.0, mem=1862.2MB) @(1:13:58 - 1:14:00).
[03/12 01:15:47   4440] *** Finished refinePlace (1:14:00 mem=1862.2M) ***
[03/12 01:15:47   4440] Finished re-routing un-routed nets (0:00:00.0 1862.2M)
[03/12 01:15:47   4440] 
[03/12 01:15:47   4440] 
[03/12 01:15:47   4440] Density : 0.6194
[03/12 01:15:47   4440] Max route overflow : 0.0000
[03/12 01:15:47   4440] 
[03/12 01:15:47   4440] 
[03/12 01:15:47   4440] *** Finish Physical Update (cpu=0:00:03.5 real=0:00:03.0 mem=1862.2M) ***
[03/12 01:15:48   4441] ** GigaOpt Optimizer WNS Slack -0.866 TNS Slack -2378.051 Density 61.94
[03/12 01:15:48   4441] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:15:48   4441] Layer 7 has 1684 constrained nets 
[03/12 01:15:48   4441] **** End NDR-Layer Usage Statistics ****
[03/12 01:15:48   4441] 
[03/12 01:15:48   4441] *** Finish pre-CTS Setup Fixing (cpu=0:52:52 real=0:52:50 mem=1862.2M) ***
[03/12 01:15:48   4441] 
[03/12 01:15:48   4441] End: GigaOpt Optimization in WNS mode
[03/12 01:15:48   4441] *** Timing NOT met, worst failing slack is -0.866
[03/12 01:15:48   4441] *** Check timing (0:00:00.1)
[03/12 01:15:48   4441] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 01:15:48   4441] optDesignOneStep: Leakage Power Flow
[03/12 01:15:48   4441] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 01:15:48   4441] Begin: GigaOpt Optimization in TNS mode
[03/12 01:15:49   4442] Info: 1 clock net  excluded from IPO operation.
[03/12 01:15:49   4442] PhyDesignGrid: maxLocalDensity 0.95
[03/12 01:15:49   4442] #spOpts: N=65 
[03/12 01:15:52   4446] *info: 1 clock net excluded
[03/12 01:15:52   4446] *info: 2 special nets excluded.
[03/12 01:15:52   4446] *info: 179 no-driver nets excluded.
[03/12 01:15:54   4447] ** GigaOpt Optimizer WNS Slack -0.866 TNS Slack -2378.051 Density 61.94
[03/12 01:15:54   4447] Optimizer TNS Opt
[03/12 01:15:54   4447] Active Path Group: reg2reg  
[03/12 01:15:54   4448] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:54   4448] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:15:54   4448] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:15:54   4448] |  -0.866|   -0.866|-2378.051|-2378.051|    61.94%|   0:00:00.0| 1829.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:15:54   4448] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:17:03   4516] |  -0.866|   -0.866|-2371.773|-2371.773|    61.96%|   0:01:09.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:17:03   4516] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:17:05   4518] |  -0.865|   -0.865|-2370.917|-2370.917|    61.97%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:17:05   4518] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:17:34   4547] |  -0.867|   -0.867|-2370.261|-2370.261|    61.98%|   0:00:29.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:17:34   4547] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:17:49   4562] |  -0.864|   -0.864|-2366.409|-2366.409|    62.03%|   0:00:15.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:17:49   4562] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:17:50   4564] |  -0.862|   -0.862|-2365.298|-2365.298|    62.04%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:17:50   4564] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:12   4585] |  -0.862|   -0.862|-2363.172|-2363.172|    62.05%|   0:00:22.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:18:12   4585] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:18:13   4586] |  -0.862|   -0.862|-2362.557|-2362.557|    62.05%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:18:13   4586] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/12 01:18:17   4591] |  -0.861|   -0.861|-2360.274|-2360.274|    62.07%|   0:00:04.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:17   4591] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:35   4608] |  -0.861|   -0.861|-2359.381|-2359.381|    62.08%|   0:00:18.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:35   4608] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:37   4611] |  -0.861|   -0.861|-2359.246|-2359.246|    62.08%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:37   4611] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:39   4613] |  -0.861|   -0.861|-2358.235|-2358.235|    62.10%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:39   4613] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:40   4613] |  -0.861|   -0.861|-2358.228|-2358.228|    62.10%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:40   4613] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:45   4618] |  -0.862|   -0.862|-2358.135|-2358.135|    62.10%|   0:00:05.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:45   4618] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:45   4619] |  -0.862|   -0.862|-2358.125|-2358.125|    62.10%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:45   4619] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:46   4620] |  -0.862|   -0.862|-2358.077|-2358.077|    62.10%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:46   4620] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:47   4620] |  -0.862|   -0.862|-2358.069|-2358.069|    62.10%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:47   4620] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:48   4621] |  -0.862|   -0.862|-2358.038|-2358.038|    62.11%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:48   4621] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:49   4622] |  -0.862|   -0.862|-2357.998|-2357.998|    62.11%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:49   4622] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:18:49   4622] |  -0.862|   -0.862|-2357.991|-2357.991|    62.11%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:18:49   4622] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:19:16   4649] |  -0.862|   -0.862|-2356.639|-2356.639|    62.12%|   0:00:27.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:19:16   4649] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:19:17   4650] |  -0.862|   -0.862|-2356.444|-2356.444|    62.13%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:19:17   4650] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:19:24   4657] |  -0.862|   -0.862|-2354.167|-2354.167|    62.15%|   0:00:07.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:19:24   4657] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:19:35   4669] |  -0.862|   -0.862|-2353.696|-2353.696|    62.17%|   0:00:11.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:19:35   4669] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:19:44   4678] |  -0.862|   -0.862|-2353.411|-2353.411|    62.20%|   0:00:09.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:19:44   4678] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:19:50   4683] |  -0.862|   -0.862|-2350.150|-2350.150|    62.21%|   0:00:06.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:19:50   4683] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/12 01:19:50   4683] |  -0.862|   -0.862|-2349.722|-2349.722|    62.21%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:19:50   4683] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 01:19:52   4685] |  -0.862|   -0.862|-2349.165|-2349.165|    62.23%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:19:52   4685] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 01:19:52   4686] |  -0.862|   -0.862|-2348.852|-2348.852|    62.23%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:19:52   4686] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 01:19:54   4687] |  -0.862|   -0.862|-2346.892|-2346.892|    62.23%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:19:54   4687] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 01:20:01   4694] |  -0.862|   -0.862|-2342.744|-2342.744|    62.25%|   0:00:07.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:20:01   4694] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/12 01:20:02   4695] |  -0.862|   -0.862|-2342.363|-2342.363|    62.26%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:20:02   4695] |        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
[03/12 01:20:04   4697] |  -0.862|   -0.862|-2341.774|-2341.774|    62.28%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:04   4697] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 01:20:04   4698] |  -0.862|   -0.862|-2341.756|-2341.756|    62.29%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:04   4698] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 01:20:06   4700] |  -0.862|   -0.862|-2341.694|-2341.694|    62.29%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:06   4700] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 01:20:07   4700] |  -0.862|   -0.862|-2341.590|-2341.590|    62.30%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:07   4700] |        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
[03/12 01:20:16   4709] |  -0.862|   -0.862|-2338.396|-2338.396|    62.30%|   0:00:09.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:16   4709] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:16   4709] |  -0.862|   -0.862|-2337.971|-2337.971|    62.30%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:16   4709] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:17   4710] |  -0.862|   -0.862|-2337.142|-2337.142|    62.31%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:17   4710] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:18   4712] |  -0.862|   -0.862|-2337.084|-2337.084|    62.32%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:18   4712] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:19   4712] |  -0.862|   -0.862|-2336.852|-2336.852|    62.32%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:19   4712] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:19   4713] |  -0.862|   -0.862|-2336.600|-2336.600|    62.33%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:19   4713] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:20   4713] |  -0.862|   -0.862|-2336.566|-2336.566|    62.33%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:20   4713] |        |         |         |         |          |            |        |          |         | q3_reg_19_/D                                       |
[03/12 01:20:25   4718] |  -0.862|   -0.862|-2332.727|-2332.727|    62.33%|   0:00:05.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:25   4718] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 01:20:26   4719] |  -0.862|   -0.862|-2332.233|-2332.233|    62.33%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:26   4719] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 01:20:26   4720] |  -0.862|   -0.862|-2331.424|-2331.424|    62.34%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:26   4720] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/12 01:20:26   4720] |  -0.862|   -0.862|-2331.317|-2331.317|    62.34%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:26   4720] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 01:20:28   4721] |  -0.862|   -0.862|-2331.152|-2331.152|    62.34%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:28   4721] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 01:20:28   4721] |  -0.862|   -0.862|-2331.063|-2331.063|    62.35%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:28   4721] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 01:20:28   4721] |  -0.862|   -0.862|-2331.056|-2331.056|    62.35%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:28   4721] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 01:20:29   4722] |  -0.862|   -0.862|-2331.019|-2331.019|    62.35%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:29   4722] |        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/12 01:20:32   4725] |  -0.862|   -0.862|-2328.163|-2328.163|    62.35%|   0:00:03.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:32   4725] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/12 01:20:33   4726] |  -0.862|   -0.862|-2327.143|-2327.143|    62.36%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:33   4726] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/12 01:20:33   4727] |  -0.862|   -0.862|-2326.719|-2326.719|    62.37%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:33   4727] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/12 01:20:34   4727] |  -0.862|   -0.862|-2326.569|-2326.569|    62.37%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:34   4727] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/12 01:20:34   4727] |  -0.862|   -0.862|-2326.546|-2326.546|    62.37%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:34   4727] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/12 01:20:37   4730] |  -0.862|   -0.862|-2322.730|-2322.730|    62.37%|   0:00:03.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:20:37   4730] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:37   4731] |  -0.862|   -0.862|-2322.563|-2322.563|    62.37%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:20:37   4731] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:37   4731] |  -0.862|   -0.862|-2322.467|-2322.467|    62.37%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:20:37   4731] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:38   4731] |  -0.862|   -0.862|-2322.272|-2322.272|    62.38%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:20:38   4731] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:38   4731] |  -0.862|   -0.862|-2322.263|-2322.263|    62.38%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:20:38   4731] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:40   4734] |  -0.862|   -0.862|-2319.138|-2319.138|    62.38%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:20:40   4734] |        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
[03/12 01:20:41   4734] |  -0.862|   -0.862|-2318.857|-2318.857|    62.38%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:41   4734] |        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/12 01:20:42   4735] |  -0.862|   -0.862|-2317.383|-2317.383|    62.39%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:42   4735] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:43   4736] |  -0.862|   -0.862|-2315.905|-2315.905|    62.39%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:43   4736] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:43   4737] |  -0.862|   -0.862|-2315.901|-2315.901|    62.39%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:43   4737] |        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/12 01:20:44   4737] |  -0.862|   -0.862|-2315.539|-2315.539|    62.41%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:20:44   4737] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 01:20:45   4738] |  -0.862|   -0.862|-2314.864|-2314.864|    62.41%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:45   4738] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 01:20:46   4740] |  -0.862|   -0.862|-2314.856|-2314.856|    62.41%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:46   4740] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 01:20:46   4740] |  -0.862|   -0.862|-2314.685|-2314.685|    62.41%|   0:00:00.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:46   4740] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 01:20:47   4740] |  -0.862|   -0.862|-2314.675|-2314.675|    62.41%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:20:47   4740] |        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/12 01:20:49   4742] |  -0.862|   -0.862|-2312.598|-2312.598|    62.42%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:49   4742] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:51   4744] |  -0.862|   -0.862|-2311.838|-2311.838|    62.42%|   0:00:02.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:20:51   4744] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:20:52   4746] |  -0.862|   -0.862|-2310.750|-2310.750|    62.42%|   0:00:01.0| 1836.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:52   4746] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:54   4747] |  -0.862|   -0.862|-2310.675|-2310.675|    62.42%|   0:00:02.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:54   4747] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:54   4748] |  -0.862|   -0.862|-2310.336|-2310.336|    62.43%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:54   4748] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:54   4748] |  -0.862|   -0.862|-2310.064|-2310.064|    62.43%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:54   4748] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:55   4749] |  -0.862|   -0.862|-2309.202|-2309.202|    62.43%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:55   4749] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:55   4749] |  -0.862|   -0.862|-2309.031|-2309.031|    62.43%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:55   4749] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:56   4749] |  -0.862|   -0.862|-2308.917|-2308.917|    62.43%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:56   4749] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:56   4750] |  -0.862|   -0.862|-2308.874|-2308.874|    62.44%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:56   4750] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:57   4750] |  -0.862|   -0.862|-2308.853|-2308.853|    62.44%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:57   4750] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:57   4750] |  -0.862|   -0.862|-2308.792|-2308.792|    62.44%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:20:57   4750] |        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
[03/12 01:20:59   4752] |  -0.862|   -0.862|-2305.867|-2305.867|    62.45%|   0:00:02.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:20:59   4752] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:20:59   4752] |  -0.862|   -0.862|-2305.467|-2305.467|    62.45%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:20:59   4752] |        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/12 01:21:00   4753] |  -0.862|   -0.862|-2304.675|-2304.675|    62.45%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:00   4753] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:21:01   4754] |  -0.862|   -0.862|-2301.619|-2301.619|    62.45%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:01   4754] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:01   4755] |  -0.862|   -0.862|-2301.216|-2301.216|    62.45%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:01   4755] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:02   4755] |  -0.862|   -0.862|-2300.991|-2300.991|    62.46%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:02   4755] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:02   4755] |  -0.862|   -0.862|-2300.983|-2300.983|    62.46%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:02   4755] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 01:21:03   4756] |  -0.862|   -0.862|-2300.958|-2300.958|    62.46%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:03   4756] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 01:21:03   4756] |  -0.862|   -0.862|-2300.951|-2300.951|    62.46%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:03   4756] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:04   4757] |  -0.862|   -0.862|-2300.780|-2300.780|    62.46%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:04   4757] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:04   4757] |  -0.862|   -0.862|-2300.665|-2300.665|    62.46%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:04   4757] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:04   4757] |  -0.862|   -0.862|-2300.647|-2300.647|    62.46%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:04   4757] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:04   4757] |  -0.862|   -0.862|-2300.518|-2300.518|    62.46%|   0:00:00.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:21:04   4757] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 01:21:05   4758] |  -0.862|   -0.862|-2300.059|-2300.059|    62.46%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:05   4758] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:06   4760] |  -0.862|   -0.862|-2299.595|-2299.595|    62.46%|   0:00:01.0| 1833.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:21:06   4760] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:09   4763] |  -0.862|   -0.862|-2297.731|-2297.731|    62.47%|   0:00:03.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:21:09   4763] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:11   4764] |  -0.862|   -0.862|-2296.874|-2296.874|    62.47%|   0:00:02.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:11   4764] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 01:21:11   4764] |  -0.862|   -0.862|-2296.507|-2296.507|    62.47%|   0:00:00.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:11   4764] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 01:21:12   4765] |  -0.862|   -0.862|-2296.500|-2296.500|    62.47%|   0:00:01.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:12   4765] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 01:21:13   4767] |  -0.862|   -0.862|-2294.875|-2294.875|    62.48%|   0:00:01.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:21:13   4767] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:21:14   4767] |  -0.862|   -0.862|-2294.090|-2294.090|    62.48%|   0:00:01.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:14   4767] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:16   4769] |  -0.862|   -0.862|-2292.550|-2292.550|    62.48%|   0:00:02.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:16   4769] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:16   4769] |  -0.862|   -0.862|-2292.334|-2292.334|    62.48%|   0:00:00.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:16   4769] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:16   4770] |  -0.862|   -0.862|-2291.912|-2291.912|    62.48%|   0:00:00.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:16   4770] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:17   4770] |  -0.862|   -0.862|-2291.910|-2291.910|    62.48%|   0:00:01.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:17   4770] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 01:21:19   4772] |  -0.862|   -0.862|-2290.825|-2290.825|    62.49%|   0:00:02.0| 1843.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:19   4772] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 01:21:22   4776] |  -0.862|   -0.862|-2290.077|-2290.077|    62.49%|   0:00:03.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:22   4776] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:23   4776] |  -0.862|   -0.862|-2290.012|-2290.012|    62.49%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:23   4776] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:24   4777] |  -0.862|   -0.862|-2289.690|-2289.690|    62.51%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:24   4777] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:24   4777] |  -0.862|   -0.862|-2289.658|-2289.658|    62.51%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:24   4777] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:24   4778] |  -0.862|   -0.862|-2289.626|-2289.626|    62.51%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:24   4778] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:25   4778] |  -0.862|   -0.862|-2289.548|-2289.548|    62.51%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:25   4778] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:25   4779] |  -0.862|   -0.862|-2289.534|-2289.534|    62.51%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:21:25   4779] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 01:21:27   4780] |  -0.862|   -0.862|-2286.542|-2286.542|    62.52%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:27   4780] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 01:21:28   4781] |  -0.862|   -0.862|-2285.680|-2285.680|    62.52%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:28   4781] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 01:21:28   4781] |  -0.862|   -0.862|-2285.199|-2285.199|    62.52%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:28   4781] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:29   4782] |  -0.862|   -0.862|-2284.513|-2284.513|    62.52%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:29   4782] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:29   4783] |  -0.862|   -0.862|-2283.715|-2283.715|    62.53%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:29   4783] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:30   4783] |  -0.862|   -0.862|-2283.673|-2283.673|    62.53%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:30   4783] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:33   4786] |  -0.862|   -0.862|-2283.475|-2283.475|    62.53%|   0:00:03.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:33   4786] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:34   4787] |  -0.862|   -0.862|-2283.294|-2283.294|    62.53%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:34   4787] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:37   4790] |  -0.862|   -0.862|-2282.638|-2282.638|    62.53%|   0:00:03.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:37   4790] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:37   4790] |  -0.862|   -0.862|-2282.542|-2282.542|    62.53%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:37   4790] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:38   4791] |  -0.862|   -0.862|-2281.727|-2281.727|    62.53%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:38   4791] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:38   4792] |  -0.862|   -0.862|-2281.509|-2281.509|    62.53%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:38   4792] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:39   4792] |  -0.862|   -0.862|-2281.448|-2281.448|    62.54%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:39   4792] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:39   4793] |  -0.862|   -0.862|-2281.437|-2281.437|    62.54%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:39   4793] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:39   4793] |  -0.862|   -0.862|-2281.313|-2281.313|    62.54%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:39   4793] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:40   4794] |  -0.862|   -0.862|-2281.059|-2281.059|    62.54%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:40   4794] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:40   4794] |  -0.862|   -0.862|-2281.014|-2281.014|    62.54%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:40   4794] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:41   4794] |  -0.862|   -0.862|-2281.007|-2281.007|    62.54%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:41   4794] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:42   4795] |  -0.862|   -0.862|-2280.420|-2280.420|    62.54%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:21:42   4795] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:42   4795] |  -0.862|   -0.862|-2280.366|-2280.366|    62.54%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:42   4795] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:21:43   4796] |  -0.862|   -0.862|-2280.321|-2280.321|    62.54%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:43   4796] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:21:43   4796] |  -0.862|   -0.862|-2280.271|-2280.271|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:43   4796] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:21:43   4796] |  -0.862|   -0.862|-2280.268|-2280.268|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:21:43   4796] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:21:44   4798] |  -0.862|   -0.862|-2278.675|-2278.675|    62.55%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:21:44   4798] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 01:21:44   4798] |  -0.862|   -0.862|-2278.268|-2278.268|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:44   4798] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:45   4798] |  -0.862|   -0.862|-2278.149|-2278.149|    62.55%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:45   4798] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:45   4798] |  -0.862|   -0.862|-2278.102|-2278.102|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:45   4798] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:46   4799] |  -0.862|   -0.862|-2278.017|-2278.017|    62.55%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:46   4799] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:46   4799] |  -0.862|   -0.862|-2277.996|-2277.996|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:46   4799] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:46   4799] |  -0.862|   -0.862|-2277.979|-2277.979|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:46   4799] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:46   4799] |  -0.862|   -0.862|-2277.964|-2277.964|    62.55%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:46   4799] |        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/12 01:21:48   4801] |  -0.862|   -0.862|-2276.528|-2276.528|    62.56%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:21:48   4801] |        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
[03/12 01:21:48   4801] |  -0.862|   -0.862|-2276.062|-2276.062|    62.56%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:48   4801] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:49   4802] |  -0.862|   -0.862|-2275.495|-2275.495|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:49   4802] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:50   4804] |  -0.862|   -0.862|-2275.337|-2275.337|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:21:50   4804] |        |         |         |         |          |            |        |          |         | q15_reg_7_/D                                       |
[03/12 01:21:50   4804] |  -0.862|   -0.862|-2275.137|-2275.137|    62.57%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:50   4804] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:51   4805] |  -0.862|   -0.862|-2275.018|-2275.018|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:21:51   4805] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 01:21:54   4807] |  -0.862|   -0.862|-2274.312|-2274.312|    62.57%|   0:00:03.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:54   4807] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:55   4809] |  -0.862|   -0.862|-2274.268|-2274.268|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:55   4809] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:56   4810] |  -0.862|   -0.862|-2274.220|-2274.220|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:56   4810] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:57   4810] |  -0.862|   -0.862|-2273.547|-2273.547|    62.57%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:57   4810] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:57   4811] |  -0.862|   -0.862|-2273.128|-2273.128|    62.58%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:57   4811] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:21:58   4811] |  -0.862|   -0.862|-2273.101|-2273.101|    62.58%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:21:58   4811] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 01:22:00   4814] |  -0.862|   -0.862|-2270.637|-2270.637|    62.59%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:00   4814] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:00   4814] |  -0.862|   -0.862|-2270.486|-2270.486|    62.59%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:00   4814] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 01:22:04   4817] |  -0.862|   -0.862|-2269.923|-2269.923|    62.59%|   0:00:04.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:04   4817] |        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/12 01:22:04   4817] |  -0.862|   -0.862|-2269.732|-2269.732|    62.59%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:04   4817] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 01:22:06   4819] |  -0.862|   -0.862|-2269.019|-2269.019|    62.59%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:06   4819] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 01:22:06   4819] |  -0.862|   -0.862|-2268.998|-2268.998|    62.59%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:06   4819] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 01:22:06   4820] |  -0.862|   -0.862|-2268.988|-2268.988|    62.59%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:06   4820] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 01:22:07   4820] |  -0.862|   -0.862|-2268.979|-2268.979|    62.59%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:07   4820] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 01:22:08   4822] |  -0.862|   -0.862|-2267.688|-2267.688|    62.60%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:08   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:08   4822] |  -0.862|   -0.862|-2267.638|-2267.638|    62.60%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:08   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:09   4822] |  -0.862|   -0.862|-2267.608|-2267.608|    62.60%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:09   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:09   4822] |  -0.862|   -0.862|-2267.511|-2267.511|    62.60%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:09   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:09   4822] |  -0.862|   -0.862|-2267.502|-2267.502|    62.60%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:09   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:09   4822] |  -0.862|   -0.862|-2267.492|-2267.492|    62.60%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:09   4822] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 01:22:11   4824] |  -0.862|   -0.862|-2229.393|-2229.393|    62.60%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:11   4824] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:22:12   4825] |  -0.862|   -0.862|-2229.196|-2229.196|    62.60%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:12   4825] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:22:13   4827] |  -0.862|   -0.862|-2229.156|-2229.156|    62.61%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:13   4827] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 01:22:14   4828] |  -0.862|   -0.862|-2228.865|-2228.865|    62.61%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:14   4828] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:22:14   4828] |  -0.862|   -0.862|-2228.848|-2228.848|    62.61%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:14   4828] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:22:15   4828] |  -0.862|   -0.862|-2228.662|-2228.662|    62.61%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:15   4828] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:22:17   4830] |  -0.862|   -0.862|-2225.356|-2225.356|    62.62%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:17   4830] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:17   4830] |  -0.862|   -0.862|-2225.042|-2225.042|    62.62%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:17   4830] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:17   4831] |  -0.862|   -0.862|-2224.816|-2224.816|    62.62%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:17   4831] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:18   4831] |  -0.862|   -0.862|-2224.589|-2224.589|    62.63%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:18   4831] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 01:22:19   4832] |  -0.862|   -0.862|-2222.853|-2222.853|    62.63%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:19   4832] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 01:22:20   4833] |  -0.862|   -0.862|-2222.451|-2222.451|    62.64%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:20   4833] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 01:22:20   4833] |  -0.862|   -0.862|-2222.314|-2222.314|    62.64%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:20   4833] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 01:22:20   4834] |  -0.862|   -0.862|-2222.295|-2222.295|    62.64%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:20   4834] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/12 01:22:21   4835] |  -0.862|   -0.862|-2219.906|-2219.906|    62.65%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:22:21   4835] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:23   4836] |  -0.862|   -0.862|-2219.723|-2219.723|    62.65%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:22:23   4836] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:24   4837] |  -0.862|   -0.862|-2219.303|-2219.303|    62.65%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:24   4837] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 01:22:24   4838] |  -0.862|   -0.862|-2219.108|-2219.108|    62.65%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:24   4838] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 01:22:26   4839] |  -0.862|   -0.862|-2218.962|-2218.962|    62.65%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:26   4839] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 01:22:27   4841] |  -0.862|   -0.862|-2218.921|-2218.921|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:27   4841] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 01:22:28   4841] |  -0.862|   -0.862|-2218.586|-2218.586|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:28   4841] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 01:22:29   4842] |  -0.862|   -0.862|-2218.379|-2218.379|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:29   4842] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:29   4842] |  -0.862|   -0.862|-2217.667|-2217.667|    62.66%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:29   4842] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:29   4842] |  -0.862|   -0.862|-2217.651|-2217.651|    62.66%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:29   4842] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:29   4843] |  -0.862|   -0.862|-2217.642|-2217.642|    62.66%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:29   4843] |        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/12 01:22:30   4843] |  -0.862|   -0.862|-2186.231|-2186.231|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:30   4843] |        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/12 01:22:31   4844] |  -0.862|   -0.862|-2185.643|-2185.643|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:31   4844] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 01:22:31   4845] |  -0.862|   -0.862|-2185.540|-2185.540|    62.66%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:31   4845] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 01:22:32   4845] |  -0.862|   -0.862|-2185.403|-2185.403|    62.66%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:32   4845] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 01:22:32   4845] |  -0.862|   -0.862|-2185.383|-2185.383|    62.67%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:32   4845] |        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
[03/12 01:22:33   4846] |  -0.862|   -0.862|-2180.882|-2180.882|    62.67%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:33   4846] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:33   4847] |  -0.862|   -0.862|-2180.785|-2180.785|    62.67%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:33   4847] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:33   4847] |  -0.862|   -0.862|-2180.522|-2180.522|    62.67%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:33   4847] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:34   4847] |  -0.862|   -0.862|-2180.381|-2180.381|    62.67%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:34   4847] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:35   4848] |  -0.862|   -0.862|-2180.112|-2180.112|    62.67%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:35   4848] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:36   4850] |  -0.862|   -0.862|-2179.822|-2179.822|    62.68%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:36   4850] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/12 01:22:38   4851] |  -0.862|   -0.862|-2179.122|-2179.122|    62.68%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:38   4851] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:22:38   4852] |  -0.862|   -0.862|-2178.641|-2178.641|    62.68%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:38   4852] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 01:22:38   4852] |  -0.862|   -0.862|-2178.450|-2178.450|    62.68%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:38   4852] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:22:39   4852] |  -0.862|   -0.862|-2176.979|-2176.979|    62.69%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:22:39   4852] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:40   4853] |  -0.862|   -0.862|-2176.590|-2176.590|    62.69%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:40   4853] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:22:40   4853] |  -0.862|   -0.862|-2176.571|-2176.571|    62.69%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:40   4853] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:22:40   4853] |  -0.862|   -0.862|-2176.416|-2176.416|    62.69%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:40   4853] |        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/12 01:22:41   4855] |  -0.862|   -0.862|-2173.226|-2173.226|    62.70%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:41   4855] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:22:42   4855] |  -0.862|   -0.862|-2171.970|-2171.970|    62.70%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:42   4855] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:22:42   4855] |  -0.862|   -0.862|-2171.298|-2171.298|    62.70%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:42   4855] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:22:42   4855] |  -0.862|   -0.862|-2171.292|-2171.292|    62.70%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:42   4855] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:22:43   4856] |  -0.862|   -0.862|-2169.344|-2169.344|    62.71%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:43   4856] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 01:22:43   4856] |  -0.862|   -0.862|-2168.971|-2168.971|    62.71%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:43   4856] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:45   4858] |  -0.862|   -0.862|-2168.875|-2168.875|    62.71%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:45   4858] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 01:22:45   4859] |  -0.862|   -0.862|-2149.151|-2149.151|    62.71%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:45   4859] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 01:22:46   4859] |  -0.862|   -0.862|-2149.040|-2149.040|    62.71%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:46   4859] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:46   4860] |  -0.862|   -0.862|-2148.666|-2148.666|    62.71%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:46   4860] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 01:22:47   4860] |  -0.862|   -0.862|-2148.647|-2148.647|    62.71%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:22:47   4860] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 01:22:47   4861] |  -0.862|   -0.862|-2148.172|-2148.172|    62.72%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:47   4861] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:48   4861] |  -0.862|   -0.862|-2148.009|-2148.009|    62.72%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:48   4861] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:48   4861] |  -0.862|   -0.862|-2147.849|-2147.849|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:48   4861] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:48   4861] |  -0.862|   -0.862|-2147.570|-2147.570|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:48   4861] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:49   4863] |  -0.862|   -0.862|-2147.405|-2147.405|    62.73%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:49   4863] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:50   4863] |  -0.862|   -0.862|-2147.106|-2147.106|    62.73%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:50   4863] |        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/12 01:22:50   4863] |  -0.862|   -0.862|-2147.012|-2147.012|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:50   4863] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:51   4865] |  -0.862|   -0.862|-2146.925|-2146.925|    62.73%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:51   4865] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:51   4865] |  -0.862|   -0.862|-2146.654|-2146.654|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:51   4865] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 01:22:52   4866] |  -0.862|   -0.862|-2146.594|-2146.594|    62.73%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:52   4866] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 01:22:52   4866] |  -0.862|   -0.862|-2146.589|-2146.589|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:52   4866] |        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/12 01:22:53   4866] |  -0.862|   -0.862|-2146.001|-2146.001|    62.73%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:53   4866] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:53   4866] |  -0.862|   -0.862|-2145.944|-2145.944|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:53   4866] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:53   4867] |  -0.862|   -0.862|-2145.768|-2145.768|    62.73%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:53   4867] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:53   4867] |  -0.862|   -0.862|-2145.702|-2145.702|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:53   4867] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:54   4867] |  -0.862|   -0.862|-2121.343|-2121.343|    62.74%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:54   4867] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:22:54   4867] |  -0.862|   -0.862|-2121.188|-2121.188|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:22:54   4867] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 01:22:54   4868] |  -0.862|   -0.862|-2120.359|-2120.359|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:54   4868] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/12 01:22:55   4868] |  -0.862|   -0.862|-2120.060|-2120.060|    62.74%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:55   4868] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:55   4868] |  -0.862|   -0.862|-2120.055|-2120.055|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:55   4868] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:55   4869] |  -0.862|   -0.862|-2119.962|-2119.962|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:55   4869] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:22:56   4869] |  -0.862|   -0.862|-2119.815|-2119.815|    62.74%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:56   4869] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:56   4870] |  -0.862|   -0.862|-2119.811|-2119.811|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:56   4870] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:56   4870] |  -0.862|   -0.862|-2119.742|-2119.742|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:56   4870] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:57   4870] |  -0.862|   -0.862|-2119.732|-2119.732|    62.74%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:22:57   4870] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:22:57   4870] |  -0.862|   -0.862|-2101.876|-2101.876|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:57   4870] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:22:57   4870] |  -0.862|   -0.862|-2101.723|-2101.723|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:22:57   4870] |        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
[03/12 01:22:57   4871] |  -0.862|   -0.862|-2101.522|-2101.522|    62.74%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:22:57   4871] |        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/12 01:22:59   4873] |  -0.862|   -0.862|-2101.432|-2101.432|    62.75%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:22:59   4873] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:22:59   4873] |  -0.862|   -0.862|-2100.708|-2100.708|    62.75%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:22:59   4873] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:23:01   4874] |  -0.862|   -0.862|-2100.429|-2100.429|    62.75%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:01   4874] |        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/12 01:23:01   4875] |  -0.862|   -0.862|-2100.108|-2100.108|    62.75%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:01   4875] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:23:01   4875] |  -0.862|   -0.862|-2099.985|-2099.985|    62.75%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:01   4875] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:23:03   4876] |  -0.862|   -0.862|-2099.560|-2099.560|    62.75%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:03   4876] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:23:03   4876] |  -0.862|   -0.862|-2099.504|-2099.504|    62.75%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:03   4876] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:05   4878] |  -0.862|   -0.862|-2082.317|-2082.317|    62.75%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:05   4878] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:05   4878] |  -0.862|   -0.862|-2081.873|-2081.873|    62.76%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:05   4878] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:23:05   4879] |  -0.862|   -0.862|-2081.815|-2081.815|    62.76%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:05   4879] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 01:23:06   4880] |  -0.862|   -0.862|-2080.705|-2080.705|    62.76%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:06   4880] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/12 01:23:06   4880] |  -0.862|   -0.862|-2080.661|-2080.661|    62.76%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:06   4880] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:23:08   4881] |  -0.862|   -0.862|-2080.173|-2080.173|    62.76%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:08   4881] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:23:08   4881] |  -0.862|   -0.862|-2080.014|-2080.014|    62.77%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:08   4881] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:08   4881] |  -0.862|   -0.862|-2079.991|-2079.991|    62.77%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:08   4881] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:08   4882] |  -0.862|   -0.862|-2079.799|-2079.799|    62.77%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:08   4882] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/12 01:23:10   4883] |  -0.862|   -0.862|-2079.742|-2079.742|    62.77%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:10   4883] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/12 01:23:10   4883] |  -0.862|   -0.862|-2079.675|-2079.675|    62.77%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:10   4883] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:11   4884] |  -0.862|   -0.862|-2079.601|-2079.601|    62.77%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:11   4884] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:11   4884] |  -0.862|   -0.862|-2079.139|-2079.139|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:11   4884] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:11   4885] |  -0.862|   -0.862|-2079.116|-2079.116|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:11   4885] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:12   4885] |  -0.862|   -0.862|-2078.605|-2078.605|    62.78%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:12   4885] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:13   4886] |  -0.862|   -0.862|-2076.160|-2076.160|    62.78%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:13   4886] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:13   4886] |  -0.862|   -0.862|-2054.973|-2054.973|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:13   4886] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:13   4886] |  -0.862|   -0.862|-2054.909|-2054.909|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:13   4886] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:13   4886] |  -0.862|   -0.862|-2054.885|-2054.885|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:13   4886] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:13   4886] |  -0.862|   -0.862|-2054.769|-2054.769|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:13   4886] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:14   4887] |  -0.862|   -0.862|-2054.573|-2054.573|    62.78%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:14   4887] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:14   4887] |  -0.862|   -0.862|-2054.563|-2054.563|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:14   4887] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:14   4888] |  -0.862|   -0.862|-2054.513|-2054.513|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:23:14   4888] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:14   4888] |  -0.862|   -0.862|-2054.323|-2054.323|    62.78%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:14   4888] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:15   4889] |  -0.862|   -0.862|-2054.203|-2054.203|    62.78%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:15   4889] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/12 01:23:15   4889] |  -0.862|   -0.862|-2053.911|-2053.911|    62.79%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:15   4889] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:16   4890] |  -0.862|   -0.862|-2053.798|-2053.798|    62.79%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:16   4890] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:16   4890] |  -0.862|   -0.862|-2053.299|-2053.299|    62.79%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:16   4890] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:17   4890] |  -0.862|   -0.862|-2039.751|-2039.751|    62.79%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:17   4890] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/12 01:23:17   4890] |  -0.862|   -0.862|-2039.229|-2039.229|    62.80%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:17   4890] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:17   4891] |  -0.862|   -0.862|-2039.164|-2039.164|    62.80%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:17   4891] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:18   4891] |  -0.862|   -0.862|-2039.143|-2039.143|    62.80%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:18   4891] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:18   4892] |  -0.862|   -0.862|-2039.127|-2039.127|    62.80%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:18   4892] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:19   4892] |  -0.862|   -0.862|-2039.057|-2039.057|    62.80%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:19   4892] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:20   4893] |  -0.862|   -0.862|-2039.031|-2039.031|    62.80%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:20   4893] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:23:20   4893] |  -0.862|   -0.862|-2038.947|-2038.947|    62.80%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:23:20   4893] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:20   4894] |  -0.862|   -0.862|-2038.650|-2038.650|    62.80%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:20   4894] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:23   4896] |  -0.862|   -0.862|-2038.626|-2038.626|    62.81%|   0:00:03.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:23   4896] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 01:23:25   4898] |  -0.862|   -0.862|-2038.518|-2038.518|    62.81%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:25   4898] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 01:23:25   4898] |  -0.862|   -0.862|-2038.006|-2038.006|    62.81%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:25   4898] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:25   4898] |  -0.862|   -0.862|-2037.865|-2037.865|    62.81%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:25   4898] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 01:23:25   4898] |  -0.862|   -0.862|-2037.788|-2037.788|    62.81%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:25   4898] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/12 01:23:26   4899] |  -0.862|   -0.862|-2037.564|-2037.564|    62.81%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:26   4899] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:26   4900] |  -0.862|   -0.862|-2036.801|-2036.801|    62.81%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:26   4900] |        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/12 01:23:28   4901] |  -0.862|   -0.862|-2036.771|-2036.771|    62.82%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:28   4901] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:28   4902] |  -0.862|   -0.862|-2036.689|-2036.689|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:23:28   4902] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:29   4902] |  -0.862|   -0.862|-2036.559|-2036.559|    62.82%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:29   4902] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:29   4903] |  -0.862|   -0.862|-2036.517|-2036.517|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:29   4903] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:30   4903] |  -0.862|   -0.862|-2022.505|-2022.505|    62.82%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:30   4903] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:30   4903] |  -0.862|   -0.862|-2022.487|-2022.487|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:30   4903] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:30   4903] |  -0.862|   -0.862|-2022.475|-2022.475|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:30   4903] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:30   4904] |  -0.862|   -0.862|-2022.431|-2022.431|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:30   4904] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:31   4904] |  -0.862|   -0.862|-2022.407|-2022.407|    62.82%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:31   4904] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:31   4904] |  -0.862|   -0.862|-2022.269|-2022.269|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:23:31   4904] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:31   4905] |  -0.862|   -0.862|-1985.435|-1985.435|    62.82%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:31   4905] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:32   4905] |  -0.862|   -0.862|-1985.302|-1985.302|    62.83%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:32   4905] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:33   4906] |  -0.862|   -0.862|-1985.224|-1985.224|    62.83%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:33   4906] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:33   4906] |  -0.862|   -0.862|-1985.022|-1985.022|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:33   4906] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:33   4906] |  -0.862|   -0.862|-1984.874|-1984.874|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:23:33   4906] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 01:23:33   4907] |  -0.862|   -0.862|-1984.831|-1984.831|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:23:33   4907] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 01:23:34   4907] |  -0.862|   -0.862|-1984.795|-1984.795|    62.83%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:23:34   4907] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:35   4908] |  -0.862|   -0.862|-1969.699|-1969.699|    62.83%|   0:00:01.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:35   4908] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:35   4908] |  -0.862|   -0.862|-1960.043|-1960.043|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:35   4908] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:36   4909] |  -0.862|   -0.862|-1959.767|-1959.767|    62.83%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:36   4909] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/12 01:23:36   4909] |  -0.862|   -0.862|-1959.584|-1959.584|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:36   4909] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:36   4909] |  -0.862|   -0.862|-1959.546|-1959.546|    62.83%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:36   4909] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:23:38   4912] |  -0.862|   -0.862|-1959.517|-1959.517|    62.84%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:38   4912] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:38   4912] |  -0.862|   -0.862|-1959.072|-1959.072|    62.84%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:38   4912] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:40   4914] |  -0.862|   -0.862|-1959.164|-1959.164|    62.84%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:40   4914] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/12 01:23:41   4914] |  -0.862|   -0.862|-1958.836|-1958.836|    62.84%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:41   4914] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:41   4914] |  -0.862|   -0.862|-1933.053|-1933.053|    62.84%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:41   4914] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:42   4915] |  -0.862|   -0.862|-1921.547|-1921.547|    62.84%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:42   4915] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:42   4915] |  -0.862|   -0.862|-1921.371|-1921.371|    62.84%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:42   4915] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:42   4915] |  -0.862|   -0.862|-1921.297|-1921.297|    62.84%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:42   4915] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:42   4916] |  -0.862|   -0.862|-1920.775|-1920.775|    62.84%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:42   4916] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:23:42   4916] |  -0.862|   -0.862|-1920.597|-1920.597|    62.84%|   0:00:00.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:42   4916] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:43   4917] |  -0.862|   -0.862|-1882.665|-1882.665|    62.85%|   0:00:01.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:43   4917] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:44   4917] |  -0.862|   -0.862|-1882.390|-1882.390|    62.85%|   0:00:01.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:44   4917] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:23:44   4917] |  -0.862|   -0.862|-1882.331|-1882.331|    62.85%|   0:00:00.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:44   4917] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:44   4917] |  -0.862|   -0.862|-1882.283|-1882.283|    62.85%|   0:00:00.0| 1861.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:44   4917] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:46   4919] |  -0.862|   -0.862|-1882.115|-1882.115|    62.85%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:46   4919] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:46   4919] |  -0.862|   -0.862|-1882.047|-1882.047|    62.86%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:46   4919] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:46   4919] |  -0.862|   -0.862|-1881.938|-1881.938|    62.86%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:46   4919] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 01:23:46   4920] |  -0.862|   -0.862|-1881.809|-1881.809|    62.86%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:46   4920] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:23:48   4921] |  -0.862|   -0.862|-1881.593|-1881.593|    62.86%|   0:00:02.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:48   4921] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:49   4922] |  -0.862|   -0.862|-1881.500|-1881.500|    62.86%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:49   4922] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:49   4922] |  -0.862|   -0.862|-1881.488|-1881.488|    62.86%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:23:49   4922] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/12 01:23:50   4923] |  -0.862|   -0.862|-1880.949|-1880.949|    62.86%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:50   4923] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:50   4923] |  -0.862|   -0.862|-1880.775|-1880.775|    62.87%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:50   4923] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:50   4923] |  -0.862|   -0.862|-1880.546|-1880.546|    62.87%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:50   4923] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:50   4924] |  -0.862|   -0.862|-1880.537|-1880.537|    62.87%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:50   4924] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:50   4924] |  -0.862|   -0.862|-1880.531|-1880.531|    62.87%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:50   4924] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:23:51   4924] |  -0.862|   -0.862|-1879.599|-1879.599|    62.87%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:51   4924] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:52   4925] |  -0.862|   -0.862|-1833.347|-1833.347|    62.87%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:52   4925] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 01:23:52   4926] |  -0.862|   -0.862|-1833.117|-1833.117|    62.87%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:52   4926] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 01:23:53   4926] |  -0.862|   -0.862|-1832.843|-1832.843|    62.87%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:53   4926] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 01:23:53   4926] |  -0.862|   -0.862|-1832.614|-1832.614|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:53   4926] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/12 01:23:54   4927] |  -0.862|   -0.862|-1822.004|-1822.004|    62.88%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:23:54   4927] |        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/12 01:23:54   4927] |  -0.862|   -0.862|-1821.624|-1821.624|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:54   4927] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:23:54   4927] |  -0.862|   -0.862|-1821.437|-1821.437|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:54   4927] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:23:54   4928] |  -0.862|   -0.862|-1821.393|-1821.393|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:54   4928] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:23:55   4928] |  -0.862|   -0.862|-1821.249|-1821.249|    62.88%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:23:55   4928] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 01:23:55   4928] |  -0.862|   -0.862|-1820.254|-1820.254|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:23:55   4928] |        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
[03/12 01:23:55   4928] |  -0.862|   -0.862|-1819.816|-1819.816|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:23:55   4928] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:23:55   4929] |  -0.862|   -0.862|-1813.510|-1813.510|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:55   4929] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:55   4929] |  -0.862|   -0.862|-1798.373|-1798.373|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:55   4929] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:56   4929] |  -0.862|   -0.862|-1791.920|-1791.920|    62.88%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:23:56   4929] |        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
[03/12 01:23:56   4930] |  -0.862|   -0.862|-1774.113|-1774.113|    62.88%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:56   4930] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:57   4930] |  -0.862|   -0.862|-1762.422|-1762.422|    62.88%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:57   4930] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:59   4932] |  -0.862|   -0.862|-1762.420|-1762.420|    62.89%|   0:00:02.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:59   4932] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:59   4932] |  -0.862|   -0.862|-1762.394|-1762.394|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:59   4932] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:59   4932] |  -0.862|   -0.862|-1762.381|-1762.381|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:59   4932] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:23:59   4933] |  -0.862|   -0.862|-1762.358|-1762.358|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:23:59   4933] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:24:00   4933] |  -0.862|   -0.862|-1757.804|-1757.804|    62.89%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:00   4933] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 01:24:00   4933] |  -0.862|   -0.862|-1757.594|-1757.594|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:00   4933] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 01:24:01   4934] |  -0.862|   -0.862|-1757.593|-1757.593|    62.89%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:01   4934] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 01:24:01   4934] |  -0.862|   -0.862|-1757.191|-1757.191|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:01   4934] |        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
[03/12 01:24:01   4935] |  -0.862|   -0.862|-1757.099|-1757.099|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:24:01   4935] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 01:24:02   4935] |  -0.862|   -0.862|-1753.553|-1753.553|    62.89%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:02   4935] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:02   4936] |  -0.862|   -0.862|-1746.785|-1746.785|    62.89%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:02   4936] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 01:24:03   4936] |  -0.862|   -0.862|-1744.141|-1744.141|    62.90%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:03   4936] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 01:24:03   4936] |  -0.862|   -0.862|-1744.122|-1744.122|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:03   4936] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/12 01:24:03   4936] |  -0.862|   -0.862|-1743.976|-1743.976|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:03   4936] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:04   4937] |  -0.862|   -0.862|-1743.971|-1743.971|    62.90%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:04   4937] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:04   4937] |  -0.862|   -0.862|-1743.858|-1743.858|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:04   4937] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:04   4938] |  -0.862|   -0.862|-1723.559|-1723.559|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:24:04   4938] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/12 01:24:04   4938] |  -0.862|   -0.862|-1723.277|-1723.277|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:04   4938] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:05   4938] |  -0.862|   -0.862|-1723.196|-1723.196|    62.90%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:05   4938] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:05   4938] |  -0.862|   -0.862|-1723.064|-1723.064|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:05   4938] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 01:24:05   4938] |  -0.862|   -0.862|-1723.027|-1723.027|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:05   4938] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 01:24:05   4938] |  -0.862|   -0.862|-1723.024|-1723.024|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:05   4938] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:05   4939] |  -0.862|   -0.862|-1722.883|-1722.883|    62.90%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:05   4939] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:06   4940] |  -0.862|   -0.862|-1722.790|-1722.790|    62.90%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:06   4940] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:07   4940] |  -0.862|   -0.862|-1722.597|-1722.597|    62.91%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:07   4940] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:08   4942] |  -0.862|   -0.862|-1722.591|-1722.591|    62.91%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:08   4942] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:09   4943] |  -0.862|   -0.862|-1721.772|-1721.772|    62.91%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:09   4943] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:24:09   4943] |  -0.862|   -0.862|-1721.721|-1721.721|    62.91%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:09   4943] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:09   4943] |  -0.862|   -0.862|-1721.533|-1721.533|    62.91%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:09   4943] |        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
[03/12 01:24:09   4943] |  -0.862|   -0.862|-1721.511|-1721.511|    62.91%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:09   4943] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 01:24:11   4944] |  -0.862|   -0.862|-1721.511|-1721.511|    62.91%|   0:00:02.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:11   4944] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 01:24:11   4945] |  -0.862|   -0.862|-1721.372|-1721.372|    62.92%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:11   4945] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 01:24:12   4945] |  -0.862|   -0.862|-1721.325|-1721.325|    62.92%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:12   4945] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/12 01:24:12   4946] |  -0.862|   -0.862|-1688.608|-1688.608|    62.92%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:24:12   4946] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 01:24:13   4946] |  -0.862|   -0.862|-1684.412|-1684.412|    62.92%|   0:00:01.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:13   4946] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 01:24:13   4947] |  -0.862|   -0.862|-1661.629|-1661.629|    62.92%|   0:00:00.0| 1842.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:13   4947] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:24:15   4948] |  -0.862|   -0.862|-1647.771|-1647.771|    62.93%|   0:00:02.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:24:15   4948] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 01:24:15   4948] |  -0.862|   -0.862|-1647.181|-1647.181|    62.93%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_34_/D |
[03/12 01:24:15   4949] |  -0.862|   -0.862|-1614.277|-1614.277|    62.93%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:24:15   4949] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 01:24:16   4949] |  -0.862|   -0.862|-1606.546|-1606.546|    62.93%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/12 01:24:16   4949] |        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_111_/E                            |
[03/12 01:24:16   4950] |  -0.862|   -0.862|-1590.441|-1590.441|    62.94%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory12_reg_93_/D |
[03/12 01:24:16   4950] |  -0.862|   -0.862|-1579.148|-1579.148|    62.95%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:24:16   4950] |        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[03/12 01:24:17   4951] |  -0.862|   -0.862|-1573.594|-1573.594|    62.95%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:24:17   4951] |        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
[03/12 01:24:18   4951] |  -0.862|   -0.862|-1572.347|-1572.347|    62.96%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:24:18   4951] |        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
[03/12 01:24:19   4952] |  -0.862|   -0.862|-1572.303|-1572.303|    62.97%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:24:19   4952] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 01:24:20   4954] |  -0.862|   -0.862|-1572.302|-1572.302|    62.97%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:24:20   4954] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/12 01:24:21   4955] |  -0.862|   -0.862|-1572.274|-1572.274|    62.98%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:24:21   4955] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/12 01:24:21   4955] |  -0.862|   -0.862|-1572.272|-1572.272|    62.99%|   0:00:00.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:24:21   4955] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:24:22   4956] |  -0.862|   -0.862|-1572.272|-1572.272|    63.00%|   0:00:01.0| 1880.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:24:22   4956] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/12 01:24:22   4956] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:24:22   4956] 
[03/12 01:24:22   4956] *** Finish Core Optimize Step (cpu=0:08:28 real=0:08:28 mem=1880.5M) ***
[03/12 01:24:22   4956] Active Path Group: default 
[03/12 01:24:23   4956] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:24:23   4956] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:24:23   4956] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:24:23   4956] |   0.006|   -0.862|   0.000|-1572.272|    63.00%|   0:00:01.0| 1880.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory12_reg_117_/E    |
[03/12 01:24:24   4957] |   0.015|   -0.862|   0.000|-1572.272|    63.01%|   0:00:01.0| 1880.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory4_reg_125_/D     |
[03/12 01:24:24   4957] |   0.015|   -0.862|   0.000|-1572.272|    63.01%|   0:00:00.0| 1880.5M|   WC_VIEW|  default| core_instance/qmem_instance/memory4_reg_125_/D     |
[03/12 01:24:24   4957] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:24:24   4957] 
[03/12 01:24:24   4957] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1880.5M) ***
[03/12 01:24:24   4957] 
[03/12 01:24:24   4957] *** Finished Optimize Step Cumulative (cpu=0:08:30 real=0:08:30 mem=1880.5M) ***
[03/12 01:24:24   4957] ** GigaOpt Optimizer WNS Slack -0.862 TNS Slack -1572.272 Density 63.01
[03/12 01:24:24   4957] Placement Snapshot: Density distribution:
[03/12 01:24:24   4957] [1.00 -  +++]: 134 (9.28%)
[03/12 01:24:24   4957] [0.95 - 1.00]: 16 (1.11%)
[03/12 01:24:24   4957] [0.90 - 0.95]: 12 (0.83%)
[03/12 01:24:24   4957] [0.85 - 0.90]: 8 (0.55%)
[03/12 01:24:24   4957] [0.80 - 0.85]: 20 (1.39%)
[03/12 01:24:24   4957] [0.75 - 0.80]: 20 (1.39%)
[03/12 01:24:24   4957] [0.70 - 0.75]: 20 (1.39%)
[03/12 01:24:24   4957] [0.65 - 0.70]: 35 (2.42%)
[03/12 01:24:24   4957] [0.60 - 0.65]: 54 (3.74%)
[03/12 01:24:24   4957] [0.55 - 0.60]: 57 (3.95%)
[03/12 01:24:24   4957] [0.50 - 0.55]: 71 (4.92%)
[03/12 01:24:24   4957] [0.45 - 0.50]: 90 (6.23%)
[03/12 01:24:24   4957] [0.40 - 0.45]: 111 (7.69%)
[03/12 01:24:24   4957] [0.35 - 0.40]: 132 (9.14%)
[03/12 01:24:24   4957] [0.30 - 0.35]: 67 (4.64%)
[03/12 01:24:24   4957] [0.25 - 0.30]: 45 (3.12%)
[03/12 01:24:24   4957] [0.20 - 0.25]: 103 (7.13%)
[03/12 01:24:24   4957] [0.15 - 0.20]: 222 (15.37%)
[03/12 01:24:24   4957] [0.10 - 0.15]: 172 (11.91%)
[03/12 01:24:24   4957] [0.05 - 0.10]: 50 (3.46%)
[03/12 01:24:24   4957] [0.00 - 0.05]: 5 (0.35%)
[03/12 01:24:24   4957] Begin: Area Reclaim Optimization
[03/12 01:24:25   4958] Reclaim Optimization WNS Slack -0.862  TNS Slack -1572.272 Density 63.01
[03/12 01:24:25   4958] +----------+---------+--------+---------+------------+--------+
[03/12 01:24:25   4958] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 01:24:25   4958] +----------+---------+--------+---------+------------+--------+
[03/12 01:24:25   4958] |    63.01%|        -|  -0.862|-1572.272|   0:00:00.0| 1880.5M|
[03/12 01:24:30   4963] |    62.94%|      122|  -0.862|-1572.147|   0:00:05.0| 1880.5M|
[03/12 01:24:46   4979] |    62.58%|     1917|  -0.862|-1583.406|   0:00:16.0| 1880.5M|
[03/12 01:24:46   4979] |    62.58%|        9|  -0.862|-1583.337|   0:00:00.0| 1880.5M|
[03/12 01:24:46   4980] |    62.58%|        0|  -0.862|-1583.337|   0:00:00.0| 1880.5M|
[03/12 01:24:46   4980] +----------+---------+--------+---------+------------+--------+
[03/12 01:24:46   4980] Reclaim Optimization End WNS Slack -0.862  TNS Slack -1583.337 Density 62.58
[03/12 01:24:46   4980] 
[03/12 01:24:46   4980] ** Summary: Restruct = 0 Buffer Deletion = 93 Declone = 37 Resize = 1279 **
[03/12 01:24:46   4980] --------------------------------------------------------------
[03/12 01:24:46   4980] |                                   | Total     | Sequential |
[03/12 01:24:46   4980] --------------------------------------------------------------
[03/12 01:24:46   4980] | Num insts resized                 |    1270  |       0    |
[03/12 01:24:46   4980] | Num insts undone                  |     647  |       0    |
[03/12 01:24:46   4980] | Num insts Downsized               |    1270  |       0    |
[03/12 01:24:46   4980] | Num insts Samesized               |       0  |       0    |
[03/12 01:24:46   4980] | Num insts Upsized                 |       0  |       0    |
[03/12 01:24:46   4980] | Num multiple commits+uncommits    |       9  |       -    |
[03/12 01:24:46   4980] --------------------------------------------------------------
[03/12 01:24:46   4980] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:24:46   4980] Layer 7 has 1957 constrained nets 
[03/12 01:24:46   4980] **** End NDR-Layer Usage Statistics ****
[03/12 01:24:46   4980] ** Finished Core Area Reclaim Optimization (cpu = 0:00:22.1) (real = 0:00:22.0) **
[03/12 01:24:46   4980] *** Finished Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=1842.32M, totSessionCpu=1:23:00).
[03/12 01:24:46   4980] Placement Snapshot: Density distribution:
[03/12 01:24:46   4980] [1.00 -  +++]: 134 (9.28%)
[03/12 01:24:46   4980] [0.95 - 1.00]: 16 (1.11%)
[03/12 01:24:46   4980] [0.90 - 0.95]: 12 (0.83%)
[03/12 01:24:46   4980] [0.85 - 0.90]: 8 (0.55%)
[03/12 01:24:46   4980] [0.80 - 0.85]: 20 (1.39%)
[03/12 01:24:46   4980] [0.75 - 0.80]: 20 (1.39%)
[03/12 01:24:46   4980] [0.70 - 0.75]: 21 (1.45%)
[03/12 01:24:46   4980] [0.65 - 0.70]: 34 (2.35%)
[03/12 01:24:46   4980] [0.60 - 0.65]: 55 (3.81%)
[03/12 01:24:46   4980] [0.55 - 0.60]: 56 (3.88%)
[03/12 01:24:46   4980] [0.50 - 0.55]: 72 (4.99%)
[03/12 01:24:46   4980] [0.45 - 0.50]: 92 (6.37%)
[03/12 01:24:46   4980] [0.40 - 0.45]: 112 (7.76%)
[03/12 01:24:46   4980] [0.35 - 0.40]: 132 (9.14%)
[03/12 01:24:46   4980] [0.30 - 0.35]: 65 (4.50%)
[03/12 01:24:46   4980] [0.25 - 0.30]: 53 (3.67%)
[03/12 01:24:46   4980] [0.20 - 0.25]: 119 (8.24%)
[03/12 01:24:46   4980] [0.15 - 0.20]: 246 (17.04%)
[03/12 01:24:46   4980] [0.10 - 0.15]: 138 (9.56%)
[03/12 01:24:46   4980] [0.05 - 0.10]: 35 (2.42%)
[03/12 01:24:46   4980] [0.00 - 0.05]: 4 (0.28%)
[03/12 01:24:46   4980] *** Starting refinePlace (1:23:01 mem=1858.3M) ***
[03/12 01:24:47   4980] Total net bbox length = 1.299e+06 (6.274e+05 6.715e+05) (ext = 2.070e+04)
[03/12 01:24:47   4980] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:24:47   4980] default core: bins with density >  0.75 =   41 % ( 592 / 1444 )
[03/12 01:24:47   4980] Density distribution unevenness ratio = 17.820%
[03/12 01:24:47   4980] RPlace IncrNP: Rollback Lev = -3
[03/12 01:24:47   4980] RPlace: Density =1.028889, incremental np is triggered.
[03/12 01:24:47   4981] nrCritNet: 1.99% ( 1251 / 62755 ) cutoffSlk: -869.8ps stdDelay: 14.2ps
[03/12 01:24:52   4986] default core: bins with density >  0.75 = 41.5 % ( 599 / 1444 )
[03/12 01:24:52   4986] Density distribution unevenness ratio = 17.733%
[03/12 01:24:52   4986] RPlace postIncrNP: Density = 1.028889 -> 0.994444.
[03/12 01:24:52   4986] RPlace postIncrNP Info: Density distribution changes:
[03/12 01:24:52   4986] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/12 01:24:52   4986] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/12 01:24:52   4986] [1.00 - 1.05] :	 4 (0.28%) -> 0 (0.00%)
[03/12 01:24:52   4986] [0.95 - 1.00] :	 31 (2.15%) -> 15 (1.04%)
[03/12 01:24:52   4986] [0.90 - 0.95] :	 140 (9.70%) -> 142 (9.83%)
[03/12 01:24:52   4986] [0.85 - 0.90] :	 245 (16.97%) -> 270 (18.70%)
[03/12 01:24:52   4986] [0.80 - 0.85] :	 119 (8.24%) -> 117 (8.10%)
[03/12 01:24:52   4986] [CPU] RefinePlace/IncrNP (cpu=0:00:05.4, real=0:00:05.0, mem=1902.0MB) @(1:23:01 - 1:23:06).
[03/12 01:24:52   4986] Move report: incrNP moves 9246 insts, mean move: 2.65 um, max move: 32.40 um
[03/12 01:24:52   4986] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U925): (399.60, 262.00) --> (410.40, 240.40)
[03/12 01:24:52   4986] Move report: Timing Driven Placement moves 9246 insts, mean move: 2.65 um, max move: 32.40 um
[03/12 01:24:52   4986] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U925): (399.60, 262.00) --> (410.40, 240.40)
[03/12 01:24:52   4986] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1902.0MB
[03/12 01:24:52   4986] Starting refinePlace ...
[03/12 01:24:52   4986] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:24:52   4986] default core: bins with density >  0.75 = 41.1 % ( 593 / 1444 )
[03/12 01:24:52   4986] Density distribution unevenness ratio = 17.652%
[03/12 01:24:54   4987]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:24:54   4987] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1902.0MB) @(1:23:06 - 1:23:08).
[03/12 01:24:54   4987] Move report: preRPlace moves 12480 insts, mean move: 0.69 um, max move: 5.60 um
[03/12 01:24:54   4987] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2668): (462.20, 526.60) --> (460.20, 523.00)
[03/12 01:24:54   4987] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/12 01:24:54   4987] wireLenOptFixPriorityInst 0 inst fixed
[03/12 01:24:54   4987] Placement tweakage begins.
[03/12 01:24:54   4988] wire length = 1.553e+06
[03/12 01:24:58   4992] wire length = 1.497e+06
[03/12 01:24:58   4992] Placement tweakage ends.
[03/12 01:24:58   4992] Move report: tweak moves 10607 insts, mean move: 2.22 um, max move: 9.20 um
[03/12 01:24:58   4992] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1140): (566.40, 395.20) --> (575.60, 395.20)
[03/12 01:24:58   4992] [CPU] RefinePlace/TweakPlacement (cpu=0:00:04.2, real=0:00:04.0, mem=1902.0MB) @(1:23:08 - 1:23:12).
[03/12 01:24:58   4992] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:24:58   4992] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=1902.0MB) @(1:23:12 - 1:23:13).
[03/12 01:24:58   4992] Move report: Detail placement moves 19151 insts, mean move: 1.52 um, max move: 9.00 um
[03/12 01:24:58   4992] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC7927_q_temp_333_): (504.00, 94.60) --> (513.00, 94.60)
[03/12 01:24:58   4992] 	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 1902.0MB
[03/12 01:24:58   4992] Statistics of distance of Instance movement in refine placement:
[03/12 01:24:58   4992]   maximum (X+Y) =        29.60 um
[03/12 01:24:58   4992]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U925) with max move: (399.6, 262) -> (407.6, 240.4)
[03/12 01:24:58   4992]   mean    (X+Y) =         2.20 um
[03/12 01:24:58   4992] Total instances flipped for WireLenOpt: 3045
[03/12 01:24:58   4992] Total instances flipped, including legalization: 8304
[03/12 01:24:58   4992] Summary Report:
[03/12 01:24:58   4992] Instances move: 22249 (out of 58872 movable)
[03/12 01:24:58   4992] Mean displacement: 2.20 um
[03/12 01:24:58   4992] Max displacement: 29.60 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U925) (399.6, 262) -> (407.6, 240.4)
[03/12 01:24:58   4992] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
[03/12 01:24:58   4992] Total instances moved : 22249
[03/12 01:24:58   4992] Total net bbox length = 1.255e+06 (5.817e+05 6.728e+05) (ext = 2.068e+04)
[03/12 01:24:58   4992] Runtime: CPU: 0:00:12.2 REAL: 0:00:12.0 MEM: 1902.0MB
[03/12 01:24:58   4992] [CPU] RefinePlace/total (cpu=0:00:12.2, real=0:00:12.0, mem=1902.0MB) @(1:23:01 - 1:23:13).
[03/12 01:24:58   4992] *** Finished refinePlace (1:23:13 mem=1902.0M) ***
[03/12 01:24:59   4993] Finished re-routing un-routed nets (0:00:00.1 1902.0M)
[03/12 01:24:59   4993] 
[03/12 01:25:00   4994] 
[03/12 01:25:00   4994] Density : 0.6258
[03/12 01:25:00   4994] Max route overflow : 0.0000
[03/12 01:25:00   4994] 
[03/12 01:25:00   4994] 
[03/12 01:25:00   4994] *** Finish Physical Update (cpu=0:00:14.1 real=0:00:14.0 mem=1902.0M) ***
[03/12 01:25:00   4994] ** GigaOpt Optimizer WNS Slack -0.865 TNS Slack -1588.854 Density 62.58
[03/12 01:25:00   4994] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:25:00   4994] Layer 7 has 1957 constrained nets 
[03/12 01:25:00   4994] **** End NDR-Layer Usage Statistics ****
[03/12 01:25:00   4994] 
[03/12 01:25:00   4994] *** Finish pre-CTS Setup Fixing (cpu=0:09:08 real=0:09:07 mem=1902.0M) ***
[03/12 01:25:00   4994] 
[03/12 01:25:00   4995] End: GigaOpt Optimization in TNS mode
[03/12 01:25:01   4995] Info: 1 clock net  excluded from IPO operation.
[03/12 01:25:01   4995] Begin: Area Reclaim Optimization
[03/12 01:25:01   4995] PhyDesignGrid: maxLocalDensity 0.98
[03/12 01:25:01   4995] #spOpts: N=65 mergeVia=F 
[03/12 01:25:02   4996] Reclaim Optimization WNS Slack -0.865  TNS Slack -1588.854 Density 62.58
[03/12 01:25:02   4996] +----------+---------+--------+---------+------------+--------+
[03/12 01:25:02   4996] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 01:25:02   4996] +----------+---------+--------+---------+------------+--------+
[03/12 01:25:02   4996] |    62.58%|        -|  -0.865|-1588.854|   0:00:00.0| 1855.5M|
[03/12 01:25:03   4997] |    62.57%|        3|  -0.865|-1588.854|   0:00:01.0| 1855.5M|
[03/12 01:25:08   5003] |    62.43%|      687|  -0.865|-1589.041|   0:00:05.0| 1855.5M|
[03/12 01:25:10   5004] |    62.42%|       53|  -0.865|-1589.078|   0:00:02.0| 1855.5M|
[03/12 01:25:10   5004] |    62.42%|        1|  -0.865|-1589.078|   0:00:00.0| 1855.5M|
[03/12 01:25:11   5005] |    62.42%|        0|  -0.865|-1589.078|   0:00:01.0| 1855.5M|
[03/12 01:25:11   5005] +----------+---------+--------+---------+------------+--------+
[03/12 01:25:11   5005] Reclaim Optimization End WNS Slack -0.865  TNS Slack -1589.078 Density 62.42
[03/12 01:25:11   5005] 
[03/12 01:25:11   5005] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 0 Resize = 736 **
[03/12 01:25:11   5005] --------------------------------------------------------------
[03/12 01:25:11   5005] |                                   | Total     | Sequential |
[03/12 01:25:11   5005] --------------------------------------------------------------
[03/12 01:25:11   5005] | Num insts resized                 |     693  |      11    |
[03/12 01:25:11   5005] | Num insts undone                  |       4  |       0    |
[03/12 01:25:11   5005] | Num insts Downsized               |     693  |      11    |
[03/12 01:25:11   5005] | Num insts Samesized               |       0  |       0    |
[03/12 01:25:11   5005] | Num insts Upsized                 |       0  |       0    |
[03/12 01:25:11   5005] | Num multiple commits+uncommits    |      45  |       -    |
[03/12 01:25:11   5005] --------------------------------------------------------------
[03/12 01:25:11   5005] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:25:11   5005] Layer 7 has 1957 constrained nets 
[03/12 01:25:11   5005] **** End NDR-Layer Usage Statistics ****
[03/12 01:25:11   5005] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.7) (real = 0:00:10.0) **
[03/12 01:25:11   5005] *** Starting refinePlace (1:23:26 mem=1855.5M) ***
[03/12 01:25:11   5005] Total net bbox length = 1.255e+06 (5.819e+05 6.728e+05) (ext = 2.068e+04)
[03/12 01:25:11   5005] Starting refinePlace ...
[03/12 01:25:11   5005] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:11   5006] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:11   5006] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1855.5MB) @(1:23:26 - 1:23:26).
[03/12 01:25:11   5006] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:11   5006] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1855.5MB
[03/12 01:25:11   5006] Statistics of distance of Instance movement in refine placement:
[03/12 01:25:11   5006]   maximum (X+Y) =         0.00 um
[03/12 01:25:11   5006]   mean    (X+Y) =         0.00 um
[03/12 01:25:11   5006] Summary Report:
[03/12 01:25:11   5006] Instances move: 0 (out of 58869 movable)
[03/12 01:25:11   5006] Mean displacement: 0.00 um
[03/12 01:25:11   5006] Max displacement: 0.00 um 
[03/12 01:25:11   5006] Total instances moved : 0
[03/12 01:25:11   5006] Total net bbox length = 1.255e+06 (5.819e+05 6.728e+05) (ext = 2.068e+04)
[03/12 01:25:11   5006] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1855.5MB
[03/12 01:25:11   5006] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1855.5MB) @(1:23:26 - 1:23:26).
[03/12 01:25:11   5006] *** Finished refinePlace (1:23:26 mem=1855.5M) ***
[03/12 01:25:12   5006] Finished re-routing un-routed nets (0:00:00.0 1855.5M)
[03/12 01:25:12   5006] 
[03/12 01:25:12   5006] 
[03/12 01:25:12   5006] Density : 0.6242
[03/12 01:25:12   5006] Max route overflow : 0.0000
[03/12 01:25:12   5006] 
[03/12 01:25:12   5006] 
[03/12 01:25:12   5006] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=1855.5M) ***
[03/12 01:25:12   5006] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1704.55M, totSessionCpu=1:23:27).
[03/12 01:25:13   5007] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 01:25:13   5007] [PSP] Started earlyGlobalRoute kernel
[03/12 01:25:13   5007] [PSP] Initial Peak syMemory usage = 1706.7 MB
[03/12 01:25:13   5007] (I)       Reading DB...
[03/12 01:25:13   5007] (I)       congestionReportName   : 
[03/12 01:25:13   5007] (I)       buildTerm2TermWires    : 1
[03/12 01:25:13   5007] (I)       doTrackAssignment      : 1
[03/12 01:25:13   5007] (I)       dumpBookshelfFiles     : 0
[03/12 01:25:13   5007] (I)       numThreads             : 1
[03/12 01:25:13   5007] [NR-eagl] honorMsvRouteConstraint: false
[03/12 01:25:13   5007] (I)       honorPin               : false
[03/12 01:25:13   5007] (I)       honorPinGuide          : true
[03/12 01:25:13   5007] (I)       honorPartition         : false
[03/12 01:25:13   5007] (I)       allowPartitionCrossover: false
[03/12 01:25:13   5007] (I)       honorSingleEntry       : true
[03/12 01:25:13   5007] (I)       honorSingleEntryStrong : true
[03/12 01:25:13   5007] (I)       handleViaSpacingRule   : false
[03/12 01:25:13   5007] (I)       PDConstraint           : none
[03/12 01:25:13   5007] (I)       expBetterNDRHandling   : false
[03/12 01:25:13   5007] [NR-eagl] honorClockSpecNDR      : 0
[03/12 01:25:13   5007] (I)       routingEffortLevel     : 3
[03/12 01:25:13   5007] [NR-eagl] minRouteLayer          : 2
[03/12 01:25:13   5007] [NR-eagl] maxRouteLayer          : 2147483647
[03/12 01:25:13   5007] (I)       numRowsPerGCell        : 1
[03/12 01:25:13   5007] (I)       speedUpLargeDesign     : 0
[03/12 01:25:13   5007] (I)       speedUpBlkViolationClean: 0
[03/12 01:25:13   5007] (I)       multiThreadingTA       : 0
[03/12 01:25:13   5007] (I)       blockedPinEscape       : 1
[03/12 01:25:13   5007] (I)       blkAwareLayerSwitching : 0
[03/12 01:25:13   5007] (I)       betterClockWireModeling: 1
[03/12 01:25:13   5007] (I)       punchThroughDistance   : 500.00
[03/12 01:25:13   5007] (I)       scenicBound            : 1.15
[03/12 01:25:13   5007] (I)       maxScenicToAvoidBlk    : 100.00
[03/12 01:25:13   5007] (I)       source-to-sink ratio   : 0.00
[03/12 01:25:13   5007] (I)       targetCongestionRatioH : 1.00
[03/12 01:25:13   5007] (I)       targetCongestionRatioV : 1.00
[03/12 01:25:13   5007] (I)       layerCongestionRatio   : 0.70
[03/12 01:25:13   5007] (I)       m1CongestionRatio      : 0.10
[03/12 01:25:13   5007] (I)       m2m3CongestionRatio    : 0.70
[03/12 01:25:13   5007] (I)       localRouteEffort       : 1.00
[03/12 01:25:13   5007] (I)       numSitesBlockedByOneVia: 8.00
[03/12 01:25:13   5007] (I)       supplyScaleFactorH     : 1.00
[03/12 01:25:13   5007] (I)       supplyScaleFactorV     : 1.00
[03/12 01:25:13   5007] (I)       highlight3DOverflowFactor: 0.00
[03/12 01:25:13   5007] (I)       doubleCutViaModelingRatio: 0.00
[03/12 01:25:13   5007] (I)       blockTrack             : 
[03/12 01:25:13   5007] (I)       readTROption           : true
[03/12 01:25:13   5007] (I)       extraSpacingBothSide   : false
[03/12 01:25:13   5007] [NR-eagl] numTracksPerClockWire  : 0
[03/12 01:25:13   5007] (I)       routeSelectedNetsOnly  : false
[03/12 01:25:13   5007] (I)       before initializing RouteDB syMemory usage = 1748.0 MB
[03/12 01:25:13   5007] (I)       starting read tracks
[03/12 01:25:13   5007] (I)       build grid graph
[03/12 01:25:13   5007] (I)       build grid graph start
[03/12 01:25:13   5007] [NR-eagl] Layer1 has no routable track
[03/12 01:25:13   5007] [NR-eagl] Layer2 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer3 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer4 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer5 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer6 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer7 has single uniform track structure
[03/12 01:25:13   5007] [NR-eagl] Layer8 has single uniform track structure
[03/12 01:25:13   5007] (I)       build grid graph end
[03/12 01:25:13   5007] (I)       Layer1   numNetMinLayer=60795
[03/12 01:25:13   5007] (I)       Layer2   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       Layer3   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       Layer4   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       Layer5   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       Layer6   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       Layer7   numNetMinLayer=1957
[03/12 01:25:13   5007] (I)       Layer8   numNetMinLayer=0
[03/12 01:25:13   5007] (I)       numViaLayers=7
[03/12 01:25:13   5007] (I)       end build via table
[03/12 01:25:13   5007] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3048 numBumpBlks=0 numBoundaryFakeBlks=0
[03/12 01:25:13   5007] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/12 01:25:13   5007] (I)       readDataFromPlaceDB
[03/12 01:25:13   5007] (I)       Read net information..
[03/12 01:25:13   5007] [NR-eagl] Read numTotalNets=62752  numIgnoredNets=0
[03/12 01:25:13   5007] (I)       Read testcase time = 0.020 seconds
[03/12 01:25:13   5007] 
[03/12 01:25:13   5008] (I)       totalPins=214001  totalGlobalPin=204811 (95.71%)
[03/12 01:25:13   5008] (I)       Model blockage into capacity
[03/12 01:25:13   5008] (I)       Read numBlocks=3048  numPreroutedWires=0  numCapScreens=0
[03/12 01:25:13   5008] (I)       blocked area on Layer1 : 0  (0.00%)
[03/12 01:25:13   5008] (I)       blocked area on Layer2 : 54938483200  (2.84%)
[03/12 01:25:13   5008] (I)       blocked area on Layer3 : 4722432000  (0.24%)
[03/12 01:25:13   5008] (I)       blocked area on Layer4 : 38182681600  (1.98%)
[03/12 01:25:13   5008] (I)       blocked area on Layer5 : 0  (0.00%)
[03/12 01:25:13   5008] (I)       blocked area on Layer6 : 0  (0.00%)
[03/12 01:25:13   5008] (I)       blocked area on Layer7 : 0  (0.00%)
[03/12 01:25:13   5008] (I)       blocked area on Layer8 : 0  (0.00%)
[03/12 01:25:13   5008] (I)       Modeling time = 0.050 seconds
[03/12 01:25:13   5008] 
[03/12 01:25:13   5008] (I)       Number of ignored nets = 0
[03/12 01:25:13   5008] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of clock nets = 1.  Ignored: No
[03/12 01:25:13   5008] (I)       Number of analog nets = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of special nets = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/12 01:25:13   5008] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/12 01:25:13   5008] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/12 01:25:13   5008] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/12 01:25:13   5008] (I)       Before initializing earlyGlobalRoute syMemory usage = 1758.0 MB
[03/12 01:25:13   5008] (I)       Layer1  viaCost=300.00
[03/12 01:25:13   5008] (I)       Layer2  viaCost=100.00
[03/12 01:25:13   5008] (I)       Layer3  viaCost=100.00
[03/12 01:25:13   5008] (I)       Layer4  viaCost=100.00
[03/12 01:25:13   5008] (I)       Layer5  viaCost=100.00
[03/12 01:25:13   5008] (I)       Layer6  viaCost=200.00
[03/12 01:25:13   5008] (I)       Layer7  viaCost=100.00
[03/12 01:25:13   5008] (I)       ---------------------Grid Graph Info--------------------
[03/12 01:25:13   5008] (I)       routing area        :  (0, 0) - (1390400, 1390000)
[03/12 01:25:13   5008] (I)       core area           :  (20000, 20000) - (1370400, 1370000)
[03/12 01:25:13   5008] (I)       Site Width          :   400  (dbu)
[03/12 01:25:13   5008] (I)       Row Height          :  3600  (dbu)
[03/12 01:25:13   5008] (I)       GCell Width         :  3600  (dbu)
[03/12 01:25:13   5008] (I)       GCell Height        :  3600  (dbu)
[03/12 01:25:13   5008] (I)       grid                :   386   386     8
[03/12 01:25:13   5008] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/12 01:25:13   5008] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/12 01:25:13   5008] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/12 01:25:13   5008] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/12 01:25:13   5008] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/12 01:25:13   5008] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/12 01:25:13   5008] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/12 01:25:13   5008] (I)       Total num of tracks :     0  3476  3474  3476  3474  3476   869   869
[03/12 01:25:13   5008] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/12 01:25:13   5008] (I)       --------------------------------------------------------
[03/12 01:25:13   5008] 
[03/12 01:25:13   5008] [NR-eagl] ============ Routing rule table ============
[03/12 01:25:13   5008] [NR-eagl] Rule id 0. Nets 62752 
[03/12 01:25:13   5008] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/12 01:25:13   5008] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/12 01:25:13   5008] [NR-eagl] ========================================
[03/12 01:25:13   5008] [NR-eagl] 
[03/12 01:25:13   5008] (I)       After initializing earlyGlobalRoute syMemory usage = 1758.0 MB
[03/12 01:25:13   5008] (I)       Loading and dumping file time : 0.54 seconds
[03/12 01:25:13   5008] (I)       ============= Initialization =============
[03/12 01:25:13   5008] (I)       total 2D Cap : 670868 = (335434 H, 335434 V)
[03/12 01:25:13   5008] [NR-eagl] Layer group 1: route 1957 net(s) in layer range [7, 8]
[03/12 01:25:13   5008] (I)       ============  Phase 1a Route ============
[03/12 01:25:13   5008] (I)       Phase 1a runs 0.02 seconds
[03/12 01:25:13   5008] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/12 01:25:13   5008] (I)       Usage: 109694 = (54399 H, 55295 V) = (16.22% H, 16.48% V) = (9.792e+04um H, 9.953e+04um V)
[03/12 01:25:13   5008] (I)       
[03/12 01:25:13   5008] (I)       ============  Phase 1b Route ============
[03/12 01:25:13   5008] (I)       Phase 1b runs 0.02 seconds
[03/12 01:25:13   5008] (I)       Usage: 109834 = (54468 H, 55366 V) = (16.24% H, 16.51% V) = (9.804e+04um H, 9.966e+04um V)
[03/12 01:25:13   5008] (I)       
[03/12 01:25:13   5008] (I)       earlyGlobalRoute overflow of layer group 1: 0.37% H + 0.36% V. EstWL: 1.977012e+05um
[03/12 01:25:13   5008] (I)       ============  Phase 1c Route ============
[03/12 01:25:13   5008] (I)       Level2 Grid: 78 x 78
[03/12 01:25:13   5008] (I)       Phase 1c runs 0.00 seconds
[03/12 01:25:13   5008] (I)       Usage: 109838 = (54468 H, 55370 V) = (16.24% H, 16.51% V) = (9.804e+04um H, 9.967e+04um V)
[03/12 01:25:13   5008] (I)       
[03/12 01:25:13   5008] (I)       ============  Phase 1d Route ============
[03/12 01:25:13   5008] (I)       Phase 1d runs 0.01 seconds
[03/12 01:25:13   5008] (I)       Usage: 109840 = (54470 H, 55370 V) = (16.24% H, 16.51% V) = (9.805e+04um H, 9.967e+04um V)
[03/12 01:25:13   5008] (I)       
[03/12 01:25:13   5008] (I)       ============  Phase 1e Route ============
[03/12 01:25:13   5008] (I)       Phase 1e runs 0.00 seconds
[03/12 01:25:13   5008] (I)       Usage: 109840 = (54470 H, 55370 V) = (16.24% H, 16.51% V) = (9.805e+04um H, 9.967e+04um V)
[03/12 01:25:13   5008] (I)       
[03/12 01:25:13   5008] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.35% H + 0.32% V. EstWL: 1.977120e+05um
[03/12 01:25:13   5008] [NR-eagl] 
[03/12 01:25:13   5008] (I)       dpBasedLA: time=0.03  totalOF=17783  totalVia=99755  totalWL=109820  total(Via+WL)=209575 
[03/12 01:25:13   5008] (I)       total 2D Cap : 7307502 = (3012409 H, 4295093 V)
[03/12 01:25:13   5008] [NR-eagl] Layer group 2: route 60795 net(s) in layer range [2, 8]
[03/12 01:25:13   5008] (I)       ============  Phase 1a Route ============
[03/12 01:25:14   5008] (I)       Phase 1a runs 0.20 seconds
[03/12 01:25:14   5008] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/12 01:25:14   5008] (I)       Usage: 809816 = (380289 H, 429527 V) = (12.62% H, 10.00% V) = (6.845e+05um H, 7.731e+05um V)
[03/12 01:25:14   5008] (I)       
[03/12 01:25:14   5008] (I)       ============  Phase 1b Route ============
[03/12 01:25:14   5008] (I)       Phase 1b runs 0.04 seconds
[03/12 01:25:14   5008] (I)       Usage: 809822 = (380295 H, 429527 V) = (12.62% H, 10.00% V) = (6.845e+05um H, 7.731e+05um V)
[03/12 01:25:14   5008] (I)       
[03/12 01:25:14   5008] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.259968e+06um
[03/12 01:25:14   5008] (I)       ============  Phase 1c Route ============
[03/12 01:25:14   5008] (I)       Level2 Grid: 78 x 78
[03/12 01:25:14   5008] (I)       Phase 1c runs 0.02 seconds
[03/12 01:25:14   5008] (I)       Usage: 809822 = (380295 H, 429527 V) = (12.62% H, 10.00% V) = (6.845e+05um H, 7.731e+05um V)
[03/12 01:25:14   5008] (I)       
[03/12 01:25:14   5008] (I)       ============  Phase 1d Route ============
[03/12 01:25:14   5008] (I)       Phase 1d runs 0.20 seconds
[03/12 01:25:14   5008] (I)       Usage: 809835 = (380305 H, 429530 V) = (12.62% H, 10.00% V) = (6.845e+05um H, 7.732e+05um V)
[03/12 01:25:14   5008] (I)       
[03/12 01:25:14   5008] (I)       ============  Phase 1e Route ============
[03/12 01:25:14   5008] (I)       Phase 1e runs 0.00 seconds
[03/12 01:25:14   5008] (I)       Usage: 809835 = (380305 H, 429530 V) = (12.62% H, 10.00% V) = (6.845e+05um H, 7.732e+05um V)
[03/12 01:25:14   5008] (I)       
[03/12 01:25:14   5008] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.259991e+06um
[03/12 01:25:14   5008] [NR-eagl] 
[03/12 01:25:14   5009] (I)       dpBasedLA: time=0.20  totalOF=20170  totalVia=371672  totalWL=699988  total(Via+WL)=1071660 
[03/12 01:25:14   5009] (I)       ============  Phase 1l Route ============
[03/12 01:25:14   5009] (I)       Total Global Routing Runtime: 1.19 seconds
[03/12 01:25:14   5009] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/12 01:25:14   5009] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/12 01:25:14   5009] (I)       
[03/12 01:25:14   5009] (I)       ============= track Assignment ============
[03/12 01:25:14   5009] (I)       extract Global 3D Wires
[03/12 01:25:14   5009] (I)       Extract Global WL : time=0.02
[03/12 01:25:14   5009] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/12 01:25:14   5009] (I)       Initialization real time=0.01 seconds
[03/12 01:25:15   5010] (I)       Kernel real time=0.74 seconds
[03/12 01:25:15   5010] (I)       End Greedy Track Assignment
[03/12 01:25:15   5010] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 213670
[03/12 01:25:15   5010] [NR-eagl] Layer2(M2)(V) length: 4.432027e+05um, number of vias: 288399
[03/12 01:25:15   5010] [NR-eagl] Layer3(M3)(H) length: 5.058326e+05um, number of vias: 29193
[03/12 01:25:15   5010] [NR-eagl] Layer4(M4)(V) length: 2.358189e+05um, number of vias: 17446
[03/12 01:25:15   5010] [NR-eagl] Layer5(M5)(H) length: 8.919288e+04um, number of vias: 14079
[03/12 01:25:15   5010] [NR-eagl] Layer6(M6)(V) length: 1.632721e+04um, number of vias: 13589
[03/12 01:25:15   5010] [NR-eagl] Layer7(M7)(H) length: 9.977340e+04um, number of vias: 15958
[03/12 01:25:15   5010] [NR-eagl] Layer8(M8)(V) length: 9.974870e+04um, number of vias: 0
[03/12 01:25:15   5010] [NR-eagl] Total length: 1.489896e+06um, number of vias: 592334
[03/12 01:25:16   5010] [NR-eagl] End Peak syMemory usage = 1710.1 MB
[03/12 01:25:16   5010] [NR-eagl] Early Global Router Kernel+IO runtime : 3.30 seconds
[03/12 01:25:16   5010] Extraction called for design 'fullchip' of instances=58869 and nets=62931 using extraction engine 'preRoute' .
[03/12 01:25:16   5010] PreRoute RC Extraction called for design fullchip.
[03/12 01:25:16   5010] RC Extraction called in multi-corner(2) mode.
[03/12 01:25:16   5010] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 01:25:16   5010] RCMode: PreRoute
[03/12 01:25:16   5010]       RC Corner Indexes            0       1   
[03/12 01:25:16   5010] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 01:25:16   5010] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 01:25:16   5010] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 01:25:16   5010] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 01:25:16   5010] Shrink Factor                : 1.00000
[03/12 01:25:16   5010] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 01:25:16   5010] Using capacitance table file ...
[03/12 01:25:16   5010] Updating RC grid for preRoute extraction ...
[03/12 01:25:16   5010] Initializing multi-corner capacitance tables ... 
[03/12 01:25:16   5011] Initializing multi-corner resistance tables ...
[03/12 01:25:16   5011] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1683.230M)
[03/12 01:25:18   5013] Compute RC Scale Done ...
[03/12 01:25:18   5013] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/12 01:25:18   5013] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/12 01:25:18   5013] 
[03/12 01:25:18   5013] ** np local hotspot detection info verbose **
[03/12 01:25:18   5013] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/12 01:25:18   5013] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/12 01:25:18   5013] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/12 01:25:18   5013] 
[03/12 01:25:18   5013] #################################################################################
[03/12 01:25:18   5013] # Design Stage: PreRoute
[03/12 01:25:18   5013] # Design Name: fullchip
[03/12 01:25:18   5013] # Design Mode: 65nm
[03/12 01:25:18   5013] # Analysis Mode: MMMC Non-OCV 
[03/12 01:25:18   5013] # Parasitics Mode: No SPEF/RCDB
[03/12 01:25:18   5013] # Signoff Settings: SI Off 
[03/12 01:25:18   5013] #################################################################################
[03/12 01:25:20   5015] AAE_INFO: 1 threads acquired from CTE.
[03/12 01:25:20   5015] Calculate delays in BcWc mode...
[03/12 01:25:21   5015] Topological Sorting (CPU = 0:00:00.1, MEM = 1738.5M, InitMEM = 1738.5M)
[03/12 01:25:28   5023] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 01:25:28   5023] End delay calculation. (MEM=1793.74 CPU=0:00:07.1 REAL=0:00:07.0)
[03/12 01:25:28   5023] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1793.7M) ***
[03/12 01:25:29   5024] Begin: GigaOpt postEco DRV Optimization
[03/12 01:25:29   5024] Info: 1 clock net  excluded from IPO operation.
[03/12 01:25:29   5024] PhyDesignGrid: maxLocalDensity 0.98
[03/12 01:25:29   5024] #spOpts: N=65 
[03/12 01:25:29   5024] Core basic site is core
[03/12 01:25:29   5024] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 01:25:35   5030] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 01:25:35   5030] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/12 01:25:35   5030] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 01:25:35   5030] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 01:25:35   5030] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 01:25:35   5030] DEBUG: @coeDRVCandCache::init.
[03/12 01:25:36   5030] Info: violation cost 1.037715 (cap = 0.208967, tran = 0.828748, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 01:25:36   5030] |     3   |    10   |     2   |      2  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          0|  62.42  |            |           |
[03/12 01:25:36   5030] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 01:25:36   5030] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          3|  62.42  |   0:00:00.0|    1851.0M|
[03/12 01:25:36   5030] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 01:25:36   5030] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.07 |          0|          0|          0|  62.42  |   0:00:00.0|    1851.0M|
[03/12 01:25:36   5030] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 01:25:36   5030] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:25:36   5030] Layer 7 has 889 constrained nets 
[03/12 01:25:36   5030] **** End NDR-Layer Usage Statistics ****
[03/12 01:25:36   5030] 
[03/12 01:25:36   5030] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1851.0M) ***
[03/12 01:25:36   5030] 
[03/12 01:25:36   5031] *** Starting refinePlace (1:23:51 mem=1883.0M) ***
[03/12 01:25:36   5031] Total net bbox length = 1.255e+06 (5.819e+05 6.728e+05) (ext = 2.068e+04)
[03/12 01:25:36   5031] Starting refinePlace ...
[03/12 01:25:36   5031] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:37   5031] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:37   5031] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1883.0MB) @(1:23:51 - 1:23:52).
[03/12 01:25:37   5031] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:25:37   5031] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1883.0MB
[03/12 01:25:37   5031] Statistics of distance of Instance movement in refine placement:
[03/12 01:25:37   5031]   maximum (X+Y) =         0.00 um
[03/12 01:25:37   5031]   mean    (X+Y) =         0.00 um
[03/12 01:25:37   5031] Summary Report:
[03/12 01:25:37   5031] Instances move: 0 (out of 58869 movable)
[03/12 01:25:37   5031] Mean displacement: 0.00 um
[03/12 01:25:37   5031] Max displacement: 0.00 um 
[03/12 01:25:37   5031] Total instances moved : 0
[03/12 01:25:37   5031] Total net bbox length = 1.255e+06 (5.819e+05 6.728e+05) (ext = 2.068e+04)
[03/12 01:25:37   5031] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1883.0MB
[03/12 01:25:37   5031] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1883.0MB) @(1:23:51 - 1:23:52).
[03/12 01:25:37   5031] *** Finished refinePlace (1:23:52 mem=1883.0M) ***
[03/12 01:25:37   5032] Finished re-routing un-routed nets (0:00:00.0 1883.0M)
[03/12 01:25:37   5032] 
[03/12 01:25:37   5032] 
[03/12 01:25:37   5032] Density : 0.6242
[03/12 01:25:37   5032] Max route overflow : 0.0000
[03/12 01:25:37   5032] 
[03/12 01:25:37   5032] 
[03/12 01:25:37   5032] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1883.0M) ***
[03/12 01:25:37   5032] DEBUG: @coeDRVCandCache::cleanup.
[03/12 01:25:37   5032] End: GigaOpt postEco DRV Optimization
[03/12 01:25:38   5033] GigaOpt: WNS changes after routing: -0.865 -> -1.068 (bump = 0.203)
[03/12 01:25:38   5033] Begin: GigaOpt postEco optimization
[03/12 01:25:38   5033] Info: 1 clock net  excluded from IPO operation.
[03/12 01:25:38   5033] PhyDesignGrid: maxLocalDensity 1.00
[03/12 01:25:38   5033] #spOpts: N=65 
[03/12 01:25:40   5035] *info: 1 clock net excluded
[03/12 01:25:40   5035] *info: 2 special nets excluded.
[03/12 01:25:40   5035] *info: 179 no-driver nets excluded.
[03/12 01:25:42   5037] ** GigaOpt Optimizer WNS Slack -1.068 TNS Slack -1884.523 Density 62.42
[03/12 01:25:42   5037] Optimizer WNS Pass 0
[03/12 01:25:42   5037] Active Path Group: reg2reg  
[03/12 01:25:42   5037] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:25:42   5037] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:25:42   5037] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:25:42   5037] |  -1.068|   -1.068|-1877.283|-1884.523|    62.42%|   0:00:00.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:42   5037] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:43   5038] |  -1.047|   -1.047|-1873.113|-1880.353|    62.42%|   0:00:01.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:43   5038] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:43   5038] |  -1.038|   -1.038|-1871.016|-1878.256|    62.42%|   0:00:00.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:25:43   5038] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 01:25:44   5039] |  -1.031|   -1.031|-1867.432|-1874.671|    62.42%|   0:00:01.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:44   5039] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:44   5039] |  -1.022|   -1.022|-1865.958|-1873.198|    62.42%|   0:00:00.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:25:44   5039] |        |         |         |         |          |            |        |          |         | q4_reg_18_/D                                       |
[03/12 01:25:45   5040] |  -1.015|   -1.015|-1856.445|-1863.684|    62.42%|   0:00:01.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:45   5040] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:47   5042] |  -1.013|   -1.013|-1855.066|-1862.305|    62.42%|   0:00:02.0| 1866.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:47   5042] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:47   5042] |  -1.008|   -1.008|-1854.257|-1861.496|    62.43%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:47   5042] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:49   5044] |  -1.007|   -1.007|-1845.386|-1852.626|    62.43%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:49   5044] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:50   5045] |  -1.007|   -1.007|-1842.284|-1849.524|    62.43%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:50   5045] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:50   5045] |  -1.004|   -1.004|-1841.902|-1849.141|    62.43%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:50   5045] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:51   5046] |  -1.004|   -1.004|-1839.214|-1846.454|    62.43%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:51   5046] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:51   5046] |  -1.002|   -1.002|-1838.846|-1846.085|    62.43%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:51   5046] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:52   5047] |  -1.002|   -1.002|-1833.554|-1840.793|    62.43%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:52   5047] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:52   5047] |  -1.001|   -1.001|-1834.146|-1841.385|    62.44%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:52   5047] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:52   5047] |  -1.001|   -1.001|-1833.787|-1841.026|    62.44%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:52   5047] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:53   5048] |  -1.001|   -1.001|-1833.627|-1840.867|    62.44%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:53   5048] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:53   5048] |  -1.001|   -1.001|-1833.628|-1840.867|    62.44%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:25:53   5048] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:25:53   5048] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:25:53   5048] 
[03/12 01:25:53   5048] *** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:11.0 mem=1859.1M) ***
[03/12 01:25:53   5048] Active Path Group: default 
[03/12 01:25:53   5048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:25:53   5048] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:25:53   5048] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:25:53   5048] |  -0.035|   -1.001|  -7.239|-1840.867|    62.44%|   0:00:00.0| 1859.1M|   WC_VIEW|  default| core_instance/qmem_instance/memory9_reg_126_/D     |
[03/12 01:25:54   5049] |  -0.027|   -1.001|  -5.097|-1838.725|    62.44%|   0:00:01.0| 1878.2M|   WC_VIEW|  default| core_instance/qmem_instance/memory0_reg_64_/E      |
[03/12 01:25:54   5049] |  -0.017|   -1.001|  -3.233|-1836.860|    62.44%|   0:00:00.0| 1878.2M|   WC_VIEW|  default| core_instance/qmem_instance/memory10_reg_117_/E    |
[03/12 01:25:58   5053] |  -0.012|   -1.001|  -0.515|-1834.143|    62.45%|   0:00:04.0| 1878.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 01:26:00   5054] |  -0.013|   -1.001|  -0.129|-1833.757|    62.45%|   0:00:02.0| 1878.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_13_/D        |
[03/12 01:26:00   5055] |  -0.004|   -1.001|  -0.078|-1833.705|    62.45%|   0:00:00.0| 1859.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
[03/12 01:26:04   5059] |  -0.004|   -1.001|  -0.013|-1833.640|    62.45%|   0:00:04.0| 1878.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_11_/D        |
[03/12 01:26:04   5059] |  -0.002|   -1.001|  -0.002|-1833.629|    62.45%|   0:00:00.0| 1878.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_7_/D         |
[03/12 01:26:04   5059] |  -0.000|   -1.001|  -0.000|-1833.628|    62.45%|   0:00:00.0| 1878.2M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_0_/D         |
[03/12 01:26:05   5060] |   0.000|   -1.001|   0.000|-1833.627|    62.45%|   0:00:01.0| 1878.2M|        NA|       NA| NA                                                 |
[03/12 01:26:05   5060] |   0.000|   -1.001|   0.000|-1833.628|    62.45%|   0:00:00.0| 1878.2M|   WC_VIEW|       NA| NA                                                 |
[03/12 01:26:05   5060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:05   5060] 
[03/12 01:26:05   5060] *** Finish Core Optimize Step (cpu=0:00:11.9 real=0:00:12.0 mem=1878.2M) ***
[03/12 01:26:05   5060] 
[03/12 01:26:05   5060] *** Finished Optimize Step Cumulative (cpu=0:00:22.6 real=0:00:23.0 mem=1878.2M) ***
[03/12 01:26:05   5060] ** GigaOpt Optimizer WNS Slack -1.001 TNS Slack -1833.628 Density 62.45
[03/12 01:26:05   5060] *** Starting refinePlace (1:24:21 mem=1878.2M) ***
[03/12 01:26:05   5060] Total net bbox length = 1.257e+06 (5.828e+05 6.742e+05) (ext = 2.068e+04)
[03/12 01:26:05   5060] Starting refinePlace ...
[03/12 01:26:05   5060] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:26:05   5060] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:26:05   5060] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1878.2MB) @(1:24:21 - 1:24:21).
[03/12 01:26:05   5060] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:26:05   5060] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1878.2MB
[03/12 01:26:05   5060] Statistics of distance of Instance movement in refine placement:
[03/12 01:26:05   5060]   maximum (X+Y) =         0.00 um
[03/12 01:26:05   5060]   mean    (X+Y) =         0.00 um
[03/12 01:26:05   5060] Summary Report:
[03/12 01:26:05   5060] Instances move: 0 (out of 58908 movable)
[03/12 01:26:05   5060] Mean displacement: 0.00 um
[03/12 01:26:05   5060] Max displacement: 0.00 um 
[03/12 01:26:05   5060] Total instances moved : 0
[03/12 01:26:05   5060] Total net bbox length = 1.257e+06 (5.828e+05 6.742e+05) (ext = 2.068e+04)
[03/12 01:26:05   5060] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1878.2MB
[03/12 01:26:05   5060] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1878.2MB) @(1:24:21 - 1:24:21).
[03/12 01:26:05   5060] *** Finished refinePlace (1:24:21 mem=1878.2M) ***
[03/12 01:26:06   5061] Finished re-routing un-routed nets (0:00:00.0 1878.2M)
[03/12 01:26:06   5061] 
[03/12 01:26:06   5061] 
[03/12 01:26:06   5061] Density : 0.6246
[03/12 01:26:06   5061] Max route overflow : 0.0000
[03/12 01:26:06   5061] 
[03/12 01:26:06   5061] 
[03/12 01:26:06   5061] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1878.2M) ***
[03/12 01:26:06   5062] ** GigaOpt Optimizer WNS Slack -1.007 TNS Slack -1834.754 Density 62.46
[03/12 01:26:06   5062] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:26:06   5062] Layer 7 has 904 constrained nets 
[03/12 01:26:06   5062] **** End NDR-Layer Usage Statistics ****
[03/12 01:26:06   5062] 
[03/12 01:26:06   5062] *** Finish pre-CTS Setup Fixing (cpu=0:00:25.2 real=0:00:25.0 mem=1878.2M) ***
[03/12 01:26:06   5062] 
[03/12 01:26:06   5062] End: GigaOpt postEco optimization
[03/12 01:26:07   5062] GigaOpt: WNS changes after postEco optimization: -0.865 -> -1.007 (bump = 0.142)
[03/12 01:26:07   5062] Begin: GigaOpt nonLegal postEco optimization
[03/12 01:26:07   5062] Info: 1 clock net  excluded from IPO operation.
[03/12 01:26:07   5062] PhyDesignGrid: maxLocalDensity 1.00
[03/12 01:26:07   5062] #spOpts: N=65 
[03/12 01:26:09   5065] *info: 1 clock net excluded
[03/12 01:26:10   5065] *info: 2 special nets excluded.
[03/12 01:26:10   5065] *info: 179 no-driver nets excluded.
[03/12 01:26:11   5066] ** GigaOpt Optimizer WNS Slack -1.007 TNS Slack -1834.754 Density 62.46
[03/12 01:26:11   5066] Optimizer WNS Pass 0
[03/12 01:26:11   5066] Active Path Group: reg2reg  
[03/12 01:26:11   5067] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:11   5067] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:26:11   5067] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:11   5067] |  -1.007|   -1.007|-1834.754|-1834.754|    62.46%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:11   5067] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:13   5068] |  -0.999|   -0.999|-1833.686|-1833.686|    62.46%|   0:00:02.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:13   5068] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:14   5070] |  -0.991|   -0.991|-1831.380|-1831.380|    62.46%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:14   5070] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:20   5075] |  -0.989|   -0.989|-1828.033|-1828.033|    62.47%|   0:00:06.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:20   5075] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:21   5077] |  -0.988|   -0.988|-1826.961|-1826.961|    62.47%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:21   5077] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:22   5077] |  -0.988|   -0.988|-1825.884|-1825.884|    62.47%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:22   5077] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:22   5077] |  -0.985|   -0.985|-1824.856|-1824.856|    62.48%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:22   5077] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:26   5081] |  -0.984|   -0.984|-1815.775|-1815.775|    62.50%|   0:00:04.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:26   5081] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:26   5081] |  -0.979|   -0.979|-1815.126|-1815.126|    62.50%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:26   5081] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:32   5087] |  -0.979|   -0.979|-1809.910|-1809.910|    62.50%|   0:00:06.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:32   5087] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:33   5088] |  -0.979|   -0.979|-1809.586|-1809.586|    62.50%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:33   5088] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:33   5089] |  -0.978|   -0.978|-1808.995|-1808.995|    62.52%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:33   5089] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:34   5090] |  -0.976|   -0.976|-1807.631|-1807.631|    62.52%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:34   5090] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:35   5090] |  -0.976|   -0.976|-1805.521|-1805.521|    62.52%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:35   5090] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:35   5090] |  -0.976|   -0.976|-1805.483|-1805.483|    62.52%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:35   5090] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:35   5090] |  -0.975|   -0.975|-1805.426|-1805.426|    62.52%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:35   5090] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:37   5092] |  -0.975|   -0.975|-1804.906|-1804.906|    62.55%|   0:00:02.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:37   5092] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:38   5093] |  -0.976|   -0.976|-1804.799|-1804.799|    62.56%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:38   5093] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:38   5093] |  -0.976|   -0.976|-1804.573|-1804.573|    62.57%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:38   5093] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:38   5094] |  -0.976|   -0.976|-1804.573|-1804.573|    62.58%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:38   5094] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:38   5094] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:38   5094] 
[03/12 01:26:38   5094] *** Finish Core Optimize Step (cpu=0:00:27.3 real=0:00:27.0 mem=1878.2M) ***
[03/12 01:26:39   5094] 
[03/12 01:26:39   5094] *** Finished Optimize Step Cumulative (cpu=0:00:27.4 real=0:00:28.0 mem=1878.2M) ***
[03/12 01:26:39   5094] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -1804.573 Density 62.58
[03/12 01:26:39   5094] *** Starting refinePlace (1:24:55 mem=1878.2M) ***
[03/12 01:26:39   5094] Total net bbox length = 1.258e+06 (5.836e+05 6.744e+05) (ext = 2.068e+04)
[03/12 01:26:39   5094] Starting refinePlace ...
[03/12 01:26:39   5094] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:26:39   5094] default core: bins with density >  0.75 = 40.9 % ( 591 / 1444 )
[03/12 01:26:39   5094] Density distribution unevenness ratio = 17.771%
[03/12 01:26:41   5096]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:26:41   5096] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1878.2MB) @(1:24:55 - 1:24:57).
[03/12 01:26:41   5096] Move report: preRPlace moves 2556 insts, mean move: 0.76 um, max move: 8.20 um
[03/12 01:26:41   5096] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U741): (609.60, 604.00) --> (606.80, 609.40)
[03/12 01:26:41   5096] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 01:26:41   5096] Move report: Detail placement moves 2556 insts, mean move: 0.76 um, max move: 8.20 um
[03/12 01:26:41   5096] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U741): (609.60, 604.00) --> (606.80, 609.40)
[03/12 01:26:41   5096] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1878.2MB
[03/12 01:26:41   5096] Statistics of distance of Instance movement in refine placement:
[03/12 01:26:41   5096]   maximum (X+Y) =         8.20 um
[03/12 01:26:41   5096]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U741) with max move: (609.6, 604) -> (606.8, 609.4)
[03/12 01:26:41   5096]   mean    (X+Y) =         0.76 um
[03/12 01:26:41   5096] Summary Report:
[03/12 01:26:41   5096] Instances move: 2556 (out of 59061 movable)
[03/12 01:26:41   5096] Mean displacement: 0.76 um
[03/12 01:26:41   5096] Max displacement: 8.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U741) (609.6, 604) -> (606.8, 609.4)
[03/12 01:26:41   5096] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/12 01:26:41   5096] Total instances moved : 2556
[03/12 01:26:41   5096] Total net bbox length = 1.259e+06 (5.845e+05 6.749e+05) (ext = 2.068e+04)
[03/12 01:26:41   5096] Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1878.2MB
[03/12 01:26:41   5096] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:02.0, mem=1878.2MB) @(1:24:55 - 1:24:57).
[03/12 01:26:41   5096] *** Finished refinePlace (1:24:57 mem=1878.2M) ***
[03/12 01:26:41   5096] Finished re-routing un-routed nets (0:00:00.0 1878.2M)
[03/12 01:26:41   5096] 
[03/12 01:26:41   5097] 
[03/12 01:26:41   5097] Density : 0.6258
[03/12 01:26:41   5097] Max route overflow : 0.0000
[03/12 01:26:41   5097] 
[03/12 01:26:41   5097] 
[03/12 01:26:41   5097] *** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=1878.2M) ***
[03/12 01:26:42   5097] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -1804.573 Density 62.58
[03/12 01:26:42   5097] Optimizer WNS Pass 1
[03/12 01:26:42   5097] Active Path Group: reg2reg  
[03/12 01:26:42   5098] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:42   5098] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:26:42   5098] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:26:42   5098] |  -0.976|   -0.976|-1804.573|-1804.573|    62.58%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:42   5098] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:46   5102] |  -0.976|   -0.976|-1803.675|-1803.675|    62.60%|   0:00:04.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:46   5102] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:26:56   5112] |  -0.975|   -0.975|-1804.078|-1804.078|    62.61%|   0:00:10.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:26:56   5112] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:00   5115] |  -0.975|   -0.975|-1802.326|-1802.326|    62.63%|   0:00:04.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:00   5115] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:00   5116] |  -0.975|   -0.975|-1800.813|-1800.813|    62.63%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:00   5116] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:02   5117] |  -0.976|   -0.976|-1800.759|-1800.759|    62.63%|   0:00:02.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:02   5117] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:03   5119] |  -0.976|   -0.976|-1800.757|-1800.757|    62.63%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:03   5119] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:04   5119] |  -0.976|   -0.976|-1800.749|-1800.749|    62.63%|   0:00:01.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:04   5119] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:04   5119] |  -0.976|   -0.976|-1800.749|-1800.749|    62.63%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:04   5119] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:04   5119] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:27:04   5119] 
[03/12 01:27:04   5119] *** Finish Core Optimize Step (cpu=0:00:21.8 real=0:00:22.0 mem=1878.2M) ***
[03/12 01:27:04   5119] 
[03/12 01:27:04   5119] *** Finished Optimize Step Cumulative (cpu=0:00:21.8 real=0:00:22.0 mem=1878.2M) ***
[03/12 01:27:04   5119] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -1800.749 Density 62.63
[03/12 01:27:04   5120] *** Starting refinePlace (1:25:20 mem=1878.2M) ***
[03/12 01:27:04   5120] Total net bbox length = 1.260e+06 (5.849e+05 6.751e+05) (ext = 2.068e+04)
[03/12 01:27:04   5120] Starting refinePlace ...
[03/12 01:27:04   5120] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:27:04   5120] default core: bins with density >  0.75 = 40.9 % ( 591 / 1444 )
[03/12 01:27:04   5120] Density distribution unevenness ratio = 17.789%
[03/12 01:27:06   5122]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:27:06   5122] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1878.2MB) @(1:25:20 - 1:25:22).
[03/12 01:27:06   5122] Move report: preRPlace moves 1973 insts, mean move: 0.82 um, max move: 6.40 um
[03/12 01:27:06   5122] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15644_0): (668.00, 622.00) --> (663.40, 623.80)
[03/12 01:27:06   5122] 	Length: 29 sites, height: 1 rows, site name: core, cell type: XOR3D4
[03/12 01:27:06   5122] wireLenOptFixPriorityInst 0 inst fixed
[03/12 01:27:06   5122] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:27:06   5122] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1878.2MB) @(1:25:22 - 1:25:22).
[03/12 01:27:06   5122] Move report: Detail placement moves 1973 insts, mean move: 0.82 um, max move: 6.40 um
[03/12 01:27:06   5122] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15644_0): (668.00, 622.00) --> (663.40, 623.80)
[03/12 01:27:06   5122] 	Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1878.2MB
[03/12 01:27:06   5122] Statistics of distance of Instance movement in refine placement:
[03/12 01:27:06   5122]   maximum (X+Y) =         6.40 um
[03/12 01:27:06   5122]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15644_0) with max move: (668, 622) -> (663.4, 623.8)
[03/12 01:27:06   5122]   mean    (X+Y) =         0.82 um
[03/12 01:27:06   5122] Total instances flipped for legalization: 121
[03/12 01:27:06   5122] Summary Report:
[03/12 01:27:06   5122] Instances move: 1973 (out of 59178 movable)
[03/12 01:27:06   5122] Mean displacement: 0.82 um
[03/12 01:27:06   5122] Max displacement: 6.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15644_0) (668, 622) -> (663.4, 623.8)
[03/12 01:27:06   5122] 	Length: 29 sites, height: 1 rows, site name: core, cell type: XOR3D4
[03/12 01:27:06   5122] Total instances moved : 1973
[03/12 01:27:06   5122] Total net bbox length = 1.261e+06 (5.855e+05 6.754e+05) (ext = 2.068e+04)
[03/12 01:27:06   5122] Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1878.2MB
[03/12 01:27:06   5122] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:02.0, mem=1878.2MB) @(1:25:20 - 1:25:22).
[03/12 01:27:06   5122] *** Finished refinePlace (1:25:22 mem=1878.2M) ***
[03/12 01:27:07   5122] Finished re-routing un-routed nets (0:00:00.0 1878.2M)
[03/12 01:27:07   5122] 
[03/12 01:27:07   5123] 
[03/12 01:27:07   5123] Density : 0.6263
[03/12 01:27:07   5123] Max route overflow : 0.0000
[03/12 01:27:07   5123] 
[03/12 01:27:07   5123] 
[03/12 01:27:07   5123] *** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=1878.2M) ***
[03/12 01:27:07   5123] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -1800.749 Density 62.63
[03/12 01:27:07   5123] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:27:07   5123] Layer 7 has 901 constrained nets 
[03/12 01:27:07   5123] **** End NDR-Layer Usage Statistics ****
[03/12 01:27:07   5123] 
[03/12 01:27:07   5123] *** Finish pre-CTS Setup Fixing (cpu=0:00:57.3 real=0:00:56.0 mem=1878.2M) ***
[03/12 01:27:07   5123] 
[03/12 01:27:07   5123] End: GigaOpt nonLegal postEco optimization
[03/12 01:27:08   5124] Design TNS changes after trial route: -1588.978 -> -1800.649
[03/12 01:27:08   5124] Begin: GigaOpt TNS recovery
[03/12 01:27:08   5124] Info: 1 clock net  excluded from IPO operation.
[03/12 01:27:08   5124] PhyDesignGrid: maxLocalDensity 1.00
[03/12 01:27:08   5124] #spOpts: N=65 
[03/12 01:27:11   5127] *info: 1 clock net excluded
[03/12 01:27:11   5127] *info: 2 special nets excluded.
[03/12 01:27:11   5127] *info: 179 no-driver nets excluded.
[03/12 01:27:12   5128] ** GigaOpt Optimizer WNS Slack -0.976 TNS Slack -1800.749 Density 62.63
[03/12 01:27:12   5128] Optimizer TNS Opt
[03/12 01:27:13   5128] Active Path Group: reg2reg  
[03/12 01:27:13   5129] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:27:13   5129] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:27:13   5129] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:27:13   5129] |  -0.976|   -0.976|-1800.749|-1800.749|    62.63%|   0:00:00.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:13   5129] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:17   5133] |  -0.965|   -0.965|-1789.829|-1789.829|    62.64%|   0:00:04.0| 1878.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:17   5133] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:22   5138] |  -0.963|   -0.963|-1782.862|-1782.862|    62.65%|   0:00:05.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:22   5138] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:23   5139] |  -0.963|   -0.963|-1779.255|-1779.255|    62.65%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:23   5139] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:24   5140] |  -0.963|   -0.963|-1777.649|-1777.649|    62.66%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:24   5140] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:24   5140] |  -0.963|   -0.963|-1776.680|-1776.680|    62.66%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:24   5140] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:25   5140] |  -0.963|   -0.963|-1776.644|-1776.644|    62.66%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:25   5140] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:25   5141] |  -0.963|   -0.963|-1775.705|-1775.705|    62.67%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:25   5141] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:27:27   5143] |  -0.963|   -0.963|-1773.538|-1773.538|    62.67%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:27:27   5143] |        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
[03/12 01:27:28   5144] |  -0.964|   -0.964|-1772.544|-1772.544|    62.67%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:27:28   5144] |        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
[03/12 01:27:28   5144] |  -0.964|   -0.964|-1769.882|-1769.882|    62.68%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:27:28   5144] |        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
[03/12 01:27:31   5147] |  -0.964|   -0.964|-1768.765|-1768.765|    62.68%|   0:00:03.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:31   5147] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:27:32   5147] |  -0.964|   -0.964|-1768.687|-1768.687|    62.68%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:32   5147] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:27:32   5148] |  -0.964|   -0.964|-1767.364|-1767.364|    62.69%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:32   5148] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/12 01:27:35   5151] |  -0.964|   -0.964|-1766.321|-1766.321|    62.69%|   0:00:03.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:35   5151] |        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/12 01:27:36   5152] |  -0.964|   -0.964|-1764.747|-1764.747|    62.70%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:36   5152] |        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/12 01:27:36   5152] |  -0.964|   -0.964|-1764.674|-1764.674|    62.70%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:36   5152] |        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/12 01:27:37   5152] |  -0.964|   -0.964|-1764.670|-1764.670|    62.70%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:37   5152] |        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/12 01:27:39   5155] |  -0.964|   -0.964|-1763.392|-1763.392|    62.70%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:39   5155] |        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/12 01:27:39   5155] |  -0.964|   -0.964|-1763.305|-1763.305|    62.71%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:39   5155] |        |         |         |         |          |            |        |          |         | q14_reg_11_/D                                      |
[03/12 01:27:42   5158] |  -0.964|   -0.964|-1762.205|-1762.205|    62.71%|   0:00:03.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:42   5158] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 01:27:42   5158] |  -0.964|   -0.964|-1761.897|-1761.897|    62.71%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:42   5158] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 01:27:42   5158] |  -0.964|   -0.964|-1761.795|-1761.795|    62.71%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:42   5158] |        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/12 01:27:44   5160] |  -0.964|   -0.964|-1760.758|-1760.758|    62.71%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:44   5160] |        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/12 01:27:46   5161] |  -0.964|   -0.964|-1760.288|-1760.288|    62.71%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:27:46   5161] |        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/12 01:27:46   5162] |  -0.964|   -0.964|-1760.204|-1760.204|    62.71%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:46   5162] |        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/12 01:27:46   5162] |  -0.964|   -0.964|-1760.102|-1760.102|    62.71%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:46   5162] |        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/12 01:27:47   5163] |  -0.964|   -0.964|-1759.832|-1759.832|    62.71%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:47   5163] |        |         |         |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/12 01:27:48   5164] |  -0.964|   -0.964|-1759.777|-1759.777|    62.71%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:48   5164] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 01:27:48   5164] |  -0.964|   -0.964|-1759.361|-1759.361|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:27:48   5164] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 01:27:49   5165] |  -0.964|   -0.964|-1759.313|-1759.313|    62.72%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:49   5165] |        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/12 01:27:50   5165] |  -0.964|   -0.964|-1758.725|-1758.725|    62.72%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:27:50   5165] |        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/12 01:27:50   5166] |  -0.964|   -0.964|-1758.589|-1758.589|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:50   5166] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 01:27:50   5166] |  -0.964|   -0.964|-1758.519|-1758.519|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:50   5166] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 01:27:50   5166] |  -0.964|   -0.964|-1758.465|-1758.465|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:27:50   5166] |        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
[03/12 01:27:52   5168] |  -0.964|   -0.964|-1756.972|-1756.972|    62.72%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:27:52   5168] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 01:27:52   5168] |  -0.964|   -0.964|-1756.927|-1756.927|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:27:52   5168] |        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/12 01:27:53   5168] |  -0.964|   -0.964|-1756.631|-1756.631|    62.72%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:53   5168] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 01:27:53   5168] |  -0.964|   -0.964|-1756.569|-1756.569|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:53   5168] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 01:27:53   5169] |  -0.964|   -0.964|-1756.531|-1756.531|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:53   5169] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 01:27:53   5169] |  -0.964|   -0.964|-1756.303|-1756.303|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:53   5169] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 01:27:54   5170] |  -0.964|   -0.964|-1755.751|-1755.751|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:54   5170] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:54   5170] |  -0.964|   -0.964|-1755.501|-1755.501|    62.72%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:27:54   5170] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:55   5170] |  -0.964|   -0.964|-1755.140|-1755.140|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:27:55   5170] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/12 01:27:55   5171] |  -0.964|   -0.964|-1754.262|-1754.262|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:55   5171] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/12 01:27:55   5171] |  -0.964|   -0.964|-1754.070|-1754.070|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:55   5171] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/12 01:27:56   5172] |  -0.964|   -0.964|-1753.581|-1753.581|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:56   5172] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:56   5172] |  -0.964|   -0.964|-1753.453|-1753.453|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:56   5172] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:56   5172] |  -0.964|   -0.964|-1753.447|-1753.447|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:56   5172] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:56   5172] |  -0.964|   -0.964|-1753.367|-1753.367|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:27:56   5172] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/12 01:27:57   5173] |  -0.964|   -0.964|-1753.048|-1753.048|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:57   5173] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/12 01:27:57   5173] |  -0.964|   -0.964|-1752.811|-1752.811|    62.73%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:57   5173] |        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/12 01:27:58   5174] |  -0.964|   -0.964|-1752.372|-1752.372|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:27:58   5174] |        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/12 01:27:59   5175] |  -0.964|   -0.964|-1752.329|-1752.329|    62.73%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:27:59   5175] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/12 01:28:00   5176] |  -0.964|   -0.964|-1752.103|-1752.103|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:28:00   5176] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/12 01:28:00   5176] |  -0.964|   -0.964|-1752.064|-1752.064|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:28:00   5176] |        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
[03/12 01:28:01   5177] |  -0.964|   -0.964|-1751.229|-1751.229|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:01   5177] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:28:02   5178] |  -0.964|   -0.964|-1751.210|-1751.210|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:02   5178] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:28:02   5178] |  -0.964|   -0.964|-1751.203|-1751.203|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:02   5178] |        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
[03/12 01:28:03   5179] |  -0.964|   -0.964|-1751.063|-1751.063|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:03   5179] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:28:03   5179] |  -0.964|   -0.964|-1751.059|-1751.059|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:03   5179] |        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/12 01:28:03   5179] |  -0.964|   -0.964|-1751.048|-1751.048|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:28:03   5179] |        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
[03/12 01:28:04   5180] |  -0.964|   -0.964|-1751.028|-1751.028|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:28:04   5180] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 01:28:04   5180] |  -0.964|   -0.964|-1750.798|-1750.798|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:04   5180] |        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/12 01:28:05   5181] |  -0.964|   -0.964|-1749.808|-1749.808|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:05   5181] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 01:28:05   5181] |  -0.964|   -0.964|-1749.646|-1749.646|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:05   5181] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 01:28:06   5181] |  -0.964|   -0.964|-1749.522|-1749.522|    62.74%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:06   5181] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 01:28:06   5182] |  -0.964|   -0.964|-1749.041|-1749.041|    62.74%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:06   5182] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 01:28:07   5182] |  -0.964|   -0.964|-1748.820|-1748.820|    62.75%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:07   5182] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/12 01:28:08   5184] |  -0.964|   -0.964|-1748.771|-1748.771|    62.75%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:08   5184] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:28:09   5185] |  -0.964|   -0.964|-1748.585|-1748.585|    62.75%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:09   5185] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/12 01:28:09   5185] |  -0.964|   -0.964|-1748.427|-1748.427|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:28:09   5185] |        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/12 01:28:10   5186] |  -0.964|   -0.964|-1748.339|-1748.339|    62.75%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:28:10   5186] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:28:10   5186] |  -0.964|   -0.964|-1748.310|-1748.310|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:28:10   5186] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:28:10   5186] |  -0.964|   -0.964|-1748.123|-1748.123|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:10   5186] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:28:11   5186] |  -0.964|   -0.964|-1747.957|-1747.957|    62.75%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:11   5186] |        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/12 01:28:11   5186] |  -0.964|   -0.964|-1747.826|-1747.826|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:11   5186] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 01:28:11   5187] |  -0.964|   -0.964|-1747.818|-1747.818|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:11   5187] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:28:11   5187] |  -0.964|   -0.964|-1747.804|-1747.804|    62.75%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:11   5187] |        |         |         |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/12 01:28:12   5187] |  -0.964|   -0.964|-1747.459|-1747.459|    62.76%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:12   5187] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 01:28:12   5188] |  -0.964|   -0.964|-1747.283|-1747.283|    62.76%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:12   5188] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:28:12   5188] |  -0.964|   -0.964|-1747.233|-1747.233|    62.77%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:12   5188] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:28:12   5188] |  -0.964|   -0.964|-1747.012|-1747.012|    62.77%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:12   5188] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:28:13   5189] |  -0.964|   -0.964|-1747.058|-1747.058|    62.77%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:28:13   5189] |        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/12 01:28:14   5190] |  -0.964|   -0.964|-1746.953|-1746.953|    62.77%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:14   5190] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:28:14   5190] |  -0.964|   -0.964|-1746.891|-1746.891|    62.77%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:14   5190] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/12 01:28:14   5190] |  -0.964|   -0.964|-1746.889|-1746.889|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:14   5190] |        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/12 01:28:14   5190] |  -0.964|   -0.964|-1746.887|-1746.887|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 01:28:14   5190] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1746.754|-1746.754|    62.78%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1746.192|-1746.192|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1745.918|-1745.918|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1745.696|-1745.696|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1745.600|-1745.600|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:28:15   5191] |  -0.964|   -0.964|-1745.572|-1745.572|    62.78%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:15   5191] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:28:16   5192] |  -0.964|   -0.964|-1745.190|-1745.190|    62.78%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:16   5192] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:16   5192] |  -0.964|   -0.964|-1744.896|-1744.896|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:16   5192] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:16   5192] |  -0.964|   -0.964|-1744.763|-1744.763|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:16   5192] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:16   5192] |  -0.964|   -0.964|-1744.623|-1744.623|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:16   5192] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:17   5193] |  -0.964|   -0.964|-1744.165|-1744.165|    62.79%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:28:17   5193] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:28:17   5193] |  -0.964|   -0.964|-1744.143|-1744.143|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:28:17   5193] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 01:28:17   5193] |  -0.964|   -0.964|-1743.541|-1743.541|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:17   5193] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:18   5193] |  -0.964|   -0.964|-1743.536|-1743.536|    62.79%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:18   5193] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:18   5193] |  -0.964|   -0.964|-1743.480|-1743.480|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 01:28:18   5193] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 01:28:18   5194] |  -0.964|   -0.964|-1743.468|-1743.468|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:28:18   5194] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/12 01:28:19   5195] |  -0.964|   -0.964|-1743.339|-1743.339|    62.79%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:19   5195] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:28:19   5195] |  -0.964|   -0.964|-1742.247|-1742.247|    62.79%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:19   5195] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:28:20   5196] |  -0.964|   -0.964|-1742.230|-1742.230|    62.80%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:20   5196] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:28:20   5196] |  -0.964|   -0.964|-1742.228|-1742.228|    62.80%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:20   5196] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:28:20   5196] |  -0.964|   -0.964|-1742.222|-1742.222|    62.80%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:20   5196] |        |         |         |         |          |            |        |          |         | q5_reg_1_/D                                        |
[03/12 01:28:21   5197] |  -0.964|   -0.964|-1741.724|-1741.724|    62.80%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:28:21   5197] |        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
[03/12 01:28:21   5197] |  -0.964|   -0.964|-1741.719|-1741.719|    62.80%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 01:28:21   5197] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 01:28:21   5197] |  -0.964|   -0.964|-1741.719|-1741.719|    62.80%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:21   5197] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:28:21   5197] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:21   5197] 
[03/12 01:28:21   5197] *** Finish Core Optimize Step (cpu=0:01:09 real=0:01:08 mem=1859.1M) ***
[03/12 01:28:21   5197] 
[03/12 01:28:21   5197] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:08 mem=1859.1M) ***
[03/12 01:28:21   5197] ** GigaOpt Optimizer WNS Slack -0.964 TNS Slack -1741.719 Density 62.80
[03/12 01:28:22   5197] *** Starting refinePlace (1:26:38 mem=1859.1M) ***
[03/12 01:28:22   5198] Total net bbox length = 1.262e+06 (5.861e+05 6.759e+05) (ext = 2.068e+04)
[03/12 01:28:22   5198] Starting refinePlace ...
[03/12 01:28:22   5198] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:22   5198] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:22   5198] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1859.1MB) @(1:26:38 - 1:26:38).
[03/12 01:28:22   5198] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:22   5198] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1859.1MB
[03/12 01:28:22   5198] Statistics of distance of Instance movement in refine placement:
[03/12 01:28:22   5198]   maximum (X+Y) =         0.00 um
[03/12 01:28:22   5198]   mean    (X+Y) =         0.00 um
[03/12 01:28:22   5198] Summary Report:
[03/12 01:28:22   5198] Instances move: 0 (out of 59245 movable)
[03/12 01:28:22   5198] Mean displacement: 0.00 um
[03/12 01:28:22   5198] Max displacement: 0.00 um 
[03/12 01:28:22   5198] Total instances moved : 0
[03/12 01:28:22   5198] Total net bbox length = 1.262e+06 (5.861e+05 6.759e+05) (ext = 2.068e+04)
[03/12 01:28:22   5198] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1859.1MB
[03/12 01:28:22   5198] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1859.1MB) @(1:26:38 - 1:26:38).
[03/12 01:28:22   5198] *** Finished refinePlace (1:26:38 mem=1859.1M) ***
[03/12 01:28:22   5198] Finished re-routing un-routed nets (0:00:00.0 1859.1M)
[03/12 01:28:22   5198] 
[03/12 01:28:23   5199] 
[03/12 01:28:23   5199] Density : 0.6280
[03/12 01:28:23   5199] Max route overflow : 0.0000
[03/12 01:28:23   5199] 
[03/12 01:28:23   5199] 
[03/12 01:28:23   5199] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=1859.1M) ***
[03/12 01:28:23   5199] ** GigaOpt Optimizer WNS Slack -0.964 TNS Slack -1741.906 Density 62.80
[03/12 01:28:23   5199] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:28:23   5199] Layer 7 has 931 constrained nets 
[03/12 01:28:23   5199] **** End NDR-Layer Usage Statistics ****
[03/12 01:28:23   5199] 
[03/12 01:28:23   5199] *** Finish pre-CTS Setup Fixing (cpu=0:01:11 real=0:01:11 mem=1859.1M) ***
[03/12 01:28:23   5199] 
[03/12 01:28:23   5199] End: GigaOpt TNS recovery
[03/12 01:28:23   5200] GigaOpt: WNS changes after routing: -0.865 -> -0.964 (bump = 0.099)
[03/12 01:28:23   5200] Begin: GigaOpt postEco optimization
[03/12 01:28:24   5200] Info: 1 clock net  excluded from IPO operation.
[03/12 01:28:24   5200] PhyDesignGrid: maxLocalDensity 1.00
[03/12 01:28:24   5200] #spOpts: N=65 
[03/12 01:28:26   5202] *info: 1 clock net excluded
[03/12 01:28:26   5202] *info: 2 special nets excluded.
[03/12 01:28:26   5202] *info: 179 no-driver nets excluded.
[03/12 01:28:28   5204] ** GigaOpt Optimizer WNS Slack -0.964 TNS Slack -1741.906 Density 62.80
[03/12 01:28:28   5204] Optimizer WNS Pass 0
[03/12 01:28:28   5204] Active Path Group: reg2reg  
[03/12 01:28:28   5204] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:28   5204] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:28:28   5204] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:28   5204] |  -0.964|   -0.964|-1741.906|-1741.906|    62.80%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:28:28   5204] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/12 01:28:40   5216] |  -0.948|   -0.948|-1739.068|-1739.068|    62.80%|   0:00:12.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:40   5216] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:28:47   5224] |  -0.948|   -0.948|-1738.330|-1738.330|    62.80%|   0:00:07.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:47   5224] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:28:48   5224] |  -0.948|   -0.948|-1737.176|-1737.176|    62.80%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:48   5224] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:28:49   5225] |  -0.947|   -0.947|-1738.997|-1738.997|    62.81%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:49   5225] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 01:28:49   5225] |  -0.945|   -0.945|-1738.027|-1738.027|    62.81%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:49   5225] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:28:51   5227] |  -0.945|   -0.945|-1739.930|-1739.930|    62.82%|   0:00:02.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:51   5227] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:28:51   5227] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:51   5227] 
[03/12 01:28:51   5227] *** Finish Core Optimize Step (cpu=0:00:23.5 real=0:00:23.0 mem=1859.1M) ***
[03/12 01:28:51   5228] 
[03/12 01:28:51   5228] *** Finished Optimize Step Cumulative (cpu=0:00:23.6 real=0:00:23.0 mem=1859.1M) ***
[03/12 01:28:51   5228] ** GigaOpt Optimizer WNS Slack -0.945 TNS Slack -1739.930 Density 62.82
[03/12 01:28:52   5228] *** Starting refinePlace (1:27:08 mem=1859.1M) ***
[03/12 01:28:52   5228] Total net bbox length = 1.263e+06 (5.864e+05 6.762e+05) (ext = 2.068e+04)
[03/12 01:28:52   5228] Starting refinePlace ...
[03/12 01:28:52   5228] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:52   5228] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:52   5228] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1859.1MB) @(1:27:09 - 1:27:09).
[03/12 01:28:52   5228] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:28:52   5228] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1859.1MB
[03/12 01:28:52   5228] Statistics of distance of Instance movement in refine placement:
[03/12 01:28:52   5228]   maximum (X+Y) =         0.00 um
[03/12 01:28:52   5228]   mean    (X+Y) =         0.00 um
[03/12 01:28:52   5228] Summary Report:
[03/12 01:28:52   5228] Instances move: 0 (out of 59280 movable)
[03/12 01:28:52   5228] Mean displacement: 0.00 um
[03/12 01:28:52   5228] Max displacement: 0.00 um 
[03/12 01:28:52   5228] Total instances moved : 0
[03/12 01:28:52   5228] Total net bbox length = 1.263e+06 (5.864e+05 6.762e+05) (ext = 2.068e+04)
[03/12 01:28:52   5228] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1859.1MB
[03/12 01:28:52   5228] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1859.1MB) @(1:27:08 - 1:27:09).
[03/12 01:28:52   5228] *** Finished refinePlace (1:27:09 mem=1859.1M) ***
[03/12 01:28:52   5229] Finished re-routing un-routed nets (0:00:00.0 1859.1M)
[03/12 01:28:52   5229] 
[03/12 01:28:53   5229] 
[03/12 01:28:53   5229] Density : 0.6282
[03/12 01:28:53   5229] Max route overflow : 0.0000
[03/12 01:28:53   5229] 
[03/12 01:28:53   5229] 
[03/12 01:28:53   5229] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1859.1M) ***
[03/12 01:28:53   5230] ** GigaOpt Optimizer WNS Slack -0.945 TNS Slack -1739.930 Density 62.82
[03/12 01:28:53   5230] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:28:53   5230] Layer 7 has 935 constrained nets 
[03/12 01:28:53   5230] **** End NDR-Layer Usage Statistics ****
[03/12 01:28:53   5230] 
[03/12 01:28:53   5230] *** Finish pre-CTS Setup Fixing (cpu=0:00:26.3 real=0:00:26.0 mem=1859.1M) ***
[03/12 01:28:53   5230] 
[03/12 01:28:53   5230] End: GigaOpt postEco optimization
[03/12 01:28:53   5230] *** Steiner Routed Nets: 1.649%; Threshold: 100; Threshold for Hold: 100
[03/12 01:28:53   5230] Start to check current routing status for nets...
[03/12 01:28:53   5230] Using hname+ instead name for net compare
[03/12 01:28:53   5230] All nets are already routed correctly.
[03/12 01:28:53   5230] End to check current routing status for nets (mem=1824.8M)
[03/12 01:28:54   5230] Begin: GigaOpt Optimization in post-eco TNS mode
[03/12 01:28:54   5230] Info: 1 clock net  excluded from IPO operation.
[03/12 01:28:54   5230] PhyDesignGrid: maxLocalDensity 1.00
[03/12 01:28:54   5230] #spOpts: N=65 
[03/12 01:28:54   5230] Core basic site is core
[03/12 01:28:54   5230] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 01:28:56   5233] *info: 1 clock net excluded
[03/12 01:28:56   5233] *info: 2 special nets excluded.
[03/12 01:28:56   5233] *info: 179 no-driver nets excluded.
[03/12 01:28:58   5234] ** GigaOpt Optimizer WNS Slack -0.945 TNS Slack -1739.930 Density 62.82
[03/12 01:28:58   5234] Optimizer TNS Opt
[03/12 01:28:58   5234] Active Path Group: reg2reg  
[03/12 01:28:58   5234] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:58   5234] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:28:58   5234] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:28:58   5234] |  -0.945|   -0.945|-1739.930|-1739.930|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:28:58   5234] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:29:02   5238] |  -0.945|   -0.945|-1739.858|-1739.858|    62.82%|   0:00:04.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 01:29:02   5238] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/12 01:29:03   5239] |  -0.945|   -0.945|-1739.858|-1739.858|    62.82%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:29:03   5239] |        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
[03/12 01:29:03   5239] |  -0.945|   -0.945|-1739.858|-1739.858|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 01:29:03   5239] |        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/12 01:29:03   5240] |  -0.945|   -0.945|-1739.792|-1739.792|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 01:29:03   5240] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/12 01:29:03   5240] |  -0.945|   -0.945|-1739.792|-1739.792|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:29:03   5240] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/12 01:29:04   5240] |  -0.945|   -0.945|-1739.792|-1739.792|    62.82%|   0:00:01.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 01:29:04   5240] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 01:29:04   5240] |  -0.945|   -0.945|-1739.792|-1739.792|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:29:04   5240] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 01:29:04   5240] |  -0.945|   -0.945|-1739.792|-1739.792|    62.82%|   0:00:00.0| 1859.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:29:04   5240] |        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/12 01:29:04   5240] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:29:04   5240] 
[03/12 01:29:04   5240] *** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=1859.1M) ***
[03/12 01:29:04   5240] 
[03/12 01:29:04   5240] *** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=1859.1M) ***
[03/12 01:29:04   5240] ** GigaOpt Optimizer WNS Slack -0.945 TNS Slack -1739.792 Density 62.82
[03/12 01:29:04   5240] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:29:04   5240] Layer 7 has 935 constrained nets 
[03/12 01:29:04   5240] **** End NDR-Layer Usage Statistics ****
[03/12 01:29:04   5240] 
[03/12 01:29:04   5240] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.7 real=0:00:07.0 mem=1859.1M) ***
[03/12 01:29:04   5240] 
[03/12 01:29:04   5240] End: GigaOpt Optimization in post-eco TNS mode
[03/12 01:29:04   5241] **optDesign ... cpu = 1:24:07, real = 1:24:00, mem = 1708.1M, totSessionCpu=1:27:21 **
[03/12 01:29:04   5241] ** Profile ** Start :  cpu=0:00:00.0, mem=1708.1M
[03/12 01:29:04   5241] ** Profile ** Other data :  cpu=0:00:00.1, mem=1708.1M
[03/12 01:29:05   5241] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1716.1M
[03/12 01:29:06   5242] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1716.1M
[03/12 01:29:06   5242] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.945  | -0.945  |  0.000  |
|           TNS (ns):| -1739.8 | -1739.8 |  0.000  |
|    Violating Paths:|  2357   |  2357   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.818%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1716.1M
[03/12 01:29:06   5243] Info: 1 clock net  excluded from IPO operation.
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] Begin Power Analysis
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243]     0.00V	    VSS
[03/12 01:29:06   5243]     0.90V	    VDD
[03/12 01:29:06   5243] Begin Processing Timing Library for Power Calculation
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] Begin Processing Timing Library for Power Calculation
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] Begin Processing Power Net/Grid for Power Calculation
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1409.48MB/1409.48MB)
[03/12 01:29:06   5243] 
[03/12 01:29:06   5243] Begin Processing Timing Window Data for Power Calculation
[03/12 01:29:06   5243] 
[03/12 01:29:07   5244] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1409.48MB/1409.48MB)
[03/12 01:29:07   5244] 
[03/12 01:29:07   5244] Begin Processing User Attributes
[03/12 01:29:07   5244] 
[03/12 01:29:07   5244] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1409.48MB/1409.48MB)
[03/12 01:29:07   5244] 
[03/12 01:29:07   5244] Begin Processing Signal Activity
[03/12 01:29:07   5244] 
[03/12 01:29:10   5247] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1412.56MB/1412.56MB)
[03/12 01:29:10   5247] 
[03/12 01:29:10   5247] Begin Power Computation
[03/12 01:29:10   5247] 
[03/12 01:29:10   5247]       ----------------------------------------------------------
[03/12 01:29:10   5247]       # of cell(s) missing both power/leakage table: 0
[03/12 01:29:10   5247]       # of cell(s) missing power table: 1
[03/12 01:29:10   5247]       # of cell(s) missing leakage table: 0
[03/12 01:29:10   5247]       # of MSMV cell(s) missing power_level: 0
[03/12 01:29:10   5247]       ----------------------------------------------------------
[03/12 01:29:10   5247] CellName                                  Missing Table(s)
[03/12 01:29:10   5247] TIEL                                      internal power, 
[03/12 01:29:10   5247] 
[03/12 01:29:10   5247] 
[03/12 01:29:17   5254] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1412.66MB/1412.66MB)
[03/12 01:29:17   5254] 
[03/12 01:29:17   5254] Begin Processing User Attributes
[03/12 01:29:17   5254] 
[03/12 01:29:17   5254] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1412.66MB/1412.66MB)
[03/12 01:29:17   5254] 
[03/12 01:29:17   5254] Ended Power Analysis: (cpu=0:00:11, real=0:00:10, mem(process/total)=1412.66MB/1412.66MB)
[03/12 01:29:17   5254] 
[03/12 01:29:19   5256]   Timing Snapshot: (REF)
[03/12 01:29:19   5256]      Weighted WNS: -0.945
[03/12 01:29:19   5256]       All  PG WNS: -0.945
[03/12 01:29:19   5256]       High PG WNS: -0.945
[03/12 01:29:19   5256]       All  PG TNS: -1739.792
[03/12 01:29:19   5256]       High PG TNS: -1739.792
[03/12 01:29:19   5256]          Tran DRV: 0
[03/12 01:29:19   5256]           Cap DRV: 0
[03/12 01:29:19   5256]        Fanout DRV: 0
[03/12 01:29:19   5256]            Glitch: 0
[03/12 01:29:19   5256]    Category Slack: { [L, -0.945] [H, -0.945] }
[03/12 01:29:19   5256] 
[03/12 01:29:19   5256] Begin: Power Optimization
[03/12 01:29:19   5256] PhyDesignGrid: maxLocalDensity 0.98
[03/12 01:29:19   5256] #spOpts: N=65 mergeVia=F 
[03/12 01:29:22   5258] Reclaim Optimization WNS Slack -0.945  TNS Slack -1739.792 Density 62.82
[03/12 01:29:22   5258] +----------+---------+--------+---------+------------+--------+
[03/12 01:29:22   5258] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 01:29:22   5258] +----------+---------+--------+---------+------------+--------+
[03/12 01:29:22   5258] |    62.82%|        -|  -0.945|-1739.792|   0:00:00.0| 1865.0M|
[03/12 01:29:26   5262] |    62.82%|        0|  -0.945|-1739.792|   0:00:04.0| 1865.0M|
[03/12 01:29:54   5290] |    62.82%|       74|  -0.945|-1739.568|   0:00:28.0| 1865.0M|
[03/12 01:30:41   5338] |    62.75%|      214|  -0.942|-1737.543|   0:00:47.0| 1859.4M|
[03/12 01:30:43   5339] |    62.74%|        6|  -0.942|-1737.543|   0:00:02.0| 1859.4M|
[03/12 01:31:09   5365] |    62.69%|     3932|  -0.941|-1736.107|   0:00:26.0| 1874.4M|
[03/12 01:31:12   5368] |    62.68%|       64|  -0.941|-1735.993|   0:00:03.0| 1874.4M|
[03/12 01:31:12   5368] +----------+---------+--------+---------+------------+--------+
[03/12 01:31:12   5368] Reclaim Optimization End WNS Slack -0.941  TNS Slack -1735.993 Density 62.68
[03/12 01:31:12   5368] 
[03/12 01:31:12   5368] ** Summary: Restruct = 220 Buffer Deletion = 0 Declone = 0 Resize = 4066 **
[03/12 01:31:12   5368] --------------------------------------------------------------
[03/12 01:31:12   5368] |                                   | Total     | Sequential |
[03/12 01:31:12   5368] --------------------------------------------------------------
[03/12 01:31:12   5368] | Num insts resized                 |    3419  |       0    |
[03/12 01:31:12   5368] | Num insts undone                  |      73  |       0    |
[03/12 01:31:12   5368] | Num insts Downsized               |     191  |       0    |
[03/12 01:31:12   5368] | Num insts Samesized               |    3228  |       0    |
[03/12 01:31:12   5368] | Num insts Upsized                 |       0  |       0    |
[03/12 01:31:12   5368] | Num multiple commits+uncommits    |     505  |       -    |
[03/12 01:31:12   5368] --------------------------------------------------------------
[03/12 01:31:12   5368] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:31:12   5368] Layer 7 has 935 constrained nets 
[03/12 01:31:12   5368] **** End NDR-Layer Usage Statistics ****
[03/12 01:31:12   5368] ** Finished Core Power Optimization (cpu = 0:01:52) (real = 0:01:53) **
[03/12 01:31:12   5368] Executing incremental physical updates
[03/12 01:31:12   5368] #spOpts: N=65 mergeVia=F 
[03/12 01:31:12   5368] *** Starting refinePlace (1:29:29 mem=1840.0M) ***
[03/12 01:31:12   5369] Total net bbox length = 1.262e+06 (5.866e+05 6.754e+05) (ext = 2.068e+04)
[03/12 01:31:12   5369] default core: bins with density >  0.75 = 41.5 % ( 599 / 1444 )
[03/12 01:31:12   5369] Density distribution unevenness ratio = 17.839%
[03/12 01:31:12   5369] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1840.0MB) @(1:29:29 - 1:29:29).
[03/12 01:31:12   5369] Starting refinePlace ...
[03/12 01:31:12   5369] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:31:12   5369] default core: bins with density >  0.75 = 41.1 % ( 593 / 1444 )
[03/12 01:31:12   5369] Density distribution unevenness ratio = 17.761%
[03/12 01:31:14   5370]   Spread Effort: high, pre-route mode, useDDP on.
[03/12 01:31:14   5370] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=1840.0MB) @(1:29:29 - 1:29:31).
[03/12 01:31:14   5370] Move report: preRPlace moves 1458 insts, mean move: 0.50 um, max move: 5.00 um
[03/12 01:31:14   5370] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2150): (596.40, 519.40) --> (593.20, 517.60)
[03/12 01:31:14   5370] 	Length: 11 sites, height: 1 rows, site name: core, cell type: XNR2D2
[03/12 01:31:14   5370] wireLenOptFixPriorityInst 0 inst fixed
[03/12 01:31:14   5371] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 01:31:14   5371] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1840.0MB) @(1:29:31 - 1:29:31).
[03/12 01:31:14   5371] Move report: Detail placement moves 1458 insts, mean move: 0.50 um, max move: 5.00 um
[03/12 01:31:14   5371] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2150): (596.40, 519.40) --> (593.20, 517.60)
[03/12 01:31:14   5371] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1840.0MB
[03/12 01:31:14   5371] Statistics of distance of Instance movement in refine placement:
[03/12 01:31:14   5371]   maximum (X+Y) =         5.00 um
[03/12 01:31:14   5371]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2150) with max move: (596.4, 519.4) -> (593.2, 517.6)
[03/12 01:31:14   5371]   mean    (X+Y) =         0.50 um
[03/12 01:31:14   5371] Total instances flipped for legalization: 49
[03/12 01:31:14   5371] Summary Report:
[03/12 01:31:14   5371] Instances move: 1458 (out of 58997 movable)
[03/12 01:31:14   5371] Mean displacement: 0.50 um
[03/12 01:31:14   5371] Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U2150) (596.4, 519.4) -> (593.2, 517.6)
[03/12 01:31:14   5371] 	Length: 11 sites, height: 1 rows, site name: core, cell type: XNR2D2
[03/12 01:31:14   5371] Total instances moved : 1458
[03/12 01:31:14   5371] Total net bbox length = 1.262e+06 (5.869e+05 6.755e+05) (ext = 2.068e+04)
[03/12 01:31:14   5371] Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1840.0MB
[03/12 01:31:14   5371] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:02.0, mem=1840.0MB) @(1:29:29 - 1:29:31).
[03/12 01:31:14   5371] *** Finished refinePlace (1:29:31 mem=1840.0M) ***
[03/12 01:31:16   5373]   Timing Snapshot: (TGT)
[03/12 01:31:16   5373]      Weighted WNS: -0.941
[03/12 01:31:16   5373]       All  PG WNS: -0.941
[03/12 01:31:16   5373]       High PG WNS: -0.941
[03/12 01:31:16   5373]       All  PG TNS: -1735.993
[03/12 01:31:16   5373]       High PG TNS: -1735.993
[03/12 01:31:16   5373]          Tran DRV: 0
[03/12 01:31:16   5373]           Cap DRV: 0
[03/12 01:31:16   5373]        Fanout DRV: 0
[03/12 01:31:16   5373]            Glitch: 0
[03/12 01:31:16   5373]    Category Slack: { [L, -0.941] [H, -0.941] }
[03/12 01:31:16   5373] 
[03/12 01:31:16   5373] Checking setup slack degradation ...
[03/12 01:31:16   5373] 
[03/12 01:31:16   5373] Recovery Manager:
[03/12 01:31:16   5373]   Low  Effort WNS Jump: 0.000 (REF: -0.945, TGT: -0.941, Threshold: 0.010) - Skip
[03/12 01:31:16   5373]   High Effort WNS Jump: 0.000 (REF: -0.945, TGT: -0.941, Threshold: 0.010) - Skip
[03/12 01:31:16   5373]   Low  Effort TNS Jump: 0.000 (REF: -1739.792, TGT: -1735.993, Threshold: 50.000) - Skip
[03/12 01:31:16   5373]   High Effort TNS Jump: 0.000 (REF: -1739.792, TGT: -1735.993, Threshold: 50.000) - Skip
[03/12 01:31:16   5373] 
[03/12 01:31:17   5374] Info: 1 clock net  excluded from IPO operation.
[03/12 01:31:17   5374] PhyDesignGrid: maxLocalDensity 0.98
[03/12 01:31:17   5374] #spOpts: N=65 mergeVia=F 
[03/12 01:31:19   5376] Info: 1 clock net  excluded from IPO operation.
[03/12 01:31:21   5378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:31:21   5378] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 01:31:21   5378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:31:21   5378] |  -0.941|   -0.941|-1735.993|-1735.993|    62.68%|   0:00:00.0| 1874.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 01:31:21   5378] |        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
[03/12 01:31:23   5379] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 01:31:23   5379] 
[03/12 01:31:23   5379] *** Finish pre-CTS Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1874.4M) ***
[03/12 01:31:23   5379] 
[03/12 01:31:23   5379] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:03.0 mem=1874.4M) ***
[03/12 01:31:23   5379] **** Begin NDR-Layer Usage Statistics ****
[03/12 01:31:23   5379] Layer 7 has 935 constrained nets 
[03/12 01:31:23   5379] **** End NDR-Layer Usage Statistics ****
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Power Analysis
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380]     0.00V	    VSS
[03/12 01:31:23   5380]     0.90V	    VDD
[03/12 01:31:23   5380] Begin Processing Timing Library for Power Calculation
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Processing Timing Library for Power Calculation
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Processing Power Net/Grid for Power Calculation
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Processing Timing Window Data for Power Calculation
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Processing User Attributes
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:23   5380] 
[03/12 01:31:23   5380] Begin Processing Signal Activity
[03/12 01:31:23   5380] 
[03/12 01:31:27   5383] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:27   5383] 
[03/12 01:31:27   5383] Begin Power Computation
[03/12 01:31:27   5383] 
[03/12 01:31:27   5383]       ----------------------------------------------------------
[03/12 01:31:27   5383]       # of cell(s) missing both power/leakage table: 0
[03/12 01:31:27   5383]       # of cell(s) missing power table: 1
[03/12 01:31:27   5383]       # of cell(s) missing leakage table: 0
[03/12 01:31:27   5383]       # of MSMV cell(s) missing power_level: 0
[03/12 01:31:27   5383]       ----------------------------------------------------------
[03/12 01:31:27   5383] CellName                                  Missing Table(s)
[03/12 01:31:27   5383] TIEL                                      internal power, 
[03/12 01:31:27   5383] 
[03/12 01:31:27   5383] 
[03/12 01:31:33   5390] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:33   5390] 
[03/12 01:31:33   5390] Begin Processing User Attributes
[03/12 01:31:33   5390] 
[03/12 01:31:33   5390] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:33   5390] 
[03/12 01:31:33   5390] Ended Power Analysis: (cpu=0:00:11, real=0:00:10, mem(process/total)=1509.26MB/1509.26MB)
[03/12 01:31:33   5390] 
[03/12 01:31:34   5391] *** Finished Leakage Power Optimization (cpu=0:02:15, real=0:02:15, mem=1708.52M, totSessionCpu=1:29:52).
[03/12 01:31:35   5391] Extraction called for design 'fullchip' of instances=58997 and nets=63041 using extraction engine 'preRoute' .
[03/12 01:31:35   5391] PreRoute RC Extraction called for design fullchip.
[03/12 01:31:35   5391] RC Extraction called in multi-corner(2) mode.
[03/12 01:31:35   5391] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 01:31:35   5391] RCMode: PreRoute
[03/12 01:31:35   5391]       RC Corner Indexes            0       1   
[03/12 01:31:35   5391] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 01:31:35   5391] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 01:31:35   5391] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 01:31:35   5391] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 01:31:35   5391] Shrink Factor                : 1.00000
[03/12 01:31:35   5391] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/12 01:31:35   5391] Using capacitance table file ...
[03/12 01:31:35   5392] Initializing multi-corner capacitance tables ... 
[03/12 01:31:35   5392] Initializing multi-corner resistance tables ...
[03/12 01:31:35   5392] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1687.363M)
[03/12 01:31:35   5392] doiPBLastSyncSlave
[03/12 01:31:35   5392] #################################################################################
[03/12 01:31:35   5392] # Design Stage: PreRoute
[03/12 01:31:35   5392] # Design Name: fullchip
[03/12 01:31:35   5392] # Design Mode: 65nm
[03/12 01:31:35   5392] # Analysis Mode: MMMC Non-OCV 
[03/12 01:31:35   5392] # Parasitics Mode: No SPEF/RCDB
[03/12 01:31:35   5392] # Signoff Settings: SI Off 
[03/12 01:31:35   5392] #################################################################################
[03/12 01:31:37   5394] AAE_INFO: 1 threads acquired from CTE.
[03/12 01:31:37   5394] Calculate delays in BcWc mode...
[03/12 01:31:38   5395] Topological Sorting (CPU = 0:00:00.1, MEM = 1700.4M, InitMEM = 1691.4M)
[03/12 01:31:45   5402] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/12 01:31:45   5402] End delay calculation. (MEM=1793.83 CPU=0:00:07.1 REAL=0:00:07.0)
[03/12 01:31:45   5402] *** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 1793.8M) ***
[03/12 01:31:46   5403] 
[03/12 01:31:46   5403] Begin Power Analysis
[03/12 01:31:46   5403] 
[03/12 01:31:46   5403]     0.00V	    VSS
[03/12 01:31:46   5403]     0.90V	    VDD
[03/12 01:31:46   5403] Begin Processing Timing Library for Power Calculation
[03/12 01:31:46   5403] 
[03/12 01:31:47   5403] Begin Processing Timing Library for Power Calculation
[03/12 01:31:47   5403] 
[03/12 01:31:47   5403] 
[03/12 01:31:47   5403] 
[03/12 01:31:47   5403] Begin Processing Power Net/Grid for Power Calculation
[03/12 01:31:47   5403] 
[03/12 01:31:47   5403] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1460.92MB/1460.92MB)
[03/12 01:31:47   5403] 
[03/12 01:31:47   5403] Begin Processing Timing Window Data for Power Calculation
[03/12 01:31:47   5403] 
[03/12 01:31:47   5404] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1460.92MB/1460.92MB)
[03/12 01:31:47   5404] 
[03/12 01:31:47   5404] Begin Processing User Attributes
[03/12 01:31:47   5404] 
[03/12 01:31:47   5404] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1460.92MB/1460.92MB)
[03/12 01:31:47   5404] 
[03/12 01:31:47   5404] Begin Processing Signal Activity
[03/12 01:31:47   5404] 
[03/12 01:31:50   5407] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1462.91MB/1462.91MB)
[03/12 01:31:50   5407] 
[03/12 01:31:50   5407] Begin Power Computation
[03/12 01:31:50   5407] 
[03/12 01:31:50   5407]       ----------------------------------------------------------
[03/12 01:31:50   5407]       # of cell(s) missing both power/leakage table: 0
[03/12 01:31:50   5407]       # of cell(s) missing power table: 1
[03/12 01:31:50   5407]       # of cell(s) missing leakage table: 0
[03/12 01:31:50   5407]       # of MSMV cell(s) missing power_level: 0
[03/12 01:31:50   5407]       ----------------------------------------------------------
[03/12 01:31:50   5407] CellName                                  Missing Table(s)
[03/12 01:31:50   5407] TIEL                                      internal power, 
[03/12 01:31:50   5407] 
[03/12 01:31:50   5407] 
[03/12 01:31:56   5413] Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1462.91MB/1462.91MB)
[03/12 01:31:56   5413] 
[03/12 01:31:56   5413] Begin Processing User Attributes
[03/12 01:31:56   5413] 
[03/12 01:31:56   5413] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1462.91MB/1462.91MB)
[03/12 01:31:56   5413] 
[03/12 01:31:56   5413] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1462.91MB/1462.91MB)
[03/12 01:31:56   5413] 
[03/12 01:31:57   5414] <optDesign CMD> Restore Using all VT Cells
[03/12 01:31:57   5414] Reported timing to dir ./timingReports
[03/12 01:31:57   5414] **optDesign ... cpu = 1:27:01, real = 1:26:53, mem = 1717.5M, totSessionCpu=1:30:15 **
[03/12 01:31:57   5414] ** Profile ** Start :  cpu=0:00:00.0, mem=1717.5M
[03/12 01:31:58   5415] ** Profile ** Other data :  cpu=0:00:00.2, mem=1717.5M
[03/12 01:31:58   5415] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1725.5M
[03/12 01:32:00   5416] ** Profile ** Total reports :  cpu=0:00:01.5, mem=1711.5M
[03/12 01:32:01   5418] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1711.5M
[03/12 01:32:01   5418] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.941  | -0.941  |  0.000  |
|           TNS (ns):| -1735.7 | -1735.7 |  0.000  |
|    Violating Paths:|  2353   |  2353   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.685%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1711.5M
[03/12 01:32:01   5418] **optDesign ... cpu = 1:27:04, real = 1:26:57, mem = 1709.5M, totSessionCpu=1:30:18 **
[03/12 01:32:01   5418] *** Finished optDesign ***
[03/12 01:32:01   5418] 
[03/12 01:32:01   5418] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  1:27:43 real=  1:27:35)
[03/12 01:32:01   5418] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[03/12 01:32:01   5418] 	OPT_RUNTIME:            reclaim (count = 11): (cpu=  0:03:25 real=  0:03:24)
[03/12 01:32:01   5418] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:06:36 real=  0:06:36)
[03/12 01:32:01   5418] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:05:46 real=  0:05:46)
[03/12 01:32:01   5418] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:11:58 real=  0:11:57)
[03/12 01:32:01   5418] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:12:00 real=  0:11:59)
[03/12 01:32:01   5418] 	OPT_RUNTIME:          phyUpdate (count = 16): (cpu=  0:01:35 real=  0:01:31)
[03/12 01:32:01   5418] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:53:02 real=  0:52:59)
[03/12 01:32:01   5418] 	OPT_RUNTIME:             wnsOpt (count = 11): (cpu=  0:51:37 real=  0:51:36)
[03/12 01:32:01   5418] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:04:05 real=  0:04:03)
[03/12 01:32:01   5418] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:02:31 real=  0:02:30)
[03/12 01:32:01   5418] Info: pop threads available for lower-level modules during optimization.
[03/12 01:32:01   5418]  *** Writing scheduling file: 'scheduling_file.cts.25747' ***
[03/12 01:32:01   5418] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/12 01:32:01   5418] **place_opt_design ... cpu = 1:29:02, real = 1:28:55, mem = 1644.6M **
[03/12 01:32:01   5418] *** Finished GigaPlace ***
[03/12 01:32:01   5418] 
[03/12 01:32:01   5418] *** Summary of all messages that are not suppressed in this session:
[03/12 01:32:01   5418] Severity  ID               Count  Summary                                  
[03/12 01:32:01   5418] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/12 01:32:01   5418] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/12 01:32:01   5418] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/12 01:32:01   5418] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/12 01:32:01   5418] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/12 01:32:01   5418] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/12 01:32:01   5418] *** Message Summary: 10 warning(s), 0 error(s)
[03/12 01:32:01   5418] 
[03/12 01:32:01   5418] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/12 01:32:01   5418] #spOpts: N=65 
[03/12 01:32:01   5418] Core basic site is core
[03/12 01:32:01   5418]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/12 01:32:01   5418] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 01:32:02   5419] *INFO: Adding fillers to top-module.
[03/12 01:32:02   5419] *INFO:   Added 6460 filler insts (cell DCAP32 / prefix FILLER).
[03/12 01:32:02   5419] *INFO:   Added 4051 filler insts (cell DCAP16 / prefix FILLER).
[03/12 01:32:02   5419] *INFO:   Added 7119 filler insts (cell DCAP8 / prefix FILLER).
[03/12 01:32:02   5419] *INFO:   Added 9804 filler insts (cell DCAP4 / prefix FILLER).
[03/12 01:32:02   5419] *INFO:   Added 29976 filler insts (cell DCAP / prefix FILLER).
[03/12 01:32:02   5419] *INFO: Total 57410 filler insts added - prefix FILLER (CPU: 0:00:01.1).
[03/12 01:32:02   5419] For 57410 new insts, 57410 new pwr-pin connections were made to global net 'VDD'.
[03/12 01:32:02   5419] 57410 new gnd-pin connections were made to global net 'VSS'.
[03/12 01:32:02   5419] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/12 01:32:02   5419] For 116407 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/12 01:32:02   5419] 0 new gnd-pin connection was made to global net 'VSS'.
[03/12 01:32:02   5419] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/12 01:32:02   5419] <CMD> saveDesign placement.enc
[03/12 01:32:02   5419] Writing Netlist "placement.enc.dat/fullchip.v.gz" ...
[03/12 01:32:02   5419] Saving AAE Data ...
[03/12 01:32:03   5420] Saving scheduling_file.cts.25747 in placement.enc.dat/scheduling_file.cts
[03/12 01:32:03   5420] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/12 01:32:03   5420] Saving mode setting ...
[03/12 01:32:03   5420] Saving global file ...
[03/12 01:32:03   5420] Saving floorplan file ...
[03/12 01:32:04   5420] Saving Drc markers ...
[03/12 01:32:04   5420] ... No Drc file written since there is no markers found.
[03/12 01:32:04   5420] Saving placement file ...
[03/12 01:32:04   5421] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1644.6M) ***
[03/12 01:32:04   5421] Saving route file ...
[03/12 01:32:06   5422] *** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=1644.6M) ***
[03/12 01:32:06   5422] Saving DEF file ...
[03/12 01:32:06   5422] Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
[03/12 01:32:06   5422] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 01:32:06   5422] 
[03/12 01:32:06   5422] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 01:32:06   5422] 
[03/12 01:32:06   5422] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/12 01:32:08   5423] Generated self-contained design placement.enc.dat
[03/12 01:32:08   5423] 
[03/12 01:32:08   5423] *** Summary of all messages that are not suppressed in this session:
[03/12 01:32:08   5423] Severity  ID               Count  Summary                                  
[03/12 01:32:08   5423] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/12 01:32:08   5423] ERROR     IMPOAX-142           2  %s                                       
[03/12 01:32:08   5423] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 01:32:08   5423] 
[03/12 10:10:45  11785] <CMD> set_ccopt_property -update_io_latency false
[03/12 10:10:45  11785] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi24/public/DESIGNdata/constraints/fullchip.ccopt
[03/12 10:10:45  11785] Creating clock tree spec for modes (timing configs): CON
[03/12 10:10:45  11785] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/12 10:10:47  11787] Analyzing clock structure... 
[03/12 10:10:47  11788] Analyzing clock structure done.
[03/12 10:10:48  11788] **ERROR: (IMPSYUTIL-96):	Cannot open (for write) Ccopt Clock Tree Specification Script file: '/home/linux/ieng6/ee260bwi24/public/DESIGNdata/constraints/fullchip.ccopt'. The reason is: Permission denied
[03/12 10:10:48  11788] Type 'man IMPSYUTIL-96' for more detail.
[03/12 10:10:48  11788] 
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/12 10:11:48  11800] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/12 10:11:48  11800] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/12 10:11:48  11800] <CMD> routeDesign
[03/12 10:11:48  11800] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.57 (MB), peak = 1606.16 (MB)
[03/12 10:11:48  11800] #**INFO: setDesignMode -flowEffort standard
[03/12 10:11:48  11800] #**INFO: multi-cut via swapping  will be performed after routing.
[03/12 10:11:48  11800] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/12 10:11:48  11800] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/12 10:11:48  11800] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/12 10:11:48  11800] #spOpts: N=65 
[03/12 10:11:48  11800] Core basic site is core
[03/12 10:11:48  11800] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 10:11:48  11800] Begin checking placement ... (start mem=1643.5M, init mem=1643.5M)
[03/12 10:11:48  11801] *info: Placed = 116407        
[03/12 10:11:48  11801] *info: Unplaced = 0           
[03/12 10:11:48  11801] Placement Density:98.83%(450438/455760)
[03/12 10:11:48  11801] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1643.5M)
[03/12 10:11:48  11801] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/12 10:11:48  11801] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/12 10:11:48  11801] 
[03/12 10:11:48  11801] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/12 10:11:48  11801] *** Changed status on (0) nets in Clock.
[03/12 10:11:48  11801] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1643.5M) ***
[03/12 10:11:48  11801] 
[03/12 10:11:48  11801] globalDetailRoute
[03/12 10:11:48  11801] 
[03/12 10:11:48  11801] #setNanoRouteMode -drouteAutoStop true
[03/12 10:11:48  11801] #setNanoRouteMode -drouteFixAntenna true
[03/12 10:11:48  11801] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/12 10:11:48  11801] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/12 10:11:48  11801] #setNanoRouteMode -routeSelectedNetOnly false
[03/12 10:11:48  11801] #setNanoRouteMode -routeWithSiDriven true
[03/12 10:11:48  11801] #setNanoRouteMode -routeWithTimingDriven true
[03/12 10:11:48  11801] #Start globalDetailRoute on Tue Mar 12 10:11:48 2024
[03/12 10:11:48  11801] #
[03/12 10:11:49  11801] #Generating timing data, please wait...
[03/12 10:11:49  11801] #62862 total nets, 0 already routed, 0 will ignore in trialRoute
[03/12 10:11:49  11801] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/12 10:11:52  11804] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:11:52  11805] #Dump tif for version 2.1
[03/12 10:12:03  11815] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/12 10:12:03  11815] End delay calculation. (MEM=1785.83 CPU=0:00:07.5 REAL=0:00:08.0)
[03/12 10:12:09  11821] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/12 10:12:09  11821] #Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1456.37 (MB), peak = 1606.16 (MB)
[03/12 10:12:09  11821] #Done generating timing data.
[03/12 10:12:10  11823] ### Net info: total nets: 63041
[03/12 10:12:10  11823] ### Net info: dirty nets: 2
[03/12 10:12:10  11823] ### Net info: marked as disconnected nets: 0
[03/12 10:12:10  11823] ### Net info: fully routed nets: 0
[03/12 10:12:10  11823] ### Net info: trivial (single pin) nets: 0
[03/12 10:12:10  11823] ### Net info: unrouted nets: 63041
[03/12 10:12:10  11823] ### Net info: re-extraction nets: 0
[03/12 10:12:10  11823] ### Net info: ignored nets: 0
[03/12 10:12:10  11823] ### Net info: skip routing nets: 0
[03/12 10:12:11  11823] #Start reading timing information from file .timing_file_25747.tif.gz ...
[03/12 10:12:11  11824] #Read in timing information for 331 ports, 58997 instances from timing file .timing_file_25747.tif.gz.
[03/12 10:12:11  11824] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/12 10:12:11  11824] #Start routing data preparation.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/12 10:12:11  11824] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/12 10:12:11  11824] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/12 10:12:11  11824] #Minimum voltage of a net in the design = 0.000.
[03/12 10:12:11  11824] #Maximum voltage of a net in the design = 1.100.
[03/12 10:12:11  11824] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 10:12:11  11824] #Voltage range [0.900 - 1.100] has 1 net.
[03/12 10:12:11  11824] #Voltage range [0.000 - 1.100] has 63039 nets.
[03/12 10:12:37  11849] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/12 10:12:37  11849] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:12:37  11849] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:12:37  11849] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:12:37  11849] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:12:37  11849] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:12:37  11849] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:12:37  11849] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:12:39  11851] #886/62862 = 1% of signal nets have been set as priority nets
[03/12 10:12:39  11851] #Regenerating Ggrids automatically.
[03/12 10:12:39  11851] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/12 10:12:39  11851] #Using automatically generated G-grids.
[03/12 10:12:39  11851] #Done routing data preparation.
[03/12 10:12:39  11851] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1391.98 (MB), peak = 1606.16 (MB)
[03/12 10:12:39  11851] #Merging special wires...
[03/12 10:12:39  11851] #Number of eco nets is 0
[03/12 10:12:39  11851] #
[03/12 10:12:39  11851] #Start data preparation...
[03/12 10:12:39  11851] #
[03/12 10:12:39  11851] #Data preparation is done on Tue Mar 12 10:12:39 2024
[03/12 10:12:39  11851] #
[03/12 10:12:39  11851] #Analyzing routing resource...
[03/12 10:12:40  11852] #Routing resource analysis is done on Tue Mar 12 10:12:40 2024
[03/12 10:12:40  11852] #
[03/12 10:12:40  11852] #  Resource Analysis:
[03/12 10:12:40  11852] #
[03/12 10:12:40  11852] #               Routing  #Avail      #Track     #Total     %Gcell
[03/12 10:12:40  11852] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/12 10:12:40  11852] #  --------------------------------------------------------------
[03/12 10:12:40  11852] #  Metal 1        H        3394          80       53824    94.48%
[03/12 10:12:40  11852] #  Metal 2        V        3392          84       53824     0.43%
[03/12 10:12:40  11852] #  Metal 3        H        3474           0       53824     0.00%
[03/12 10:12:40  11852] #  Metal 4        V        3412          64       53824     0.00%
[03/12 10:12:40  11852] #  Metal 5        H        3474           0       53824     0.00%
[03/12 10:12:40  11852] #  Metal 6        V        3476           0       53824     0.00%
[03/12 10:12:40  11852] #  Metal 7        H         868           0       53824     0.00%
[03/12 10:12:40  11852] #  Metal 8        V         869           0       53824     0.00%
[03/12 10:12:40  11852] #  --------------------------------------------------------------
[03/12 10:12:40  11852] #  Total                  22360       0.82%  430592    11.86%
[03/12 10:12:40  11852] #
[03/12 10:12:40  11852] #
[03/12 10:12:40  11852] #
[03/12 10:12:40  11853] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1398.67 (MB), peak = 1606.16 (MB)
[03/12 10:12:40  11853] #
[03/12 10:12:40  11853] #start global routing iteration 1...
[03/12 10:12:42  11854] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1406.41 (MB), peak = 1606.16 (MB)
[03/12 10:12:42  11854] #
[03/12 10:12:42  11854] #start global routing iteration 2...
[03/12 10:12:45  11858] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1439.75 (MB), peak = 1606.16 (MB)
[03/12 10:12:45  11858] #
[03/12 10:12:45  11858] #start global routing iteration 3...
[03/12 10:12:46  11859] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1442.48 (MB), peak = 1606.16 (MB)
[03/12 10:12:46  11859] #
[03/12 10:12:46  11859] #start global routing iteration 4...
[03/12 10:13:02  11874] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1497.87 (MB), peak = 1606.16 (MB)
[03/12 10:13:02  11874] #
[03/12 10:13:02  11874] #
[03/12 10:13:02  11874] #Total number of trivial nets (e.g. < 2 pins) = 179 (skipped).
[03/12 10:13:02  11874] #Total number of routable nets = 62862.
[03/12 10:13:02  11874] #Total number of nets in the design = 63041.
[03/12 10:13:02  11874] #
[03/12 10:13:02  11874] #62862 routable nets have only global wires.
[03/12 10:13:02  11874] #974 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 10:13:02  11874] #
[03/12 10:13:02  11874] #Routed nets constraints summary:
[03/12 10:13:02  11874] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #        Rules   Misc Constraints   Unconstrained  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #      Default                974           61888  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #        Total                974           61888  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #
[03/12 10:13:02  11874] #Routing constraints summary of the whole design:
[03/12 10:13:02  11874] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #        Rules   Misc Constraints   Unconstrained  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #      Default                974           61888  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #        Total                974           61888  
[03/12 10:13:02  11874] #------------------------------------------------
[03/12 10:13:02  11874] #
[03/12 10:13:02  11875] #
[03/12 10:13:02  11875] #  Congestion Analysis: (blocked Gcells are excluded)
[03/12 10:13:02  11875] #
[03/12 10:13:02  11875] #                 OverCon       OverCon       OverCon       OverCon          
[03/12 10:13:02  11875] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/12 10:13:02  11875] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[03/12 10:13:02  11875] #  --------------------------------------------------------------------------
[03/12 10:13:02  11875] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #   Metal 2    151(0.28%)     55(0.10%)     20(0.04%)      4(0.01%)   (0.43%)
[03/12 10:13:02  11875] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #   Metal 4      3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
[03/12 10:13:02  11875] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/12 10:13:02  11875] #  --------------------------------------------------------------------------
[03/12 10:13:02  11875] #     Total    154(0.04%)     55(0.01%)     20(0.01%)      4(0.00%)   (0.06%)
[03/12 10:13:02  11875] #
[03/12 10:13:02  11875] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[03/12 10:13:02  11875] #  Overflow after GR: 0.00% H + 0.11% V
[03/12 10:13:02  11875] #
[03/12 10:13:03  11875] #Complete Global Routing.
[03/12 10:13:03  11875] #Total wire length = 1447430 um.
[03/12 10:13:03  11875] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M1 = 429 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M2 = 445308 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M3 = 469285 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M4 = 251271 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M5 = 109318 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M6 = 3596 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M7 = 89037 um.
[03/12 10:13:03  11875] #Total wire length on LAYER M8 = 79185 um.
[03/12 10:13:03  11875] #Total number of vias = 397014
[03/12 10:13:03  11875] #Up-Via Summary (total 397014):
[03/12 10:13:03  11875] #           
[03/12 10:13:03  11875] #-----------------------
[03/12 10:13:03  11875] #  Metal 1       203205
[03/12 10:13:03  11875] #  Metal 2       128859
[03/12 10:13:03  11875] #  Metal 3        23062
[03/12 10:13:03  11875] #  Metal 4        13426
[03/12 10:13:03  11875] #  Metal 5         9649
[03/12 10:13:03  11875] #  Metal 6         9524
[03/12 10:13:03  11875] #  Metal 7         9289
[03/12 10:13:03  11875] #-----------------------
[03/12 10:13:03  11875] #                397014 
[03/12 10:13:03  11875] #
[03/12 10:13:03  11875] #Max overcon = 7 tracks.
[03/12 10:13:03  11875] #Total overcon = 0.06%.
[03/12 10:13:03  11875] #Worst layer Gcell overcon rate = 0.01%.
[03/12 10:13:03  11875] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1497.95 (MB), peak = 1606.16 (MB)
[03/12 10:13:03  11875] #
[03/12 10:13:03  11875] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.69 (MB), peak = 1606.16 (MB)
[03/12 10:13:03  11875] #Start Track Assignment.
[03/12 10:13:10  11882] #Done with 91034 horizontal wires in 2 hboxes and 103517 vertical wires in 2 hboxes.
[03/12 10:13:17  11890] #Done with 19097 horizontal wires in 2 hboxes and 20542 vertical wires in 2 hboxes.
[03/12 10:13:18  11890] #Complete Track Assignment.
[03/12 10:13:18  11890] #Total wire length = 1511985 um.
[03/12 10:13:18  11890] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M1 = 46351 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M2 = 444725 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M3 = 484572 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M4 = 252647 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M5 = 110316 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M6 = 3650 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M7 = 89947 um.
[03/12 10:13:18  11890] #Total wire length on LAYER M8 = 79778 um.
[03/12 10:13:18  11890] #Total number of vias = 397014
[03/12 10:13:18  11890] #Up-Via Summary (total 397014):
[03/12 10:13:18  11890] #           
[03/12 10:13:18  11890] #-----------------------
[03/12 10:13:18  11890] #  Metal 1       203205
[03/12 10:13:18  11890] #  Metal 2       128859
[03/12 10:13:18  11890] #  Metal 3        23062
[03/12 10:13:18  11890] #  Metal 4        13426
[03/12 10:13:18  11890] #  Metal 5         9649
[03/12 10:13:18  11890] #  Metal 6         9524
[03/12 10:13:18  11890] #  Metal 7         9289
[03/12 10:13:18  11890] #-----------------------
[03/12 10:13:18  11890] #                397014 
[03/12 10:13:18  11890] #
[03/12 10:13:18  11890] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1459.49 (MB), peak = 1606.16 (MB)
[03/12 10:13:18  11890] #
[03/12 10:13:18  11890] #Cpu time = 00:01:06
[03/12 10:13:18  11890] #Elapsed time = 00:01:06
[03/12 10:13:18  11890] #Increased memory = 95.24 (MB)
[03/12 10:13:18  11890] #Total memory = 1459.53 (MB)
[03/12 10:13:18  11890] #Peak memory = 1606.16 (MB)
[03/12 10:13:19  11892] #routeSiEffort set to medium
[03/12 10:13:19  11892] #
[03/12 10:13:19  11892] #Start Detail Routing..
[03/12 10:13:19  11892] #start initial detail routing ...
[03/12 10:23:46  12519] #    number of violations = 38
[03/12 10:23:46  12519] #
[03/12 10:23:46  12519] #    By Layer and Type :
[03/12 10:23:46  12519] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
[03/12 10:23:46  12519] #	M1            0        8        4        1        1        0       14
[03/12 10:23:46  12519] #	M2            4        3       15        0        0        0       22
[03/12 10:23:46  12519] #	M3            0        0        0        0        0        0        0
[03/12 10:23:46  12519] #	M4            0        0        0        0        0        0        0
[03/12 10:23:46  12519] #	M5            0        0        0        0        0        2        2
[03/12 10:23:46  12519] #	Totals        4       11       19        1        1        2       38
[03/12 10:23:46  12519] #cpu time = 00:10:28, elapsed time = 00:10:27, memory = 1518.28 (MB), peak = 1606.16 (MB)
[03/12 10:23:46  12519] #start 1st optimization iteration ...
[03/12 10:23:50  12522] #    number of violations = 5
[03/12 10:23:50  12522] #
[03/12 10:23:50  12522] #    By Layer and Type :
[03/12 10:23:50  12522] #	         MetSpc    Short   Totals
[03/12 10:23:50  12522] #	M1            1        0        1
[03/12 10:23:50  12522] #	M2            1        3        4
[03/12 10:23:50  12522] #	Totals        2        3        5
[03/12 10:23:50  12522] #    number of process antenna violations = 9
[03/12 10:23:50  12522] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1482.21 (MB), peak = 1606.16 (MB)
[03/12 10:23:50  12522] #start 2nd optimization iteration ...
[03/12 10:23:50  12523] #    number of violations = 0
[03/12 10:23:50  12523] #    number of process antenna violations = 9
[03/12 10:23:50  12523] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1475.70 (MB), peak = 1606.16 (MB)
[03/12 10:23:50  12523] #start 3rd optimization iteration ...
[03/12 10:23:51  12524] #    number of violations = 0
[03/12 10:23:51  12524] #    number of process antenna violations = 9
[03/12 10:23:51  12524] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1470.10 (MB), peak = 1606.16 (MB)
[03/12 10:23:51  12524] #start 4th optimization iteration ...
[03/12 10:23:51  12524] #    number of violations = 0
[03/12 10:23:51  12524] #    number of process antenna violations = 1
[03/12 10:23:51  12524] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.10 (MB), peak = 1606.16 (MB)
[03/12 10:23:51  12524] #start 5th optimization iteration ...
[03/12 10:23:52  12524] #    number of violations = 0
[03/12 10:23:52  12524] #    number of process antenna violations = 1
[03/12 10:23:52  12524] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1470.10 (MB), peak = 1606.16 (MB)
[03/12 10:23:52  12524] #start 6th optimization iteration ...
[03/12 10:23:52  12525] #    number of violations = 0
[03/12 10:23:52  12525] #    number of process antenna violations = 1
[03/12 10:23:52  12525] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.33 (MB), peak = 1606.16 (MB)
[03/12 10:23:52  12525] #start 7th optimization iteration ...
[03/12 10:23:52  12525] #    number of violations = 0
[03/12 10:23:52  12525] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1461.50 (MB), peak = 1606.16 (MB)
[03/12 10:23:52  12525] #Complete Detail Routing.
[03/12 10:23:52  12525] #Total wire length = 1535614 um.
[03/12 10:23:52  12525] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M2 = 428613 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M3 = 493925 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M4 = 339379 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M5 = 117877 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M6 = 9948 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M7 = 75457 um.
[03/12 10:23:52  12525] #Total wire length on LAYER M8 = 68196 um.
[03/12 10:23:52  12525] #Total number of vias = 443053
[03/12 10:23:52  12525] #Total number of multi-cut vias = 6480 (  1.5%)
[03/12 10:23:52  12525] #Total number of single cut vias = 436573 ( 98.5%)
[03/12 10:23:52  12525] #Up-Via Summary (total 443053):
[03/12 10:23:52  12525] #                   single-cut          multi-cut      Total
[03/12 10:23:52  12525] #-----------------------------------------------------------
[03/12 10:23:52  12525] #  Metal 1      209128 ( 98.8%)      2501 (  1.2%)     211629
[03/12 10:23:52  12525] #  Metal 2      169710 (100.0%)         0 (  0.0%)     169710
[03/12 10:23:52  12525] #  Metal 3       36478 (100.0%)         0 (  0.0%)      36478
[03/12 10:23:52  12525] #  Metal 4       10395 (100.0%)         0 (  0.0%)      10395
[03/12 10:23:52  12525] #  Metal 5        1332 ( 25.1%)      3979 ( 74.9%)       5311
[03/12 10:23:52  12525] #  Metal 6        4935 (100.0%)         0 (  0.0%)       4935
[03/12 10:23:52  12525] #  Metal 7        4595 (100.0%)         0 (  0.0%)       4595
[03/12 10:23:52  12525] #-----------------------------------------------------------
[03/12 10:23:52  12525] #               436573 ( 98.5%)      6480 (  1.5%)     443053 
[03/12 10:23:52  12525] #
[03/12 10:23:52  12525] #Total number of DRC violations = 0
[03/12 10:23:52  12525] #Cpu time = 00:10:35
[03/12 10:23:52  12525] #Elapsed time = 00:10:35
[03/12 10:23:52  12525] #Increased memory = -4.77 (MB)
[03/12 10:23:52  12525] #Total memory = 1454.76 (MB)
[03/12 10:23:52  12525] #Peak memory = 1606.16 (MB)
[03/12 10:23:53  12525] #
[03/12 10:23:53  12525] #start routing for process antenna violation fix ...
[03/12 10:23:54  12526] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1456.53 (MB), peak = 1606.16 (MB)
[03/12 10:23:54  12526] #
[03/12 10:23:54  12527] #Total wire length = 1535614 um.
[03/12 10:23:54  12527] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M2 = 428613 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M3 = 493925 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M4 = 339379 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M5 = 117877 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M6 = 9948 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M7 = 75457 um.
[03/12 10:23:54  12527] #Total wire length on LAYER M8 = 68196 um.
[03/12 10:23:54  12527] #Total number of vias = 443053
[03/12 10:23:54  12527] #Total number of multi-cut vias = 6480 (  1.5%)
[03/12 10:23:54  12527] #Total number of single cut vias = 436573 ( 98.5%)
[03/12 10:23:54  12527] #Up-Via Summary (total 443053):
[03/12 10:23:54  12527] #                   single-cut          multi-cut      Total
[03/12 10:23:54  12527] #-----------------------------------------------------------
[03/12 10:23:54  12527] #  Metal 1      209128 ( 98.8%)      2501 (  1.2%)     211629
[03/12 10:23:54  12527] #  Metal 2      169710 (100.0%)         0 (  0.0%)     169710
[03/12 10:23:54  12527] #  Metal 3       36478 (100.0%)         0 (  0.0%)      36478
[03/12 10:23:54  12527] #  Metal 4       10395 (100.0%)         0 (  0.0%)      10395
[03/12 10:23:54  12527] #  Metal 5        1332 ( 25.1%)      3979 ( 74.9%)       5311
[03/12 10:23:54  12527] #  Metal 6        4935 (100.0%)         0 (  0.0%)       4935
[03/12 10:23:54  12527] #  Metal 7        4595 (100.0%)         0 (  0.0%)       4595
[03/12 10:23:54  12527] #-----------------------------------------------------------
[03/12 10:23:54  12527] #               436573 ( 98.5%)      6480 (  1.5%)     443053 
[03/12 10:23:54  12527] #
[03/12 10:23:54  12527] #Total number of DRC violations = 0
[03/12 10:23:54  12527] #Total number of net violated process antenna rule = 1
[03/12 10:23:54  12527] #
[03/12 10:23:54  12527] #
[03/12 10:23:54  12527] #start delete and reroute for process antenna violation fix ...
[03/12 10:24:01  12533] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1459.67 (MB), peak = 1606.16 (MB)
[03/12 10:24:01  12533] #Total wire length = 1535614 um.
[03/12 10:24:01  12533] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M2 = 428613 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M3 = 493925 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M4 = 339379 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M5 = 117877 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M6 = 9948 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M7 = 75457 um.
[03/12 10:24:01  12533] #Total wire length on LAYER M8 = 68196 um.
[03/12 10:24:01  12533] #Total number of vias = 443053
[03/12 10:24:01  12533] #Total number of multi-cut vias = 6480 (  1.5%)
[03/12 10:24:01  12533] #Total number of single cut vias = 436573 ( 98.5%)
[03/12 10:24:01  12533] #Up-Via Summary (total 443053):
[03/12 10:24:01  12533] #                   single-cut          multi-cut      Total
[03/12 10:24:01  12533] #-----------------------------------------------------------
[03/12 10:24:01  12533] #  Metal 1      209128 ( 98.8%)      2501 (  1.2%)     211629
[03/12 10:24:01  12533] #  Metal 2      169710 (100.0%)         0 (  0.0%)     169710
[03/12 10:24:01  12533] #  Metal 3       36478 (100.0%)         0 (  0.0%)      36478
[03/12 10:24:01  12533] #  Metal 4       10395 (100.0%)         0 (  0.0%)      10395
[03/12 10:24:01  12533] #  Metal 5        1332 ( 25.1%)      3979 ( 74.9%)       5311
[03/12 10:24:01  12533] #  Metal 6        4935 (100.0%)         0 (  0.0%)       4935
[03/12 10:24:01  12533] #  Metal 7        4595 (100.0%)         0 (  0.0%)       4595
[03/12 10:24:01  12533] #-----------------------------------------------------------
[03/12 10:24:01  12533] #               436573 ( 98.5%)      6480 (  1.5%)     443053 
[03/12 10:24:01  12533] #
[03/12 10:24:01  12533] #Total number of DRC violations = 0
[03/12 10:24:01  12533] #Total number of net violated process antenna rule = 1
[03/12 10:24:01  12533] #
[03/12 10:24:04  12537] #
[03/12 10:24:04  12537] #Start Post Route wire spreading..
[03/12 10:24:04  12537] #
[03/12 10:24:04  12537] #Start data preparation for wire spreading...
[03/12 10:24:04  12537] #
[03/12 10:24:04  12537] #Data preparation is done on Tue Mar 12 10:24:04 2024
[03/12 10:24:04  12537] #
[03/12 10:24:04  12537] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1458.72 (MB), peak = 1606.16 (MB)
[03/12 10:24:04  12537] #
[03/12 10:24:04  12537] #Start Post Route Wire Spread.
[03/12 10:24:11  12544] #Done with 18102 horizontal wires in 4 hboxes and 17276 vertical wires in 4 hboxes.
[03/12 10:24:11  12544] #Complete Post Route Wire Spread.
[03/12 10:24:11  12544] #
[03/12 10:24:11  12544] #Total wire length = 1551911 um.
[03/12 10:24:11  12544] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M2 = 432045 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M3 = 500804 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M4 = 342910 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M5 = 118344 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M6 = 9959 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M7 = 76454 um.
[03/12 10:24:11  12544] #Total wire length on LAYER M8 = 69175 um.
[03/12 10:24:11  12544] #Total number of vias = 443053
[03/12 10:24:11  12544] #Total number of multi-cut vias = 6480 (  1.5%)
[03/12 10:24:11  12544] #Total number of single cut vias = 436573 ( 98.5%)
[03/12 10:24:11  12544] #Up-Via Summary (total 443053):
[03/12 10:24:11  12544] #                   single-cut          multi-cut      Total
[03/12 10:24:11  12544] #-----------------------------------------------------------
[03/12 10:24:11  12544] #  Metal 1      209128 ( 98.8%)      2501 (  1.2%)     211629
[03/12 10:24:11  12544] #  Metal 2      169710 (100.0%)         0 (  0.0%)     169710
[03/12 10:24:11  12544] #  Metal 3       36478 (100.0%)         0 (  0.0%)      36478
[03/12 10:24:11  12544] #  Metal 4       10395 (100.0%)         0 (  0.0%)      10395
[03/12 10:24:11  12544] #  Metal 5        1332 ( 25.1%)      3979 ( 74.9%)       5311
[03/12 10:24:11  12544] #  Metal 6        4935 (100.0%)         0 (  0.0%)       4935
[03/12 10:24:11  12544] #  Metal 7        4595 (100.0%)         0 (  0.0%)       4595
[03/12 10:24:11  12544] #-----------------------------------------------------------
[03/12 10:24:11  12544] #               436573 ( 98.5%)      6480 (  1.5%)     443053 
[03/12 10:24:11  12544] #
[03/12 10:24:11  12544] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1550.94 (MB), peak = 1606.16 (MB)
[03/12 10:24:11  12544] #
[03/12 10:24:11  12544] #Post Route wire spread is done.
[03/12 10:24:12  12544] #Total wire length = 1551911 um.
[03/12 10:24:12  12544] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M2 = 432045 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M3 = 500804 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M4 = 342910 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M5 = 118344 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M6 = 9959 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M7 = 76454 um.
[03/12 10:24:12  12544] #Total wire length on LAYER M8 = 69175 um.
[03/12 10:24:12  12544] #Total number of vias = 443053
[03/12 10:24:12  12544] #Total number of multi-cut vias = 6480 (  1.5%)
[03/12 10:24:12  12544] #Total number of single cut vias = 436573 ( 98.5%)
[03/12 10:24:12  12544] #Up-Via Summary (total 443053):
[03/12 10:24:12  12544] #                   single-cut          multi-cut      Total
[03/12 10:24:12  12544] #-----------------------------------------------------------
[03/12 10:24:12  12544] #  Metal 1      209128 ( 98.8%)      2501 (  1.2%)     211629
[03/12 10:24:12  12544] #  Metal 2      169710 (100.0%)         0 (  0.0%)     169710
[03/12 10:24:12  12544] #  Metal 3       36478 (100.0%)         0 (  0.0%)      36478
[03/12 10:24:12  12544] #  Metal 4       10395 (100.0%)         0 (  0.0%)      10395
[03/12 10:24:12  12544] #  Metal 5        1332 ( 25.1%)      3979 ( 74.9%)       5311
[03/12 10:24:12  12544] #  Metal 6        4935 (100.0%)         0 (  0.0%)       4935
[03/12 10:24:12  12544] #  Metal 7        4595 (100.0%)         0 (  0.0%)       4595
[03/12 10:24:12  12544] #-----------------------------------------------------------
[03/12 10:24:12  12544] #               436573 ( 98.5%)      6480 (  1.5%)     443053 
[03/12 10:24:12  12544] #
[03/12 10:24:13  12546] #
[03/12 10:24:13  12546] #Start DRC checking..
[03/12 10:24:53  12586] #    number of violations = 0
[03/12 10:24:53  12586] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1527.52 (MB), peak = 1606.16 (MB)
[03/12 10:24:53  12586] #CELL_VIEW fullchip,init has 0 DRC violations
[03/12 10:24:53  12586] #Total number of DRC violations = 0
[03/12 10:24:53  12586] #Total number of process antenna violations = 1
[03/12 10:24:56  12589] #
[03/12 10:24:56  12589] #Start Post Route via swapping..
[03/12 10:26:04  12657] #    number of violations = 0
[03/12 10:26:04  12657] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1494.19 (MB), peak = 1606.16 (MB)
[03/12 10:26:20  12673] #    number of violations = 0
[03/12 10:26:20  12673] #cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1493.95 (MB), peak = 1606.16 (MB)
[03/12 10:26:20  12673] #CELL_VIEW fullchip,init has 0 DRC violations
[03/12 10:26:20  12673] #Total number of DRC violations = 0
[03/12 10:26:20  12673] #Total number of process antenna violations = 146
[03/12 10:26:20  12673] #Post Route via swapping is done.
[03/12 10:26:21  12673] #Total wire length = 1551911 um.
[03/12 10:26:21  12673] #Total half perimeter of net bounding box = 1345672 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M1 = 2220 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M2 = 432045 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M3 = 500804 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M4 = 342910 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M5 = 118344 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M6 = 9959 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M7 = 76454 um.
[03/12 10:26:21  12673] #Total wire length on LAYER M8 = 69175 um.
[03/12 10:26:21  12673] #Total number of vias = 443053
[03/12 10:26:21  12673] #Total number of multi-cut vias = 299975 ( 67.7%)
[03/12 10:26:21  12673] #Total number of single cut vias = 143078 ( 32.3%)
[03/12 10:26:21  12673] #Up-Via Summary (total 443053):
[03/12 10:26:21  12673] #                   single-cut          multi-cut      Total
[03/12 10:26:21  12673] #-----------------------------------------------------------
[03/12 10:26:21  12673] #  Metal 1      139914 ( 66.1%)     71715 ( 33.9%)     211629
[03/12 10:26:21  12673] #  Metal 2        1563 (  0.9%)    168147 ( 99.1%)     169710
[03/12 10:26:21  12673] #  Metal 3         422 (  1.2%)     36056 ( 98.8%)      36478
[03/12 10:26:21  12673] #  Metal 4         333 (  3.2%)     10062 ( 96.8%)      10395
[03/12 10:26:21  12673] #  Metal 5          73 (  1.4%)      5238 ( 98.6%)       5311
[03/12 10:26:21  12673] #  Metal 6         357 (  7.2%)      4578 ( 92.8%)       4935
[03/12 10:26:21  12673] #  Metal 7         416 (  9.1%)      4179 ( 90.9%)       4595
[03/12 10:26:21  12673] #-----------------------------------------------------------
[03/12 10:26:21  12673] #               143078 ( 32.3%)    299975 ( 67.7%)     443053 
[03/12 10:26:21  12673] #
[03/12 10:26:21  12673] #detailRoute Statistics:
[03/12 10:26:21  12673] #Cpu time = 00:13:03
[03/12 10:26:21  12673] #Elapsed time = 00:13:03
[03/12 10:26:21  12673] #Increased memory = 32.69 (MB)
[03/12 10:26:21  12673] #Total memory = 1492.22 (MB)
[03/12 10:26:21  12673] #Peak memory = 1606.16 (MB)
[03/12 10:26:22  12675] #
[03/12 10:26:22  12675] #globalDetailRoute statistics:
[03/12 10:26:22  12675] #Cpu time = 00:14:34
[03/12 10:26:22  12675] #Elapsed time = 00:14:34
[03/12 10:26:22  12675] #Increased memory = -33.95 (MB)
[03/12 10:26:22  12675] #Total memory = 1384.46 (MB)
[03/12 10:26:22  12675] #Peak memory = 1606.16 (MB)
[03/12 10:26:22  12675] #Number of warnings = 28
[03/12 10:26:22  12675] #Total number of warnings = 28
[03/12 10:26:22  12675] #Number of fails = 0
[03/12 10:26:22  12675] #Total number of fails = 0
[03/12 10:26:22  12675] #Complete globalDetailRoute on Tue Mar 12 10:26:22 2024
[03/12 10:26:22  12675] #
[03/12 10:26:22  12675] #routeDesign: cpu time = 00:14:35, elapsed time = 00:14:34, memory = 1384.47 (MB), peak = 1606.16 (MB)
[03/12 10:26:22  12675] 
[03/12 10:26:22  12675] *** Summary of all messages that are not suppressed in this session:
[03/12 10:26:22  12675] Severity  ID               Count  Summary                                  
[03/12 10:26:22  12675] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/12 10:26:22  12675] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/12 10:26:22  12675] *** Message Summary: 2 warning(s), 0 error(s)
[03/12 10:26:22  12675] 
[03/12 10:26:22  12675] <CMD> setExtractRCMode -engine postRoute
[03/12 10:26:22  12675] <CMD> extractRC
[03/12 10:26:22  12675] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:26:22  12675] Extraction called for design 'fullchip' of instances=116407 and nets=63041 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:26:22  12675] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:26:22  12675] RC Extraction called in multi-corner(2) mode.
[03/12 10:26:22  12675] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:26:22  12675] Process corner(s) are loaded.
[03/12 10:26:22  12675]  Corner: Cmax
[03/12 10:26:22  12675]  Corner: Cmin
[03/12 10:26:22  12675] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d  -extended
[03/12 10:26:22  12675] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:26:22  12675]       RC Corner Indexes            0       1   
[03/12 10:26:22  12675] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:26:22  12675] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:26:22  12675] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:22  12675] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:22  12675] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:22  12675] Shrink Factor                : 1.00000
[03/12 10:26:23  12676] Initializing multi-corner capacitance tables ... 
[03/12 10:26:23  12676] Initializing multi-corner resistance tables ...
[03/12 10:26:24  12677] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1759.9M)
[03/12 10:26:24  12677] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:26:25  12678] Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 1831.9M)
[03/12 10:26:25  12678] Extracted 20.0002% (CPU Time= 0:00:02.4  MEM= 1831.9M)
[03/12 10:26:26  12679] Extracted 30.0002% (CPU Time= 0:00:03.2  MEM= 1831.9M)
[03/12 10:26:27  12680] Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 1835.9M)
[03/12 10:26:28  12681] Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 1835.9M)
[03/12 10:26:29  12682] Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 1835.9M)
[03/12 10:26:30  12683] Extracted 70.0002% (CPU Time= 0:00:06.8  MEM= 1835.9M)
[03/12 10:26:30  12683] Extracted 80.0002% (CPU Time= 0:00:07.4  MEM= 1835.9M)
[03/12 10:26:31  12684] Extracted 90.0002% (CPU Time= 0:00:08.6  MEM= 1835.9M)
[03/12 10:26:34  12687] Extracted 100% (CPU Time= 0:00:11.1  MEM= 1840.0M)
[03/12 10:26:34  12687] Number of Extracted Resistors     : 1185425
[03/12 10:26:34  12687] Number of Extracted Ground Cap.   : 1175239
[03/12 10:26:34  12687] Number of Extracted Coupling Cap. : 2073180
[03/12 10:26:34  12687] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:26:34  12687] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:26:34  12687]  Corner: Cmax
[03/12 10:26:34  12687]  Corner: Cmin
[03/12 10:26:34  12687] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1825.9M)
[03/12 10:26:34  12687] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:26:35  12688] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62862 times net's RC data read were performed.
[03/12 10:26:35  12688] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1825.930M)
[03/12 10:26:35  12688] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:26:35  12688] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1825.930M)
[03/12 10:26:35  12688] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.7  Real Time: 0:00:13.0  MEM: 1825.930M)
[03/12 10:26:35  12688] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/12 10:26:35  12688] <CMD> optDesign -postRoute -setup -hold
[03/12 10:26:35  12688] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 10:26:35  12688] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/12 10:26:35  12688] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 10:26:35  12688] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 10:26:35  12688] -setupDynamicPowerViewAsDefaultView false
[03/12 10:26:35  12688]                                            # bool, default=false, private
[03/12 10:26:35  12688] #spOpts: N=65 
[03/12 10:26:35  12689] Core basic site is core
[03/12 10:26:35  12689] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 10:26:37  12690] #spOpts: N=65 mergeVia=F 
[03/12 10:26:37  12690] Switching SI Aware to true by default in postroute mode   
[03/12 10:26:37  12690] GigaOpt running with 1 threads.
[03/12 10:26:37  12690] Info: 1 threads available for lower-level modules during optimization.
[03/12 10:26:37  12690] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 10:26:37  12690] 	Cell FILL1_LL, site bcore.
[03/12 10:26:37  12690] 	Cell FILL_NW_HH, site bcore.
[03/12 10:26:37  12690] 	Cell FILL_NW_LL, site bcore.
[03/12 10:26:37  12690] 	Cell GFILL, site gacore.
[03/12 10:26:37  12690] 	Cell GFILL10, site gacore.
[03/12 10:26:37  12690] 	Cell GFILL2, site gacore.
[03/12 10:26:37  12690] 	Cell GFILL3, site gacore.
[03/12 10:26:37  12690] 	Cell GFILL4, site gacore.
[03/12 10:26:37  12690] 	Cell LVLLHCD1, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHCD2, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHCD4, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHCD8, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHD1, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHD2, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHD4, site bcore.
[03/12 10:26:37  12690] 	Cell LVLLHD8, site bcore.
[03/12 10:26:37  12690] .
[03/12 10:26:37  12691] Initializing multi-corner capacitance tables ... 
[03/12 10:26:37  12691] Initializing multi-corner resistance tables ...
[03/12 10:26:38  12691] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/12 10:26:38  12691] Type 'man IMPOPT-7077' for more detail.
[03/12 10:26:39  12692] Effort level <high> specified for reg2reg path_group
[03/12 10:26:40  12693] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1810.2M, totSessionCpu=3:31:33 **
[03/12 10:26:40  12693] #Created 847 library cell signatures
[03/12 10:26:40  12693] #Created 63041 NETS and 0 SPECIALNETS signatures
[03/12 10:26:40  12693] #Created 116408 instance signatures
[03/12 10:26:40  12693] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.48 (MB), peak = 1606.16 (MB)
[03/12 10:26:40  12694] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1434.48 (MB), peak = 1606.16 (MB)
[03/12 10:26:40  12694] #spOpts: N=65 
[03/12 10:26:40  12694] Begin checking placement ... (start mem=1810.2M, init mem=1810.2M)
[03/12 10:26:41  12694] *info: Placed = 116407        
[03/12 10:26:41  12694] *info: Unplaced = 0           
[03/12 10:26:41  12694] Placement Density:98.83%(450438/455760)
[03/12 10:26:41  12694] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1810.2M)
[03/12 10:26:41  12694]  Initial DC engine is -> aae
[03/12 10:26:41  12694]  
[03/12 10:26:41  12694]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/12 10:26:41  12694]  
[03/12 10:26:41  12694]  
[03/12 10:26:41  12694]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/12 10:26:41  12694]  
[03/12 10:26:41  12694] Reset EOS DB
[03/12 10:26:41  12694] Ignoring AAE DB Resetting ...
[03/12 10:26:41  12694]  Set Options for AAE Based Opt flow 
[03/12 10:26:41  12694] *** optDesign -postRoute ***
[03/12 10:26:41  12694] DRC Margin: user margin 0.0; extra margin 0
[03/12 10:26:41  12694] Setup Target Slack: user slack 0
[03/12 10:26:41  12694] Hold Target Slack: user slack 0
[03/12 10:26:41  12694] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 10:26:41  12694] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 10:26:41  12694] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 10:26:41  12694] -setupDynamicPowerViewAsDefaultView false
[03/12 10:26:41  12694]                                            # bool, default=false, private
[03/12 10:26:41  12695] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/12 10:26:41  12695] Type 'man IMPOPT-3195' for more detail.
[03/12 10:26:41  12695] Include MVT Delays for Hold Opt
[03/12 10:26:41  12695] ** INFO : this run is activating 'postRoute' automaton
[03/12 10:26:41  12695] 
[03/12 10:26:41  12695] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 10:26:41  12695] 
[03/12 10:26:41  12695] Type 'man IMPOPT-3663' for more detail.
[03/12 10:26:42  12695] 
[03/12 10:26:42  12695] Power view               = WC_VIEW
[03/12 10:26:42  12695] Number of VT partitions  = 2
[03/12 10:26:42  12695] Standard cells in design = 811
[03/12 10:26:42  12695] Instances in design      = 58997
[03/12 10:26:42  12695] 
[03/12 10:26:42  12695] Instance distribution across the VT partitions:
[03/12 10:26:42  12695] 
[03/12 10:26:42  12695]  LVT : inst = 28127 (47.7%), cells = 335 (41%)
[03/12 10:26:42  12695]    Lib tcbn65gpluswc        : inst = 28127 (47.7%)
[03/12 10:26:42  12695] 
[03/12 10:26:42  12695]  HVT : inst = 30846 (52.3%), cells = 457 (56%)
[03/12 10:26:42  12695]    Lib tcbn65gpluswc        : inst = 30846 (52.3%)
[03/12 10:26:42  12695] 
[03/12 10:26:42  12695] Reporting took 0 sec
[03/12 10:26:42  12695] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:26:42  12695] Extraction called for design 'fullchip' of instances=116407 and nets=63041 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:26:42  12695] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:26:42  12695] RC Extraction called in multi-corner(2) mode.
[03/12 10:26:42  12695] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:26:42  12695] Process corner(s) are loaded.
[03/12 10:26:42  12695]  Corner: Cmax
[03/12 10:26:42  12695]  Corner: Cmin
[03/12 10:26:42  12695] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:26:42  12695] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:26:42  12695]       RC Corner Indexes            0       1   
[03/12 10:26:42  12695] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:26:42  12695] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:26:42  12695] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:42  12695] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:42  12695] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:26:42  12695] Shrink Factor                : 1.00000
[03/12 10:26:43  12696] Initializing multi-corner capacitance tables ... 
[03/12 10:26:43  12696] Initializing multi-corner resistance tables ...
[03/12 10:26:44  12697] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1783.6M)
[03/12 10:26:44  12697] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:26:45  12698] Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 1839.7M)
[03/12 10:26:45  12699] Extracted 20.0002% (CPU Time= 0:00:02.6  MEM= 1839.7M)
[03/12 10:26:46  12699] Extracted 30.0002% (CPU Time= 0:00:03.2  MEM= 1839.7M)
[03/12 10:26:47  12700] Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 1843.7M)
[03/12 10:26:48  12702] Extracted 50.0003% (CPU Time= 0:00:05.6  MEM= 1843.7M)
[03/12 10:26:49  12702] Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 1843.7M)
[03/12 10:26:49  12703] Extracted 70.0002% (CPU Time= 0:00:06.8  MEM= 1843.7M)
[03/12 10:26:50  12704] Extracted 80.0002% (CPU Time= 0:00:07.5  MEM= 1843.7M)
[03/12 10:26:51  12705] Extracted 90.0002% (CPU Time= 0:00:08.6  MEM= 1843.7M)
[03/12 10:26:54  12707] Extracted 100% (CPU Time= 0:00:11.1  MEM= 1847.7M)
[03/12 10:26:54  12708] Number of Extracted Resistors     : 1185425
[03/12 10:26:54  12708] Number of Extracted Ground Cap.   : 1175239
[03/12 10:26:54  12708] Number of Extracted Coupling Cap. : 2073180
[03/12 10:26:54  12708] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:26:54  12708] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:26:54  12708]  Corner: Cmax
[03/12 10:26:54  12708]  Corner: Cmin
[03/12 10:26:54  12708] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1825.7M)
[03/12 10:26:54  12708] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:26:55  12709] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62862 times net's RC data read were performed.
[03/12 10:26:55  12709] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1825.688M)
[03/12 10:26:55  12709] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:26:55  12709] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1825.688M)
[03/12 10:26:55  12709] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.8  Real Time: 0:00:13.0  MEM: 1825.688M)
[03/12 10:26:55  12709] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:26:55  12709] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1825.7M)
[03/12 10:26:55  12709] Initializing multi-corner capacitance tables ... 
[03/12 10:26:55  12709] Initializing multi-corner resistance tables ...
[03/12 10:26:59  12713] **INFO: Starting Blocking QThread with 1 CPU
[03/12 10:26:59  12713]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/12 10:26:59  12713] #################################################################################
[03/12 10:26:59  12713] # Design Stage: PostRoute
[03/12 10:26:59  12713] # Design Name: fullchip
[03/12 10:26:59  12713] # Design Mode: 65nm
[03/12 10:26:59  12713] # Analysis Mode: MMMC OCV 
[03/12 10:26:59  12713] # Parasitics Mode: SPEF/RCDB
[03/12 10:26:59  12713] # Signoff Settings: SI Off 
[03/12 10:26:59  12713] #################################################################################
[03/12 10:26:59  12713] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:26:59  12713] Calculate late delays in OCV mode...
[03/12 10:26:59  12713] Calculate early delays in OCV mode...
[03/12 10:26:59  12713] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/12 10:26:59  12713] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/12 10:26:59  12713] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/12 10:26:59  12713] End delay calculation. (MEM=0 CPU=0:00:08.4 REAL=0:00:08.0)
[03/12 10:26:59  12713] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 0.0M) ***
[03/12 10:26:59  12713] *** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:13.3 mem=0.0M)
[03/12 10:26:59  12713] Done building cte hold timing graph (HoldAware) cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:00:13.3 mem=0.0M ***
[03/12 10:27:14  12727]  
_______________________________________________________________________
[03/12 10:27:14  12727] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:27:14  12727] Begin IPO call back ...
[03/12 10:27:14  12727] End IPO call back ...
[03/12 10:27:14  12727] #################################################################################
[03/12 10:27:14  12727] # Design Stage: PostRoute
[03/12 10:27:14  12727] # Design Name: fullchip
[03/12 10:27:14  12727] # Design Mode: 65nm
[03/12 10:27:14  12727] # Analysis Mode: MMMC OCV 
[03/12 10:27:14  12727] # Parasitics Mode: SPEF/RCDB
[03/12 10:27:14  12727] # Signoff Settings: SI On 
[03/12 10:27:14  12727] #################################################################################
[03/12 10:27:15  12727] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:27:15  12727] Setting infinite Tws ...
[03/12 10:27:15  12728] First Iteration Infinite Tw... 
[03/12 10:27:15  12728] Calculate early delays in OCV mode...
[03/12 10:27:15  12728] Calculate late delays in OCV mode...
[03/12 10:27:15  12728] Topological Sorting (CPU = 0:00:00.2, MEM = 1909.5M, InitMEM = 1909.5M)
[03/12 10:27:32  12745] AAE_INFO-618: Total number of nets in the design is 63041,  99.7 percent of the nets selected for SI analysis
[03/12 10:27:32  12745] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/12 10:27:32  12745] End delay calculation. (MEM=1983.91 CPU=0:00:16.7 REAL=0:00:16.0)
[03/12 10:27:32  12745] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:27:32  12745] *** CDM Built up (cpu=0:00:18.5  real=0:00:18.0  mem= 1983.9M) ***
[03/12 10:27:34  12747] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1983.9M)
[03/12 10:27:34  12747] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:27:34  12747] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1983.9M)
[03/12 10:27:34  12747] 
[03/12 10:27:34  12747] Executing IPO callback for view pruning ..
[03/12 10:27:35  12747] Starting SI iteration 2
[03/12 10:27:35  12748] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:27:35  12748] Calculate early delays in OCV mode...
[03/12 10:27:35  12748] Calculate late delays in OCV mode...
[03/12 10:27:40  12753] AAE_INFO-618: Total number of nets in the design is 63041,  7.6 percent of the nets selected for SI analysis
[03/12 10:27:40  12753] End delay calculation. (MEM=1959.96 CPU=0:00:04.8 REAL=0:00:05.0)
[03/12 10:27:40  12753] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1960.0M) ***
[03/12 10:27:42  12755] *** Done Building Timing Graph (cpu=0:00:28.2 real=0:00:28.0 totSessionCpu=3:32:35 mem=1960.0M)
[03/12 10:27:42  12755] ** Profile ** Start :  cpu=0:00:00.0, mem=1960.0M
[03/12 10:27:42  12755] ** Profile ** Other data :  cpu=0:00:00.2, mem=1960.0M
[03/12 10:27:43  12756] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1960.0M
[03/12 10:27:44  12756] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1960.0M
[03/12 10:27:44  12756] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.914  | -0.914  | -0.010  |
|           TNS (ns):| -1674.2 | -1674.2 | -0.010  |
|    Violating Paths:|  2329   |  2328   |    1    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.685%
       (98.832% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1835.4M, totSessionCpu=3:32:37 **
[03/12 10:27:44  12756] Setting latch borrow mode to budget during optimization.
[03/12 10:27:47  12759] Glitch fixing enabled
[03/12 10:27:47  12759] Leakage Power Opt: re-selecting buf/inv list 
[03/12 10:27:47  12760] Summary for sequential cells idenfication: 
[03/12 10:27:47  12760] Identified SBFF number: 199
[03/12 10:27:47  12760] Identified MBFF number: 0
[03/12 10:27:47  12760] Not identified SBFF number: 0
[03/12 10:27:47  12760] Not identified MBFF number: 0
[03/12 10:27:47  12760] Number of sequential cells which are not FFs: 104
[03/12 10:27:47  12760] 
[03/12 10:27:47  12760] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:27:47  12760] optDesignOneStep: Leakage Power Flow
[03/12 10:27:47  12760] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:27:47  12760] **INFO: Start fixing DRV (Mem = 1902.13M) ...
[03/12 10:27:47  12760] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/12 10:27:47  12760] **INFO: Start fixing DRV iteration 1 ...
[03/12 10:27:47  12760] Begin: GigaOpt DRV Optimization
[03/12 10:27:47  12760] Glitch fixing enabled
[03/12 10:27:47  12760] Info: 1 clock net  excluded from IPO operation.
[03/12 10:27:47  12760] Summary for sequential cells idenfication: 
[03/12 10:27:47  12760] Identified SBFF number: 199
[03/12 10:27:47  12760] Identified MBFF number: 0
[03/12 10:27:47  12760] Not identified SBFF number: 0
[03/12 10:27:47  12760] Not identified MBFF number: 0
[03/12 10:27:47  12760] Number of sequential cells which are not FFs: 104
[03/12 10:27:47  12760] 
[03/12 10:27:47  12760] DRV pessimism of 5.00% is used.
[03/12 10:27:47  12760] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:27:47  12760] #spOpts: N=65 mergeVia=F 
[03/12 10:27:52  12765] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:27:52  12765] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/12 10:27:52  12765] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:27:52  12765] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 10:27:52  12765] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:27:52  12765] DEBUG: @coeDRVCandCache::init.
[03/12 10:27:52  12765] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 10:27:53  12765] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.83  |            |           |
[03/12 10:27:53  12766] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 10:27:53  12766] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.83  |   0:00:00.0|    2150.1M|
[03/12 10:27:53  12766] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:27:53  12766] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:27:53  12766] Layer 7 has 935 constrained nets 
[03/12 10:27:53  12766] **** End NDR-Layer Usage Statistics ****
[03/12 10:27:53  12766] 
[03/12 10:27:53  12766] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2150.1M) ***
[03/12 10:27:53  12766] 
[03/12 10:27:53  12766] Begin: glitch net info
[03/12 10:27:53  12766] glitch slack range: number of glitch nets
[03/12 10:27:53  12766] glitch slack < -0.32 : 0
[03/12 10:27:53  12766] -0.32 < glitch slack < -0.28 : 0
[03/12 10:27:53  12766] -0.28 < glitch slack < -0.24 : 0
[03/12 10:27:53  12766] -0.24 < glitch slack < -0.2 : 0
[03/12 10:27:53  12766] -0.2 < glitch slack < -0.16 : 0
[03/12 10:27:53  12766] -0.16 < glitch slack < -0.12 : 0
[03/12 10:27:53  12766] -0.12 < glitch slack < -0.08 : 0
[03/12 10:27:53  12766] -0.08 < glitch slack < -0.04 : 0
[03/12 10:27:53  12766] -0.04 < glitch slack : 0
[03/12 10:27:53  12766] End: glitch net info
[03/12 10:27:53  12766] DEBUG: @coeDRVCandCache::cleanup.
[03/12 10:27:53  12766] drv optimizer changes nothing and skips refinePlace
[03/12 10:27:53  12766] End: GigaOpt DRV Optimization
[03/12 10:27:53  12766] **optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 2008.8M, totSessionCpu=3:32:47 **
[03/12 10:27:53  12766] *info:
[03/12 10:27:53  12766] **INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2008.82M).
[03/12 10:27:53  12766] Leakage Power Opt: resetting the buf/inv selection
[03/12 10:27:53  12766] ** Profile ** Start :  cpu=0:00:00.0, mem=2008.8M
[03/12 10:27:54  12767] ** Profile ** Other data :  cpu=0:00:00.2, mem=2008.8M
[03/12 10:27:54  12767] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2018.8M
[03/12 10:27:55  12768] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2018.8M
[03/12 10:27:55  12768] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=2008.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.914  | -0.914  | -0.010  |
|           TNS (ns):| -1674.2 | -1674.2 | -0.010  |
|    Violating Paths:|  2329   |  2328   |    1    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.685%
       (98.832% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2018.8M
[03/12 10:27:55  12768] **optDesign ... cpu = 0:01:15, real = 0:01:15, mem = 2008.8M, totSessionCpu=3:32:49 **
[03/12 10:27:56  12769]   Timing Snapshot: (REF)
[03/12 10:27:56  12769]      Weighted WNS: 0.000
[03/12 10:27:56  12769]       All  PG WNS: 0.000
[03/12 10:27:56  12769]       High PG WNS: 0.000
[03/12 10:27:56  12769]       All  PG TNS: 0.000
[03/12 10:27:56  12769]       High PG TNS: 0.000
[03/12 10:27:56  12769]          Tran DRV: 0
[03/12 10:27:56  12769]           Cap DRV: 0
[03/12 10:27:56  12769]        Fanout DRV: 0
[03/12 10:27:56  12769]            Glitch: 0
[03/12 10:27:56  12769] *** Timing NOT met, worst failing slack is -0.914
[03/12 10:27:56  12769] *** Check timing (0:00:00.0)
[03/12 10:27:56  12769] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:27:56  12769] optDesignOneStep: Leakage Power Flow
[03/12 10:27:56  12769] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:27:56  12769] Begin: GigaOpt Optimization in WNS mode
[03/12 10:27:56  12769] Info: 1 clock net  excluded from IPO operation.
[03/12 10:27:56  12769] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:27:56  12770] #spOpts: N=65 mergeVia=F 
[03/12 10:28:00  12773] *info: 1 clock net excluded
[03/12 10:28:00  12773] *info: 2 special nets excluded.
[03/12 10:28:00  12773] *info: 179 no-driver nets excluded.
[03/12 10:28:03  12776] ** GigaOpt Optimizer WNS Slack -0.914 TNS Slack -1674.168 Density 98.83
[03/12 10:28:03  12776] Optimizer WNS Pass 0
[03/12 10:28:03  12776] Active Path Group: reg2reg  
[03/12 10:28:03  12776] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:03  12776] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:03  12776] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:03  12776] |  -0.914|   -0.914|-1674.159|-1674.168|    98.83%|   0:00:00.0| 2095.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:03  12776] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:05  12778] |  -0.910|   -0.910|-1672.411|-1672.421|    98.83%|   0:00:02.0| 2106.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:05  12778] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:05  12778] |  -0.910|   -0.910|-1671.085|-1671.095|    98.83%|   0:00:00.0| 2107.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:05  12778] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:05  12778] |  -0.910|   -0.910|-1671.028|-1671.037|    98.83%|   0:00:00.0| 2107.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:05  12778] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:06  12780] |  -0.910|   -0.910|-1670.886|-1670.896|    98.83%|   0:00:01.0| 2112.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:06  12780] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:07  12780] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:07  12780] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:07  12780] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:07  12780] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:07  12780] |  -0.910|   -0.910|-1670.888|-1670.897|    98.82%|   0:00:01.0| 2113.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:07  12780] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:07  12780] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:07  12780] 
[03/12 10:28:07  12780] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=2113.5M) ***
[03/12 10:28:07  12780] Active Path Group: default 
[03/12 10:28:08  12781] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:08  12781] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:08  12781] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:08  12781] |  -0.009|   -0.910|  -0.009|-1670.897|    98.82%|   0:00:01.0| 2113.5M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_123_/D           |
[03/12 10:28:08  12781] |   0.000|   -0.910|   0.000|-1670.888|    98.82%|   0:00:00.0| 2113.5M|   WC_VIEW|       NA| NA                                                 |
[03/12 10:28:08  12781] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:08  12781] 
[03/12 10:28:08  12781] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2113.5M) ***
[03/12 10:28:08  12781] 
[03/12 10:28:08  12781] *** Finished Optimize Step Cumulative (cpu=0:00:04.7 real=0:00:05.0 mem=2113.5M) ***
[03/12 10:28:08  12781] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1670.888 Density 98.82
[03/12 10:28:08  12781] Update Timing Windows (Threshold 0.014) ...
[03/12 10:28:08  12781] Re Calculate Delays on 2 Nets
[03/12 10:28:08  12781] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:28:08  12781] Layer 7 has 935 constrained nets 
[03/12 10:28:08  12781] **** End NDR-Layer Usage Statistics ****
[03/12 10:28:08  12781] 
[03/12 10:28:08  12781] *** Finish Post Route Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=2113.5M) ***
[03/12 10:28:08  12781] #spOpts: N=65 
[03/12 10:28:08  12781] *** Starting refinePlace (3:33:02 mem=2094.4M) ***
[03/12 10:28:08  12781] Total net bbox length = 1.262e+06 (5.869e+05 6.755e+05) (ext = 2.068e+04)
[03/12 10:28:08  12781] Starting refinePlace ...
[03/12 10:28:08  12782] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:28:08  12782] Density distribution unevenness ratio = 0.367%
[03/12 10:28:09  12782]   Spread Effort: high, post-route mode, useDDP on.
[03/12 10:28:09  12782] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2094.4MB) @(3:33:02 - 3:33:02).
[03/12 10:28:09  12782] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:09  12782] wireLenOptFixPriorityInst 0 inst fixed
[03/12 10:28:09  12782] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:09  12782] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2094.4MB) @(3:33:02 - 3:33:03).
[03/12 10:28:09  12782] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:09  12782] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2094.4MB
[03/12 10:28:09  12782] Statistics of distance of Instance movement in refine placement:
[03/12 10:28:09  12782]   maximum (X+Y) =         0.00 um
[03/12 10:28:09  12782]   mean    (X+Y) =         0.00 um
[03/12 10:28:09  12782] Summary Report:
[03/12 10:28:09  12782] Instances move: 0 (out of 58996 movable)
[03/12 10:28:09  12782] Mean displacement: 0.00 um
[03/12 10:28:09  12782] Max displacement: 0.00 um 
[03/12 10:28:09  12782] Total instances moved : 0
[03/12 10:28:09  12782] Total net bbox length = 1.262e+06 (5.869e+05 6.755e+05) (ext = 2.068e+04)
[03/12 10:28:09  12782] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2094.4MB
[03/12 10:28:09  12782] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2094.4MB) @(3:33:02 - 3:33:03).
[03/12 10:28:09  12782] *** Finished refinePlace (3:33:03 mem=2094.4M) ***
[03/12 10:28:09  12783] #spOpts: N=65 
[03/12 10:28:10  12783] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:28:10  12783] Density distribution unevenness ratio = 0.367%
[03/12 10:28:10  12783] End: GigaOpt Optimization in WNS mode
[03/12 10:28:10  12783] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:28:10  12783] optDesignOneStep: Leakage Power Flow
[03/12 10:28:10  12783] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:28:10  12783] Begin: GigaOpt Optimization in TNS mode
[03/12 10:28:10  12784] Info: 1 clock net  excluded from IPO operation.
[03/12 10:28:10  12784] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:28:10  12784] #spOpts: N=65 
[03/12 10:28:14  12787] *info: 1 clock net excluded
[03/12 10:28:14  12787] *info: 2 special nets excluded.
[03/12 10:28:14  12787] *info: 179 no-driver nets excluded.
[03/12 10:28:16  12790] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1670.888 Density 98.82
[03/12 10:28:16  12790] Optimizer TNS Opt
[03/12 10:28:17  12790] Active Path Group: reg2reg  
[03/12 10:28:17  12790] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:17  12790] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:17  12790] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:17  12790] |  -0.910|   -0.910|-1670.888|-1670.888|    98.82%|   0:00:00.0| 2107.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:17  12790] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:19  12793] |  -0.910|   -0.910|-1669.575|-1669.575|    98.82%|   0:00:02.0| 2113.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:19  12793] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:21  12794] |  -0.910|   -0.910|-1669.575|-1669.575|    98.82%|   0:00:02.0| 2113.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 10:28:21  12794] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/12 10:28:21  12795] |  -0.910|   -0.910|-1669.331|-1669.331|    98.82%|   0:00:00.0| 2113.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:28:21  12795] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 10:28:21  12795] |  -0.910|   -0.910|-1668.764|-1668.764|    98.82%|   0:00:00.0| 2113.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 10:28:21  12795] |        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
[03/12 10:28:22  12795] |  -0.910|   -0.910|-1668.175|-1668.175|    98.82%|   0:00:01.0| 2117.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:22  12795] |        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/12 10:28:22  12795] |  -0.910|   -0.910|-1668.164|-1668.164|    98.82%|   0:00:00.0| 2117.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:28:22  12795] |        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
[03/12 10:28:22  12796] |  -0.910|   -0.910|-1667.716|-1667.716|    98.82%|   0:00:00.0| 2117.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:28:22  12796] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/12 10:28:22  12796] |  -0.910|   -0.910|-1667.276|-1667.276|    98.82%|   0:00:00.0| 2117.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/12 10:28:22  12796] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/12 10:28:22  12796] |  -0.910|   -0.910|-1666.716|-1666.716|    98.82%|   0:00:00.0| 2117.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:28:22  12796] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/12 10:28:23  12797] |  -0.910|   -0.910|-1666.716|-1666.716|    98.82%|   0:00:01.0| 2118.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:28:23  12797] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/12 10:28:23  12797] |  -0.910|   -0.910|-1666.716|-1666.716|    98.82%|   0:00:00.0| 2118.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:28:23  12797] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 10:28:23  12797] |  -0.910|   -0.910|-1666.198|-1666.198|    98.82%|   0:00:00.0| 2118.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:28:23  12797] |        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/12 10:28:23  12797] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:24  12797] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:24  12797] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:24  12797] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:24  12798] |  -0.910|   -0.910|-1666.198|-1666.198|    98.82%|   0:00:01.0| 2119.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:28:24  12798] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/12 10:28:25  12798] |  -0.910|   -0.910|-1666.198|-1666.198|    98.82%|   0:00:01.0| 2119.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 10:28:25  12798] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/12 10:28:25  12798] |  -0.910|   -0.910|-1666.182|-1666.182|    98.82%|   0:00:00.0| 2119.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:28:25  12798] |        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/12 10:28:25  12798] |  -0.910|   -0.910|-1666.182|-1666.182|    98.82%|   0:00:00.0| 2120.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:28:25  12798] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 10:28:25  12799] |  -0.910|   -0.910|-1666.053|-1666.053|    98.82%|   0:00:00.0| 2120.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:25  12799] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/12 10:28:25  12799] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:26  12799] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:26  12799] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:28:26  12799] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:26  12799] |  -0.910|   -0.910|-1666.053|-1666.053|    98.82%|   0:00:01.0| 2121.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:28:26  12799] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/12 10:28:26  12800] |  -0.910|   -0.910|-1666.053|-1666.053|    98.82%|   0:00:00.0| 2121.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:26  12800] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/12 10:28:26  12800] |  -0.910|   -0.910|-1666.053|-1666.053|    98.82%|   0:00:00.0| 2121.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:28:26  12800] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 10:28:26  12800] |  -0.910|   -0.910|-1666.053|-1666.053|    98.82%|   0:00:00.0| 2121.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:28:26  12800] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:28:26  12800] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:28:26  12800] 
[03/12 10:28:26  12800] *** Finish Core Optimize Step (cpu=0:00:09.8 real=0:00:09.0 mem=2121.6M) ***
[03/12 10:28:26  12800] 
[03/12 10:28:26  12800] *** Finished Optimize Step Cumulative (cpu=0:00:09.9 real=0:00:09.0 mem=2121.6M) ***
[03/12 10:28:26  12800] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1666.053 Density 98.82
[03/12 10:28:26  12800] Update Timing Windows (Threshold 0.014) ...
[03/12 10:28:27  12800] Re Calculate Delays on 3 Nets
[03/12 10:28:27  12800] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:28:27  12800] Layer 7 has 935 constrained nets 
[03/12 10:28:27  12800] **** End NDR-Layer Usage Statistics ****
[03/12 10:28:27  12800] 
[03/12 10:28:27  12800] *** Finish Post Route Setup Fixing (cpu=0:00:10.8 real=0:00:11.0 mem=2121.6M) ***
[03/12 10:28:27  12800] #spOpts: N=65 
[03/12 10:28:27  12801] *** Starting refinePlace (3:33:21 mem=2102.6M) ***
[03/12 10:28:27  12801] Total net bbox length = 1.262e+06 (5.869e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:28:27  12801] Starting refinePlace ...
[03/12 10:28:27  12801] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:28:27  12801] Density distribution unevenness ratio = 0.369%
[03/12 10:28:27  12801]   Spread Effort: high, post-route mode, useDDP on.
[03/12 10:28:27  12801] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2102.6MB) @(3:33:21 - 3:33:22).
[03/12 10:28:27  12801] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:27  12801] wireLenOptFixPriorityInst 0 inst fixed
[03/12 10:28:28  12802] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:28  12802] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2102.6MB) @(3:33:22 - 3:33:22).
[03/12 10:28:28  12802] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:28:28  12802] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2102.6MB
[03/12 10:28:28  12802] Statistics of distance of Instance movement in refine placement:
[03/12 10:28:28  12802]   maximum (X+Y) =         0.00 um
[03/12 10:28:28  12802]   mean    (X+Y) =         0.00 um
[03/12 10:28:28  12802] Summary Report:
[03/12 10:28:28  12802] Instances move: 0 (out of 58985 movable)
[03/12 10:28:28  12802] Mean displacement: 0.00 um
[03/12 10:28:28  12802] Max displacement: 0.00 um 
[03/12 10:28:28  12802] Total instances moved : 0
[03/12 10:28:28  12802] Total net bbox length = 1.262e+06 (5.869e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:28:28  12802] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2102.6MB
[03/12 10:28:28  12802] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2102.6MB) @(3:33:21 - 3:33:22).
[03/12 10:28:28  12802] *** Finished refinePlace (3:33:22 mem=2102.6M) ***
[03/12 10:28:28  12802] #spOpts: N=65 
[03/12 10:28:28  12802] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:28:28  12802] Density distribution unevenness ratio = 0.369%
[03/12 10:28:28  12803] End: GigaOpt Optimization in TNS mode
[03/12 10:28:29  12803]   Timing Snapshot: (REF)
[03/12 10:28:29  12803]      Weighted WNS: -0.910
[03/12 10:28:29  12803]       All  PG WNS: -0.910
[03/12 10:28:29  12803]       High PG WNS: -0.910
[03/12 10:28:29  12803]       All  PG TNS: -1666.053
[03/12 10:28:29  12803]       High PG TNS: -1666.053
[03/12 10:28:29  12803]          Tran DRV: 0
[03/12 10:28:29  12803]           Cap DRV: 0
[03/12 10:28:29  12803]        Fanout DRV: 0
[03/12 10:28:29  12803]            Glitch: 0
[03/12 10:28:29  12803]    Category Slack: { [L, -0.910] [H, -0.910] }
[03/12 10:28:29  12803] 
[03/12 10:28:29  12803] ** Profile ** Start :  cpu=0:00:00.0, mem=1978.3M
[03/12 10:28:29  12804] ** Profile ** Other data :  cpu=0:00:00.2, mem=1978.3M
[03/12 10:28:30  12804] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=1986.3M
[03/12 10:28:31  12805] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1986.3M
[03/12 10:28:31  12805] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.910  |  0.005  |
|           TNS (ns):| -1666.1 | -1666.1 |  0.000  |
|    Violating Paths:|  2328   |  2328   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.671%
       (98.819% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.3M
[03/12 10:28:31  12806] Info: 1 clock net  excluded from IPO operation.
[03/12 10:28:31  12806] 
[03/12 10:28:31  12806] Begin Power Analysis
[03/12 10:28:31  12806] 
[03/12 10:28:32  12806]     0.00V	    VSS
[03/12 10:28:32  12806]     0.90V	    VDD
[03/12 10:28:32  12806] Begin Processing Timing Library for Power Calculation
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] Begin Processing Timing Library for Power Calculation
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] Begin Processing Power Net/Grid for Power Calculation
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1760.48MB/1760.48MB)
[03/12 10:28:32  12806] 
[03/12 10:28:32  12806] Begin Processing Timing Window Data for Power Calculation
[03/12 10:28:32  12806] 
[03/12 10:28:32  12807] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1760.48MB/1760.48MB)
[03/12 10:28:32  12807] 
[03/12 10:28:32  12807] Begin Processing User Attributes
[03/12 10:28:32  12807] 
[03/12 10:28:32  12807] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1760.48MB/1760.48MB)
[03/12 10:28:32  12807] 
[03/12 10:28:32  12807] Begin Processing Signal Activity
[03/12 10:28:32  12807] 
[03/12 10:28:36  12810] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1770.53MB/1770.53MB)
[03/12 10:28:36  12810] 
[03/12 10:28:36  12810] Begin Power Computation
[03/12 10:28:36  12810] 
[03/12 10:28:36  12810]       ----------------------------------------------------------
[03/12 10:28:36  12810]       # of cell(s) missing both power/leakage table: 0
[03/12 10:28:36  12810]       # of cell(s) missing power table: 1
[03/12 10:28:36  12810]       # of cell(s) missing leakage table: 0
[03/12 10:28:36  12810]       # of MSMV cell(s) missing power_level: 0
[03/12 10:28:36  12810]       ----------------------------------------------------------
[03/12 10:28:36  12810] CellName                                  Missing Table(s)
[03/12 10:28:36  12810] TIEL                                      internal power, 
[03/12 10:28:36  12810] 
[03/12 10:28:36  12810] 
[03/12 10:28:42  12816] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1770.82MB/1770.82MB)
[03/12 10:28:42  12816] 
[03/12 10:28:42  12816] Begin Processing User Attributes
[03/12 10:28:42  12816] 
[03/12 10:28:42  12816] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1770.82MB/1770.82MB)
[03/12 10:28:42  12816] 
[03/12 10:28:42  12816] Ended Power Analysis: (cpu=0:00:09, real=0:00:10, mem(process/total)=1770.82MB/1770.82MB)
[03/12 10:28:42  12816] 
[03/12 10:28:42  12817] Begin: Power Optimization
[03/12 10:28:42  12817] PhyDesignGrid: maxLocalDensity 0.98
[03/12 10:28:42  12817] #spOpts: N=65 mergeVia=F 
[03/12 10:28:45  12819] Reclaim Optimization WNS Slack -0.910  TNS Slack -1666.053 Density 98.82
[03/12 10:28:45  12819] +----------+---------+--------+---------+------------+--------+
[03/12 10:28:45  12819] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/12 10:28:45  12819] +----------+---------+--------+---------+------------+--------+
[03/12 10:28:45  12819] |    98.82%|        -|  -0.910|-1666.053|   0:00:00.0| 2293.7M|
[03/12 10:29:29  12863] |    98.70%|     1771|  -0.910|-1664.343|   0:00:44.0| 2293.7M|
[03/12 10:29:29  12863] +----------+---------+--------+---------+------------+--------+
[03/12 10:29:29  12863] Reclaim Optimization End WNS Slack -0.909  TNS Slack -1664.343 Density 98.70
[03/12 10:29:29  12863] 
[03/12 10:29:29  12863] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1795 **
[03/12 10:29:29  12863] --------------------------------------------------------------
[03/12 10:29:29  12863] |                                   | Total     | Sequential |
[03/12 10:29:29  12863] --------------------------------------------------------------
[03/12 10:29:29  12863] | Num insts resized                 |    1631  |       1    |
[03/12 10:29:29  12863] | Num insts undone                  |      24  |       0    |
[03/12 10:29:29  12863] | Num insts Downsized               |     433  |       1    |
[03/12 10:29:29  12863] | Num insts Samesized               |    1198  |       0    |
[03/12 10:29:29  12863] | Num insts Upsized                 |       0  |       0    |
[03/12 10:29:29  12863] | Num multiple commits+uncommits    |     116  |       -    |
[03/12 10:29:29  12863] --------------------------------------------------------------
[03/12 10:29:29  12863] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:29:29  12863] Layer 7 has 935 constrained nets 
[03/12 10:29:29  12863] **** End NDR-Layer Usage Statistics ****
[03/12 10:29:29  12863] ** Finished Core Power Optimization (cpu = 0:00:46.3) (real = 0:00:47.0) **
[03/12 10:29:29  12863] #spOpts: N=65 
[03/12 10:29:29  12863] *** Starting refinePlace (3:34:24 mem=2249.8M) ***
[03/12 10:29:29  12863] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:29:29  12863] Starting refinePlace ...
[03/12 10:29:29  12864] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:29:29  12864] Density distribution unevenness ratio = 0.395%
[03/12 10:29:29  12864]   Spread Effort: high, post-route mode, useDDP on.
[03/12 10:29:29  12864] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2249.8MB) @(3:34:24 - 3:34:24).
[03/12 10:29:29  12864] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:29:29  12864] wireLenOptFixPriorityInst 0 inst fixed
[03/12 10:29:30  12865] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:29:30  12865] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2249.8MB) @(3:34:24 - 3:34:25).
[03/12 10:29:30  12865] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:29:30  12865] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2249.8MB
[03/12 10:29:30  12865] Statistics of distance of Instance movement in refine placement:
[03/12 10:29:30  12865]   maximum (X+Y) =         0.00 um
[03/12 10:29:30  12865]   mean    (X+Y) =         0.00 um
[03/12 10:29:30  12865] Summary Report:
[03/12 10:29:30  12865] Instances move: 0 (out of 58985 movable)
[03/12 10:29:30  12865] Mean displacement: 0.00 um
[03/12 10:29:30  12865] Max displacement: 0.00 um 
[03/12 10:29:30  12865] Total instances moved : 0
[03/12 10:29:30  12865] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:29:30  12865] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2249.8MB
[03/12 10:29:30  12865] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2249.8MB) @(3:34:24 - 3:34:25).
[03/12 10:29:30  12865] *** Finished refinePlace (3:34:25 mem=2249.8M) ***
[03/12 10:29:30  12865] #spOpts: N=65 
[03/12 10:29:30  12865] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:29:30  12865] Density distribution unevenness ratio = 0.395%
[03/12 10:29:31  12866] Running setup recovery post routing.
[03/12 10:29:31  12866] **optDesign ... cpu = 0:02:53, real = 0:02:51, mem = 2046.6M, totSessionCpu=3:34:26 **
[03/12 10:29:32  12867]   Timing Snapshot: (TGT)
[03/12 10:29:32  12867]      Weighted WNS: -0.909
[03/12 10:29:32  12867]       All  PG WNS: -0.910
[03/12 10:29:32  12867]       High PG WNS: -0.910
[03/12 10:29:32  12867]       All  PG TNS: -1664.343
[03/12 10:29:32  12867]       High PG TNS: -1664.343
[03/12 10:29:32  12867]          Tran DRV: 0
[03/12 10:29:32  12867]           Cap DRV: 0
[03/12 10:29:32  12867]        Fanout DRV: 0
[03/12 10:29:32  12867]            Glitch: 0
[03/12 10:29:32  12867]    Category Slack: { [L, -0.910] [H, -0.910] }
[03/12 10:29:32  12867] 
[03/12 10:29:32  12867] Checking setup slack degradation ...
[03/12 10:29:32  12867] 
[03/12 10:29:32  12867] Recovery Manager:
[03/12 10:29:32  12867]   Low  Effort WNS Jump: 0.000 (REF: -0.910, TGT: -0.910, Threshold: 0.000) - Skip
[03/12 10:29:32  12867]   High Effort WNS Jump: 0.000 (REF: -0.910, TGT: -0.910, Threshold: 0.000) - Skip
[03/12 10:29:32  12867]   Low  Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1664.343, Threshold: 50.000) - Skip
[03/12 10:29:32  12867]   High Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1664.343, Threshold: 50.000) - Skip
[03/12 10:29:32  12867] 
[03/12 10:29:32  12867] Checking DRV degradation...
[03/12 10:29:32  12867] 
[03/12 10:29:32  12867] Recovery Manager:
[03/12 10:29:32  12867]     Tran DRV degradation : 0 (0 -> 0)
[03/12 10:29:32  12867]      Cap DRV degradation : 0 (0 -> 0)
[03/12 10:29:32  12867]   Fanout DRV degradation : 0 (0 -> 0)
[03/12 10:29:32  12867]       Glitch degradation : 0 (0 -> 0)
[03/12 10:29:32  12867]   DRV Recovery (Margin: 100) - Skip
[03/12 10:29:32  12867] 
[03/12 10:29:32  12867] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/12 10:29:32  12867] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2046.59M, totSessionCpu=3:34:28 .
[03/12 10:29:32  12867] **optDesign ... cpu = 0:02:54, real = 0:02:52, mem = 2046.6M, totSessionCpu=3:34:28 **
[03/12 10:29:32  12867] 
[03/12 10:29:33  12868] Info: 1 clock net  excluded from IPO operation.
[03/12 10:29:33  12868] PhyDesignGrid: maxLocalDensity 0.98
[03/12 10:29:33  12868] #spOpts: N=65 
[03/12 10:29:36  12870] Info: 1 clock net  excluded from IPO operation.
[03/12 10:29:38  12873] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:29:38  12873] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:29:38  12873] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:29:38  12873] |  -0.909|   -0.909|-1664.343|-1664.343|    98.70%|   0:00:00.0| 2199.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:29:38  12873] |        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
[03/12 10:29:39  12874] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:29:39  12874] 
[03/12 10:29:39  12874] *** Finish post-Route Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2201.6M) ***
[03/12 10:29:39  12874] 
[03/12 10:29:39  12874] *** Finish post-Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2201.6M) ***
[03/12 10:29:39  12874] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:29:39  12874] Layer 7 has 935 constrained nets 
[03/12 10:29:39  12874] **** End NDR-Layer Usage Statistics ****
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] Begin Power Analysis
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875]     0.00V	    VSS
[03/12 10:29:40  12875]     0.90V	    VDD
[03/12 10:29:40  12875] Begin Processing Timing Library for Power Calculation
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] Begin Processing Timing Library for Power Calculation
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] Begin Processing Power Net/Grid for Power Calculation
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1849.93MB/1849.93MB)
[03/12 10:29:40  12875] 
[03/12 10:29:40  12875] Begin Processing Timing Window Data for Power Calculation
[03/12 10:29:40  12875] 
[03/12 10:29:40  12876] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1849.93MB/1849.93MB)
[03/12 10:29:40  12876] 
[03/12 10:29:40  12876] Begin Processing User Attributes
[03/12 10:29:40  12876] 
[03/12 10:29:40  12876] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1849.93MB/1849.93MB)
[03/12 10:29:40  12876] 
[03/12 10:29:40  12876] Begin Processing Signal Activity
[03/12 10:29:40  12876] 
[03/12 10:29:44  12879] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total)=1851.18MB/1851.18MB)
[03/12 10:29:44  12879] 
[03/12 10:29:44  12879] Begin Power Computation
[03/12 10:29:44  12879] 
[03/12 10:29:44  12879]       ----------------------------------------------------------
[03/12 10:29:44  12879]       # of cell(s) missing both power/leakage table: 0
[03/12 10:29:44  12879]       # of cell(s) missing power table: 1
[03/12 10:29:44  12879]       # of cell(s) missing leakage table: 0
[03/12 10:29:44  12879]       # of MSMV cell(s) missing power_level: 0
[03/12 10:29:44  12879]       ----------------------------------------------------------
[03/12 10:29:44  12879] CellName                                  Missing Table(s)
[03/12 10:29:44  12879] TIEL                                      internal power, 
[03/12 10:29:44  12879] 
[03/12 10:29:44  12879] 
[03/12 10:29:50  12885] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1851.18MB/1851.18MB)
[03/12 10:29:50  12885] 
[03/12 10:29:50  12885] Begin Processing User Attributes
[03/12 10:29:50  12885] 
[03/12 10:29:50  12885] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1851.18MB/1851.18MB)
[03/12 10:29:50  12885] 
[03/12 10:29:50  12885] Ended Power Analysis: (cpu=0:00:09, real=0:00:10, mem(process/total)=1851.18MB/1851.18MB)
[03/12 10:29:50  12885] 
[03/12 10:29:50  12886] *** Finished Leakage Power Optimization (cpu=0:01:09, real=0:01:08, mem=2048.57M, totSessionCpu=3:34:46).
[03/12 10:29:50  12886] DEL0 does not have usable cells
[03/12 10:29:50  12886]  This may be because it is dont_use, or because it has no LEF.
[03/12 10:29:50  12886]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/12 10:29:50  12886] Type 'man IMPOPT-3080' for more detail.
[03/12 10:29:50  12886] *info: All cells identified as Buffer and Delay cells:
[03/12 10:29:50  12886] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/12 10:29:50  12886] *info: ------------------------------------------------------------------
[03/12 10:29:50  12886] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/12 10:29:50  12886] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/12 10:29:51  12886] Summary for sequential cells idenfication: 
[03/12 10:29:51  12886] Identified SBFF number: 199
[03/12 10:29:51  12886] Identified MBFF number: 0
[03/12 10:29:51  12886] Not identified SBFF number: 0
[03/12 10:29:51  12886] Not identified MBFF number: 0
[03/12 10:29:51  12886] Number of sequential cells which are not FFs: 104
[03/12 10:29:51  12886] 
[03/12 10:29:51  12886] **ERROR: (IMPOPT-310):	Design density (98.70%) exceeds/equals limit (95.00%).
[03/12 10:29:51  12886] GigaOpt Hold Optimizer is used
[03/12 10:29:51  12886] Include MVT Delays for Hold Opt
[03/12 10:29:51  12886] <optDesign CMD> fixhold  no -lvt Cells
[03/12 10:29:51  12886] **INFO: Num dontuse cells 396, Num usable cells 625
[03/12 10:29:51  12886] optDesignOneStep: Leakage Power Flow
[03/12 10:29:51  12886] **INFO: Num dontuse cells 396, Num usable cells 625
[03/12 10:29:51  12886] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=3:34:47 mem=2046.6M ***
[03/12 10:29:51  12886] **INFO: Starting Blocking QThread with 1 CPU
[03/12 10:29:51  12886]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/12 10:29:51  12886] Latch borrow mode reset to max_borrow
[03/12 10:29:51  12886] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:29:51  12886] Begin IPO call back ...
[03/12 10:29:51  12886] End IPO call back ...
[03/12 10:29:51  12886] #################################################################################
[03/12 10:29:51  12886] # Design Stage: PostRoute
[03/12 10:29:51  12886] # Design Name: fullchip
[03/12 10:29:51  12886] # Design Mode: 65nm
[03/12 10:29:51  12886] # Analysis Mode: MMMC OCV 
[03/12 10:29:51  12886] # Parasitics Mode: SPEF/RCDB
[03/12 10:29:51  12886] # Signoff Settings: SI On 
[03/12 10:29:51  12886] #################################################################################
[03/12 10:29:51  12886] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:29:51  12886] Setting infinite Tws ...
[03/12 10:29:51  12886] First Iteration Infinite Tw... 
[03/12 10:29:51  12886] Calculate late delays in OCV mode...
[03/12 10:29:51  12886] Calculate early delays in OCV mode...
[03/12 10:29:51  12886] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/12 10:29:51  12886] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/12 10:29:51  12886] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:29:51  12886] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/12 10:29:51  12886] End delay calculation. (MEM=0 CPU=0:00:16.3 REAL=0:00:16.0)
[03/12 10:29:51  12886] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:29:51  12886] *** CDM Built up (cpu=0:00:18.2  real=0:00:18.0  mem= 0.0M) ***
[03/12 10:29:51  12886] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/12 10:29:51  12886] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:29:51  12886] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[03/12 10:29:51  12886] 
[03/12 10:29:51  12886] Executing IPO callback for view pruning ..
[03/12 10:29:51  12886] 
[03/12 10:29:51  12886] Active hold views:
[03/12 10:29:51  12886]  BC_VIEW
[03/12 10:29:51  12886]   Dominating endpoints: 0
[03/12 10:29:51  12886]   Dominating TNS: -0.000
[03/12 10:29:51  12886] 
[03/12 10:29:51  12886] Starting SI iteration 2
[03/12 10:29:51  12886] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:29:51  12886] Calculate late delays in OCV mode...
[03/12 10:29:51  12886] Calculate early delays in OCV mode...
[03/12 10:29:51  12886] AAE_INFO-618: Total number of nets in the design is 63029,  0.0 percent of the nets selected for SI analysis
[03/12 10:29:51  12886] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/12 10:29:51  12886] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[03/12 10:29:51  12886] *** Done Building Timing Graph (cpu=0:00:23.5 real=0:00:23.0 totSessionCpu=0:00:40.0 mem=0.0M)
[03/12 10:29:51  12886] Done building cte hold timing graph (fixHold) cpu=0:00:26.1 real=0:00:26.0 totSessionCpu=0:00:40.1 mem=0.0M ***
[03/12 10:29:51  12886] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/12 10:29:51  12886] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=0.0M
[03/12 10:29:51  12886] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.9 real=0:00:29.0 totSessionCpu=0:00:42.9 mem=0.0M ***
[03/12 10:29:51  12886] Timing Data dump into file /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/coe_eosdata_LjkkEO/BC_VIEW.twf, for view: BC_VIEW 
[03/12 10:29:51  12886] 	 Dumping view 1 BC_VIEW 
[03/12 10:30:20  12914]  
_______________________________________________________________________
[03/12 10:30:20  12914] Done building cte setup timing graph (fixHold) cpu=0:00:28.2 real=0:00:29.0 totSessionCpu=3:35:15 mem=2046.6M ***
[03/12 10:30:20  12914] ** Profile ** Start :  cpu=0:00:00.0, mem=2046.6M
[03/12 10:30:21  12915] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2054.6M
[03/12 10:30:21  12915] *info: category slack lower bound [L -909.5] default
[03/12 10:30:21  12915] *info: category slack lower bound [H -909.5] reg2reg 
[03/12 10:30:21  12915] --------------------------------------------------- 
[03/12 10:30:21  12915]    Setup Violation Summary with Target Slack (0.000 ns)
[03/12 10:30:21  12915] --------------------------------------------------- 
[03/12 10:30:21  12915]          WNS    reg2regWNS
[03/12 10:30:21  12915]    -0.910 ns     -0.910 ns
[03/12 10:30:21  12915] --------------------------------------------------- 
[03/12 10:30:21  12915] Restoring autoHoldViews:  BC_VIEW
[03/12 10:30:21  12915] Loading timing data from /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/coe_eosdata_LjkkEO/BC_VIEW.twf 
[03/12 10:30:21  12915] 	 Loading view 1 BC_VIEW 
[03/12 10:30:22  12916] ** Profile ** Start :  cpu=0:00:00.0, mem=2054.6M
[03/12 10:30:22  12916] ** Profile ** Other data :  cpu=0:00:00.2, mem=2054.6M
[03/12 10:30:22  12916] ** Profile ** DRVs :  cpu=0:00:00.5, mem=2054.6M
[03/12 10:30:22  12916] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.909  |  0.007  |
|           TNS (ns):| -1664.3 | -1664.3 |  0.000  |
|    Violating Paths:|  2328   |  2328   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/12 10:30:22  12916] Identified SBFF number: 199
[03/12 10:30:22  12916] Identified MBFF number: 0
[03/12 10:30:22  12916] Not identified SBFF number: 0
[03/12 10:30:22  12916] Not identified MBFF number: 0
[03/12 10:30:22  12916] Number of sequential cells which are not FFs: 104
[03/12 10:30:22  12916] 
[03/12 10:30:22  12916] Summary for sequential cells idenfication: 
[03/12 10:30:22  12916] Identified SBFF number: 199
[03/12 10:30:22  12916] Identified MBFF number: 0
[03/12 10:30:22  12916] Not identified SBFF number: 0
[03/12 10:30:22  12916] Not identified MBFF number: 0
[03/12 10:30:22  12916] Number of sequential cells which are not FFs: 104
[03/12 10:30:22  12916] 
[03/12 10:30:23  12917] 
[03/12 10:30:23  12917] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/12 10:30:23  12917] *Info: worst delay setup view: WC_VIEW
[03/12 10:30:23  12917] Footprint list for hold buffering (delay unit: ps)
[03/12 10:30:23  12917] =================================================================
[03/12 10:30:23  12917] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/12 10:30:23  12917] ------------------------------------------------------------------
[03/12 10:30:23  12917] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/12 10:30:23  12917] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/12 10:30:23  12917] =================================================================
[03/12 10:30:23  12917] **optDesign ... cpu = 0:03:44, real = 0:03:43, mem = 2054.6M, totSessionCpu=3:35:18 **
[03/12 10:30:23  12917] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/12 10:30:23  12917] *info: Run optDesign holdfix with 1 thread.
[03/12 10:30:23  12917] Info: 1 clock net  excluded from IPO operation.
[03/12 10:30:24  12918] --------------------------------------------------- 
[03/12 10:30:24  12918]    Hold Timing Summary  - Initial 
[03/12 10:30:24  12918] --------------------------------------------------- 
[03/12 10:30:24  12918]  Target slack: 0.000 ns
[03/12 10:30:24  12918] View: BC_VIEW 
[03/12 10:30:24  12918] 	WNS: 0.052 
[03/12 10:30:24  12918] 	TNS: 0.000 
[03/12 10:30:24  12918] 	VP: 0 
[03/12 10:30:24  12918] 	Worst hold path end point: core_instance/mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_/D 
[03/12 10:30:24  12918] --------------------------------------------------- 
[03/12 10:30:24  12918]    Setup Timing Summary  - Initial 
[03/12 10:30:24  12918] --------------------------------------------------- 
[03/12 10:30:24  12918]  Target slack: 0.000 ns
[03/12 10:30:24  12918] View: WC_VIEW 
[03/12 10:30:24  12918] 	WNS: -0.910 
[03/12 10:30:24  12918] 	TNS: -1664.343 
[03/12 10:30:24  12918] 	VP: 2328 
[03/12 10:30:24  12918] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q11_reg_17_/D 
[03/12 10:30:24  12918] --------------------------------------------------- 
[03/12 10:30:24  12918] *** Hold timing is met. Hold fixing is not needed 
[03/12 10:30:24  12918] Summary for sequential cells idenfication: 
[03/12 10:30:24  12918] Identified SBFF number: 199
[03/12 10:30:24  12918] Identified MBFF number: 0
[03/12 10:30:24  12918] Not identified SBFF number: 0
[03/12 10:30:24  12918] Not identified MBFF number: 0
[03/12 10:30:24  12918] Number of sequential cells which are not FFs: 104
[03/12 10:30:24  12918] 
[03/12 10:30:25  12919] Default Rule : ""
[03/12 10:30:25  12919] Non Default Rules :
[03/12 10:30:25  12919] Worst Slack : -0.909 ns
[03/12 10:30:25  12919] Total 0 nets layer assigned (1.7).
[03/12 10:30:27  12921] GigaOpt: setting up router preferences
[03/12 10:30:27  12921]         design wns: -0.9095
[03/12 10:30:27  12921]         slack threshold: 0.5105
[03/12 10:30:27  12921] GigaOpt: 26 nets assigned router directives
[03/12 10:30:27  12921] 
[03/12 10:30:27  12921] Start Assign Priority Nets ...
[03/12 10:30:27  12921] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/12 10:30:27  12921] Existing Priority Nets 0 (0.0%)
[03/12 10:30:27  12921] Total Assign Priority Nets 1890 (3.0%)
[03/12 10:30:27  12921] Default Rule : ""
[03/12 10:30:27  12921] Non Default Rules :
[03/12 10:30:28  12922] Worst Slack : -0.909 ns
[03/12 10:30:28  12922] Total 0 nets layer assigned (0.5).
[03/12 10:30:28  12922] GigaOpt: setting up router preferences
[03/12 10:30:28  12922]         design wns: -0.9095
[03/12 10:30:28  12922]         slack threshold: 0.5105
[03/12 10:30:28  12922] GigaOpt: 0 nets assigned router directives
[03/12 10:30:28  12922] 
[03/12 10:30:28  12922] Start Assign Priority Nets ...
[03/12 10:30:28  12922] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/12 10:30:28  12922] Existing Priority Nets 0 (0.0%)
[03/12 10:30:28  12922] Total Assign Priority Nets 1890 (3.0%)
[03/12 10:30:28  12922] ** Profile ** Start :  cpu=0:00:00.0, mem=2173.9M
[03/12 10:30:28  12922] ** Profile ** Other data :  cpu=0:00:00.2, mem=2173.9M
[03/12 10:30:29  12923] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2173.9M
[03/12 10:30:30  12924] ** Profile ** DRVs :  cpu=0:00:01.2, mem=2173.9M
[03/12 10:30:30  12924] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.909  |  0.007  |
|           TNS (ns):| -1664.3 | -1664.3 |  0.000  |
|    Violating Paths:|  2328   |  2328   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2173.9M
[03/12 10:30:30  12924] **optDesign ... cpu = 0:03:51, real = 0:03:50, mem = 1996.8M, totSessionCpu=3:35:25 **
[03/12 10:30:30  12924] -routeWithEco false                      # bool, default=false
[03/12 10:30:30  12924] -routeWithEco true                       # bool, default=false, user setting
[03/12 10:30:30  12924] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:30:30  12924] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:30:30  12924] -routeWithTimingDriven false             # bool, default=false, user setting
[03/12 10:30:30  12924] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:30:30  12924] -routeWithSiDriven false                 # bool, default=false, user setting
[03/12 10:30:30  12924] 
[03/12 10:30:30  12924] globalDetailRoute
[03/12 10:30:30  12924] 
[03/12 10:30:30  12924] #setNanoRouteMode -drouteAutoStop true
[03/12 10:30:30  12924] #setNanoRouteMode -drouteFixAntenna true
[03/12 10:30:30  12924] #setNanoRouteMode -routeSelectedNetOnly false
[03/12 10:30:30  12924] #setNanoRouteMode -routeWithEco true
[03/12 10:30:30  12924] #setNanoRouteMode -routeWithSiDriven false
[03/12 10:30:30  12924] #setNanoRouteMode -routeWithTimingDriven false
[03/12 10:30:30  12924] #Start globalDetailRoute on Tue Mar 12 10:30:30 2024
[03/12 10:30:30  12924] #
[03/12 10:30:30  12924] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 71771 times net's RC data read were performed.
[03/12 10:30:32  12926] ### Net info: total nets: 63029
[03/12 10:30:32  12926] ### Net info: dirty nets: 11
[03/12 10:30:32  12926] ### Net info: marked as disconnected nets: 0
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U889 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN10084_n2040 at location ( 507.700 248.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN10084_n2040 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPC10003_n2638 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN10003_n2638 at location ( 457.300 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN10003_n2638 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10309_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN9995_key_q_73_ at location ( 568.300 97.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN9995_key_q_73_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U281 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9974_FE_RN_958_0 at location ( 553.100 55.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9974_FE_RN_958_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U281 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9967_n573 at location ( 553.700 56.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9967_n573 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15607_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8559_0 at location ( 611.500 534.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8559_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15570_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8541_0 at location ( 679.300 608.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8541_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15570_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8540_0 at location ( 678.500 608.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8540_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15510_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8491_0 at location ( 669.300 624.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8491_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15352_0 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8393_0 at location ( 616.300 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8393_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_15355_0 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8390_0 at location ( 616.900 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_8390_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_15312_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8366_0 at location ( 368.300 466.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_8366_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15245_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8323_0 at location ( 547.300 524.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8323_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15245_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8322_0 at location ( 547.300 523.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8322_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/psum_mem_instance/FE_OCPC9937_FE_OFN6476_n1623 connects to NET core_instance/psum_mem_instance/FE_OCPN9937_FE_OFN6476_n1623 at location ( 296.900 582.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/FE_OCPN9937_FE_OFN6476_n1623 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/psum_mem_instance/FE_OCPC9936_FE_OFN626_n1608 connects to NET core_instance/psum_mem_instance/FE_OCPN9936_FE_OFN626_n1608 at location ( 329.700 611.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/FE_OCPN9936_FE_OFN626_n1608 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_15220_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8304_0 at location ( 599.500 653.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_8304_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC9892_key_q_125_ connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN9892_key_q_125_ at location ( 614.900 510.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN9892_key_q_125_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_15016_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_8195_0 at location ( 533.100 165.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_8195_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RC_1018_0 connects to NET core_instance/FE_OCPN9839_array_out_3_ at location ( 160.100 356.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:30:32  12926] #WARNING (NRIG-44) Imported NET core_instance/FE_OCPN9839_array_out_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:30:32  12926] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/12 10:30:32  12926] #To increase the message display limit, refer to the product command reference manual.
[03/12 10:30:32  12926] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/12 10:30:32  12926] #To increase the message display limit, refer to the product command reference manual.
[03/12 10:30:35  12929] ### Net info: fully routed nets: 58414
[03/12 10:30:35  12929] ### Net info: trivial (single pin) nets: 0
[03/12 10:30:35  12929] ### Net info: unrouted nets: 179
[03/12 10:30:35  12929] ### Net info: re-extraction nets: 4436
[03/12 10:30:35  12929] ### Net info: ignored nets: 0
[03/12 10:30:35  12929] ### Net info: skip routing nets: 0
[03/12 10:30:35  12930] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/12 10:30:35  12930] #Loading the last recorded routing design signature
[03/12 10:30:36  12931] #Summary of the placement changes since last routing:
[03/12 10:30:36  12931] #  Number of instances added (including moved) = 4
[03/12 10:30:36  12931] #  Number of instances deleted (including moved) = 16
[03/12 10:30:36  12931] #  Number of instances resized = 1606
[03/12 10:30:36  12931] #  Number of instances with same cell size swap = 60
[03/12 10:30:36  12931] #  Total number of placement changes (moved instances are counted twice) = 1626
[03/12 10:30:37  12931] #Start routing data preparation.
[03/12 10:30:37  12931] #Minimum voltage of a net in the design = 0.000.
[03/12 10:30:37  12931] #Maximum voltage of a net in the design = 1.100.
[03/12 10:30:37  12931] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 10:30:37  12931] #Voltage range [0.900 - 1.100] has 1 net.
[03/12 10:30:37  12931] #Voltage range [0.000 - 1.100] has 63027 nets.
[03/12 10:30:38  12932] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/12 10:30:38  12932] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:30:38  12932] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:30:38  12932] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:30:38  12932] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:30:38  12932] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:30:38  12932] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:30:38  12932] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:30:41  12935] #1890/62850 = 3% of signal nets have been set as priority nets
[03/12 10:30:41  12935] #Regenerating Ggrids automatically.
[03/12 10:30:41  12935] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/12 10:30:41  12935] #Using automatically generated G-grids.
[03/12 10:30:41  12935] #Done routing data preparation.
[03/12 10:30:41  12935] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1664.47 (MB), peak = 1921.36 (MB)
[03/12 10:30:41  12935] #Merging special wires...
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 266.875 340.290 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 317.655 451.900 ) on M1 for NET core_instance/FE_OCPN7819_array_out_149_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 302.340 509.500 ) on M1 for NET core_instance/FE_OCPN7819_array_out_149_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 473.115 354.700 ) on M1 for NET core_instance/FE_OCPN9614_mac_in_12_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 314.140 367.300 ) on M1 for NET core_instance/FE_OCPN9792_FE_OFN5154_array_out_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 315.940 363.700 ) on M1 for NET core_instance/FE_OCPN9792_FE_OFN5154_array_out_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 302.455 423.100 ) on M1 for NET core_instance/FE_OCPN9792_FE_OFN5154_array_out_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 302.455 410.500 ) on M1 for NET core_instance/FE_OCPN9792_FE_OFN5154_array_out_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 159.300 356.630 ) on M1 for NET core_instance/FE_OCPN9839_array_out_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 526.150 160.280 ) on M1 for NET core_instance/FE_OFN1216_array_out_40_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 283.905 372.710 ) on M1 for NET core_instance/FE_OFN1217_array_out_40_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 282.105 363.685 ) on M1 for NET core_instance/FE_OFN1217_array_out_40_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 534.150 583.300 ) on M1 for NET core_instance/FE_OFN1298_array_out_100_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 512.750 412.280 ) on M1 for NET core_instance/FE_OFN1350_array_out_80_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 340.455 509.500 ) on M1 for NET core_instance/FE_OFN6020_array_out_92_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 332.740 509.500 ) on M1 for NET core_instance/FE_OFN6020_array_out_92_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 318.295 331.300 ) on M1 for NET core_instance/FE_OFN6611_inst_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 479.095 354.700 ) on M1 for NET core_instance/FE_OFN6611_inst_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 501.695 219.700 ) on M1 for NET core_instance/FE_OFN6611_inst_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 439.895 354.700 ) on M1 for NET core_instance/FE_OFN6611_inst_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:30:42  12936] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/12 10:30:42  12936] #To increase the message display limit, refer to the product command reference manual.
[03/12 10:30:43  12937] #
[03/12 10:30:43  12937] #Connectivity extraction summary:
[03/12 10:30:43  12937] #4436 routed nets are extracted.
[03/12 10:30:43  12937] #    1618 (2.57%) extracted nets are partially routed.
[03/12 10:30:43  12937] #58414 routed nets are imported.
[03/12 10:30:43  12937] #179 nets are fixed|skipped|trivial (not extracted).
[03/12 10:30:43  12937] #Total number of nets = 63029.
[03/12 10:30:43  12937] #
[03/12 10:30:43  12937] #Found 0 nets for post-route si or timing fixing.
[03/12 10:30:43  12937] #Number of eco nets is 1618
[03/12 10:30:43  12937] #
[03/12 10:30:43  12937] #Start data preparation...
[03/12 10:30:43  12937] #
[03/12 10:30:43  12937] #Data preparation is done on Tue Mar 12 10:30:43 2024
[03/12 10:30:43  12937] #
[03/12 10:30:43  12937] #Analyzing routing resource...
[03/12 10:30:47  12941] #Routing resource analysis is done on Tue Mar 12 10:30:47 2024
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #  Resource Analysis:
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #               Routing  #Avail      #Track     #Total     %Gcell
[03/12 10:30:47  12941] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/12 10:30:47  12941] #  --------------------------------------------------------------
[03/12 10:30:47  12941] #  Metal 1        H        3394          80       53824    94.48%
[03/12 10:30:47  12941] #  Metal 2        V        3392          84       53824     0.43%
[03/12 10:30:47  12941] #  Metal 3        H        3474           0       53824     0.00%
[03/12 10:30:47  12941] #  Metal 4        V        3412          64       53824     0.00%
[03/12 10:30:47  12941] #  Metal 5        H        3474           0       53824     0.00%
[03/12 10:30:47  12941] #  Metal 6        V        3476           0       53824     0.00%
[03/12 10:30:47  12941] #  Metal 7        H         868           0       53824     0.00%
[03/12 10:30:47  12941] #  Metal 8        V         869           0       53824     0.00%
[03/12 10:30:47  12941] #  --------------------------------------------------------------
[03/12 10:30:47  12941] #  Total                  22360       0.82%  430592    11.86%
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #  26 nets (0.04%) with 1 preferred extra spacing.
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1672.65 (MB), peak = 1921.36 (MB)
[03/12 10:30:47  12941] #
[03/12 10:30:47  12941] #start global routing iteration 1...
[03/12 10:30:50  12944] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1686.85 (MB), peak = 1921.36 (MB)
[03/12 10:30:50  12944] #
[03/12 10:30:50  12944] #start global routing iteration 2...
[03/12 10:30:50  12945] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1694.29 (MB), peak = 1921.36 (MB)
[03/12 10:30:50  12945] #
[03/12 10:30:50  12945] #start global routing iteration 3...
[03/12 10:30:51  12946] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1685.77 (MB), peak = 1921.36 (MB)
[03/12 10:30:51  12946] #
[03/12 10:30:52  12946] #start global routing iteration 4...
[03/12 10:30:53  12947] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1693.20 (MB), peak = 1921.36 (MB)
[03/12 10:30:53  12947] #
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #Total number of trivial nets (e.g. < 2 pins) = 179 (skipped).
[03/12 10:30:53  12948] #Total number of routable nets = 62850.
[03/12 10:30:53  12948] #Total number of nets in the design = 63029.
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #1618 routable nets have only global wires.
[03/12 10:30:53  12948] #61232 routable nets have only detail routed wires.
[03/12 10:30:53  12948] #50 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 10:30:53  12948] #950 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #Routed nets constraints summary:
[03/12 10:30:53  12948] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:30:53  12948] #------------------------------------------------
[03/12 10:30:53  12948] #        Rules   Misc Constraints   Unconstrained  
[03/12 10:30:53  12948] #------------------------------------------------
[03/12 10:30:53  12948] #      Default                 50            1568  
[03/12 10:30:53  12948] #------------------------------------------------
[03/12 10:30:53  12948] #        Total                 50            1568  
[03/12 10:30:53  12948] #------------------------------------------------
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #Routing constraints summary of the whole design:
[03/12 10:30:53  12948] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:30:53  12948] #-------------------------------------------------------------------
[03/12 10:30:53  12948] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/12 10:30:53  12948] #-------------------------------------------------------------------
[03/12 10:30:53  12948] #      Default                 26                974           61850  
[03/12 10:30:53  12948] #-------------------------------------------------------------------
[03/12 10:30:53  12948] #        Total                 26                974           61850  
[03/12 10:30:53  12948] #-------------------------------------------------------------------
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #  Congestion Analysis: (blocked Gcells are excluded)
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #                 OverCon          
[03/12 10:30:53  12948] #                  #Gcell    %Gcell
[03/12 10:30:53  12948] #     Layer           (1)   OverCon
[03/12 10:30:53  12948] #  --------------------------------
[03/12 10:30:53  12948] #   Metal 1      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 2      7(0.01%)   (0.01%)
[03/12 10:30:53  12948] #   Metal 3      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 4      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 5      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 6      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 7      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #   Metal 8      0(0.00%)   (0.00%)
[03/12 10:30:53  12948] #  --------------------------------
[03/12 10:30:53  12948] #     Total      7(0.00%)   (0.00%)
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/12 10:30:53  12948] #  Overflow after GR: 0.00% H + 0.00% V
[03/12 10:30:53  12948] #
[03/12 10:30:53  12948] #Complete Global Routing.
[03/12 10:30:53  12948] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:30:53  12948] #Total wire length = 1551948 um.
[03/12 10:30:53  12948] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M1 = 2205 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M2 = 431872 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M3 = 500992 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M4 = 342910 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M5 = 118344 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M6 = 9959 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M7 = 76475 um.
[03/12 10:30:53  12948] #Total wire length on LAYER M8 = 69190 um.
[03/12 10:30:53  12948] #Total number of vias = 442796
[03/12 10:30:53  12948] #Total number of multi-cut vias = 299572 ( 67.7%)
[03/12 10:30:53  12948] #Total number of single cut vias = 143224 ( 32.3%)
[03/12 10:30:53  12948] #Up-Via Summary (total 442796):
[03/12 10:30:53  12948] #                   single-cut          multi-cut      Total
[03/12 10:30:53  12948] #-----------------------------------------------------------
[03/12 10:30:53  12948] #  Metal 1      139855 ( 66.2%)     71502 ( 33.8%)     211357
[03/12 10:30:53  12948] #  Metal 2        1751 (  1.0%)    167958 ( 99.0%)     169709
[03/12 10:30:53  12948] #  Metal 3         426 (  1.2%)     36055 ( 98.8%)      36481
[03/12 10:30:53  12948] #  Metal 4         336 (  3.2%)     10062 ( 96.8%)      10398
[03/12 10:30:53  12948] #  Metal 5          76 (  1.4%)      5238 ( 98.6%)       5314
[03/12 10:30:53  12948] #  Metal 6         361 (  7.3%)      4578 ( 92.7%)       4939
[03/12 10:30:53  12948] #  Metal 7         419 (  9.1%)      4179 ( 90.9%)       4598
[03/12 10:30:53  12948] #-----------------------------------------------------------
[03/12 10:30:53  12948] #               143224 ( 32.3%)    299572 ( 67.7%)     442796 
[03/12 10:30:53  12948] #
[03/12 10:30:54  12948] #Max overcon = 1 tracks.
[03/12 10:30:54  12948] #Total overcon = 0.00%.
[03/12 10:30:54  12948] #Worst layer Gcell overcon rate = 0.00%.
[03/12 10:30:54  12948] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1693.27 (MB), peak = 1921.36 (MB)
[03/12 10:30:54  12948] #
[03/12 10:30:54  12948] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1681.75 (MB), peak = 1921.36 (MB)
[03/12 10:30:54  12948] #Start Track Assignment.
[03/12 10:30:57  12951] #Done with 111 horizontal wires in 2 hboxes and 58 vertical wires in 2 hboxes.
[03/12 10:31:00  12954] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/12 10:31:00  12955] #Complete Track Assignment.
[03/12 10:31:00  12955] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:31:00  12955] #Total wire length = 1552084 um.
[03/12 10:31:00  12955] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M1 = 2282 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M2 = 431893 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M3 = 501030 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M4 = 342910 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M5 = 118344 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M6 = 9959 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M7 = 76475 um.
[03/12 10:31:00  12955] #Total wire length on LAYER M8 = 69191 um.
[03/12 10:31:00  12955] #Total number of vias = 442770
[03/12 10:31:00  12955] #Total number of multi-cut vias = 299572 ( 67.7%)
[03/12 10:31:00  12955] #Total number of single cut vias = 143198 ( 32.3%)
[03/12 10:31:00  12955] #Up-Via Summary (total 442770):
[03/12 10:31:00  12955] #                   single-cut          multi-cut      Total
[03/12 10:31:00  12955] #-----------------------------------------------------------
[03/12 10:31:00  12955] #  Metal 1      139846 ( 66.2%)     71502 ( 33.8%)     211348
[03/12 10:31:00  12955] #  Metal 2        1734 (  1.0%)    167958 ( 99.0%)     169692
[03/12 10:31:00  12955] #  Metal 3         426 (  1.2%)     36055 ( 98.8%)      36481
[03/12 10:31:00  12955] #  Metal 4         336 (  3.2%)     10062 ( 96.8%)      10398
[03/12 10:31:00  12955] #  Metal 5          76 (  1.4%)      5238 ( 98.6%)       5314
[03/12 10:31:00  12955] #  Metal 6         361 (  7.3%)      4578 ( 92.7%)       4939
[03/12 10:31:00  12955] #  Metal 7         419 (  9.1%)      4179 ( 90.9%)       4598
[03/12 10:31:00  12955] #-----------------------------------------------------------
[03/12 10:31:00  12955] #               143198 ( 32.3%)    299572 ( 67.7%)     442770 
[03/12 10:31:00  12955] #
[03/12 10:31:00  12955] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1768.01 (MB), peak = 1921.36 (MB)
[03/12 10:31:00  12955] #
[03/12 10:31:00  12955] #Cpu time = 00:00:24
[03/12 10:31:00  12955] #Elapsed time = 00:00:24
[03/12 10:31:00  12955] #Increased memory = 102.40 (MB)
[03/12 10:31:00  12955] #Total memory = 1768.01 (MB)
[03/12 10:31:00  12955] #Peak memory = 1921.36 (MB)
[03/12 10:31:02  12956] #
[03/12 10:31:02  12956] #Start Detail Routing..
[03/12 10:31:02  12956] #start initial detail routing ...
[03/12 10:32:26  13040] # ECO: 0.5% of the total area was rechecked for DRC, and 41.3% required routing.
[03/12 10:32:26  13041] #    number of violations = 162
[03/12 10:32:26  13041] #
[03/12 10:32:26  13041] #    By Layer and Type :
[03/12 10:32:26  13041] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/12 10:32:26  13041] #	M1           19        7        8        2       10        0       46
[03/12 10:32:26  13041] #	M2           43       41       27        0        1        4      116
[03/12 10:32:26  13041] #	Totals       62       48       35        2       11        4      162
[03/12 10:32:26  13041] #1610 out of 116395 instances need to be verified(marked ipoed).
[03/12 10:32:26  13041] #34.2% of the total area is being checked for drcs
[03/12 10:33:05  13079] #34.2% of the total area was checked
[03/12 10:33:06  13080] #    number of violations = 713
[03/12 10:33:06  13080] #
[03/12 10:33:06  13080] #    By Layer and Type :
[03/12 10:33:06  13080] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
[03/12 10:33:06  13080] #	M1          259       49      102      156       10        4        1      581
[03/12 10:33:06  13080] #	M2           43       42       42        0        1        0        4      132
[03/12 10:33:06  13080] #	Totals      302       91      144      156       11        4        5      713
[03/12 10:33:06  13080] #cpu time = 00:02:04, elapsed time = 00:02:04, memory = 1720.31 (MB), peak = 1921.36 (MB)
[03/12 10:33:06  13080] #start 1st optimization iteration ...
[03/12 10:33:25  13099] #    number of violations = 25
[03/12 10:33:25  13099] #
[03/12 10:33:25  13099] #    By Layer and Type :
[03/12 10:33:25  13099] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/12 10:33:25  13099] #	M1            0        1        0        0        2        0        3
[03/12 10:33:25  13099] #	M2            3        1       14        2        0        2       22
[03/12 10:33:25  13099] #	Totals        3        2       14        2        2        2       25
[03/12 10:33:25  13099] #    number of process antenna violations = 152
[03/12 10:33:25  13099] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1725.61 (MB), peak = 1921.36 (MB)
[03/12 10:33:25  13099] #start 2nd optimization iteration ...
[03/12 10:33:34  13108] #    number of violations = 5
[03/12 10:33:34  13108] #
[03/12 10:33:34  13108] #    By Layer and Type :
[03/12 10:33:34  13108] #	           Loop   CutSpc   Totals
[03/12 10:33:34  13108] #	M1            0        1        1
[03/12 10:33:34  13108] #	M2            0        0        0
[03/12 10:33:34  13108] #	M3            1        0        1
[03/12 10:33:34  13108] #	M4            0        0        0
[03/12 10:33:34  13108] #	M5            0        0        0
[03/12 10:33:34  13108] #	M6            0        0        0
[03/12 10:33:34  13108] #	M7            3        0        3
[03/12 10:33:34  13108] #	Totals        4        1        5
[03/12 10:33:34  13108] #    number of process antenna violations = 153
[03/12 10:33:34  13108] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1719.99 (MB), peak = 1921.36 (MB)
[03/12 10:33:34  13108] #start 3rd optimization iteration ...
[03/12 10:33:35  13110] #    number of violations = 2
[03/12 10:33:35  13110] #
[03/12 10:33:35  13110] #    By Layer and Type :
[03/12 10:33:35  13110] #	         CutSpc   AdjCut   Totals
[03/12 10:33:35  13110] #	M1            1        0        1
[03/12 10:33:35  13110] #	M2            0        0        0
[03/12 10:33:35  13110] #	M3            0        0        0
[03/12 10:33:35  13110] #	M4            0        0        0
[03/12 10:33:35  13110] #	M5            0        0        0
[03/12 10:33:35  13110] #	M6            0        1        1
[03/12 10:33:35  13110] #	Totals        1        1        2
[03/12 10:33:35  13110] #    number of process antenna violations = 5
[03/12 10:33:35  13110] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.77 (MB), peak = 1921.36 (MB)
[03/12 10:33:35  13110] #start 4th optimization iteration ...
[03/12 10:33:36  13110] #    number of violations = 3
[03/12 10:33:36  13110] #
[03/12 10:33:36  13110] #    By Layer and Type :
[03/12 10:33:36  13110] #	         MetSpc   EOLSpc   CutSpc   Totals
[03/12 10:33:36  13110] #	M1            0        0        1        1
[03/12 10:33:36  13110] #	M2            1        1        0        2
[03/12 10:33:36  13110] #	Totals        1        1        1        3
[03/12 10:33:36  13110] #    number of process antenna violations = 1
[03/12 10:33:36  13110] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.80 (MB), peak = 1921.36 (MB)
[03/12 10:33:36  13110] #start 5th optimization iteration ...
[03/12 10:33:36  13111] #    number of violations = 0
[03/12 10:33:36  13111] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.42 (MB), peak = 1921.36 (MB)
[03/12 10:33:37  13111] #Complete Detail Routing.
[03/12 10:33:37  13111] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:33:37  13111] #Total wire length = 1551371 um.
[03/12 10:33:37  13111] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M2 = 430648 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M3 = 501189 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M4 = 343164 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M5 = 118262 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M6 = 9891 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M7 = 76673 um.
[03/12 10:33:37  13111] #Total wire length on LAYER M8 = 69283 um.
[03/12 10:33:37  13111] #Total number of vias = 445154
[03/12 10:33:37  13111] #Total number of multi-cut vias = 293862 ( 66.0%)
[03/12 10:33:37  13111] #Total number of single cut vias = 151292 ( 34.0%)
[03/12 10:33:37  13111] #Up-Via Summary (total 445154):
[03/12 10:33:37  13111] #                   single-cut          multi-cut      Total
[03/12 10:33:37  13111] #-----------------------------------------------------------
[03/12 10:33:37  13111] #  Metal 1      141765 ( 67.0%)     69873 ( 33.0%)     211638
[03/12 10:33:37  13111] #  Metal 2        5898 (  3.4%)    165131 ( 96.6%)     171029
[03/12 10:33:37  13111] #  Metal 3        1455 (  4.0%)     35354 ( 96.0%)      36809
[03/12 10:33:37  13111] #  Metal 4         593 (  5.7%)      9833 ( 94.3%)      10426
[03/12 10:33:37  13111] #  Metal 5          77 (  1.4%)      5266 ( 98.6%)       5343
[03/12 10:33:37  13111] #  Metal 6         581 ( 11.7%)      4389 ( 88.3%)       4970
[03/12 10:33:37  13111] #  Metal 7         923 ( 18.7%)      4016 ( 81.3%)       4939
[03/12 10:33:37  13111] #-----------------------------------------------------------
[03/12 10:33:37  13111] #               151292 ( 34.0%)    293862 ( 66.0%)     445154 
[03/12 10:33:37  13111] #
[03/12 10:33:37  13111] #Total number of DRC violations = 0
[03/12 10:33:37  13111] #Cpu time = 00:02:36
[03/12 10:33:37  13111] #Elapsed time = 00:02:36
[03/12 10:33:37  13111] #Increased memory = -79.82 (MB)
[03/12 10:33:37  13111] #Total memory = 1688.19 (MB)
[03/12 10:33:37  13111] #Peak memory = 1921.36 (MB)
[03/12 10:33:37  13111] #
[03/12 10:33:37  13111] #start routing for process antenna violation fix ...
[03/12 10:33:38  13113] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1689.98 (MB), peak = 1921.36 (MB)
[03/12 10:33:38  13113] #
[03/12 10:33:38  13113] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:33:38  13113] #Total wire length = 1551371 um.
[03/12 10:33:38  13113] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M2 = 430648 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M3 = 501189 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M4 = 343164 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M5 = 118262 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M6 = 9891 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M7 = 76673 um.
[03/12 10:33:38  13113] #Total wire length on LAYER M8 = 69283 um.
[03/12 10:33:38  13113] #Total number of vias = 445154
[03/12 10:33:38  13113] #Total number of multi-cut vias = 293862 ( 66.0%)
[03/12 10:33:38  13113] #Total number of single cut vias = 151292 ( 34.0%)
[03/12 10:33:38  13113] #Up-Via Summary (total 445154):
[03/12 10:33:38  13113] #                   single-cut          multi-cut      Total
[03/12 10:33:38  13113] #-----------------------------------------------------------
[03/12 10:33:38  13113] #  Metal 1      141765 ( 67.0%)     69873 ( 33.0%)     211638
[03/12 10:33:38  13113] #  Metal 2        5898 (  3.4%)    165131 ( 96.6%)     171029
[03/12 10:33:38  13113] #  Metal 3        1455 (  4.0%)     35354 ( 96.0%)      36809
[03/12 10:33:38  13113] #  Metal 4         593 (  5.7%)      9833 ( 94.3%)      10426
[03/12 10:33:38  13113] #  Metal 5          77 (  1.4%)      5266 ( 98.6%)       5343
[03/12 10:33:38  13113] #  Metal 6         581 ( 11.7%)      4389 ( 88.3%)       4970
[03/12 10:33:38  13113] #  Metal 7         923 ( 18.7%)      4016 ( 81.3%)       4939
[03/12 10:33:38  13113] #-----------------------------------------------------------
[03/12 10:33:38  13113] #               151292 ( 34.0%)    293862 ( 66.0%)     445154 
[03/12 10:33:38  13113] #
[03/12 10:33:38  13113] #Total number of DRC violations = 0
[03/12 10:33:38  13113] #Total number of net violated process antenna rule = 0
[03/12 10:33:38  13113] #
[03/12 10:33:42  13117] #
[03/12 10:33:42  13117] #Start Post Route wire spreading..
[03/12 10:33:42  13117] #
[03/12 10:33:42  13117] #Start data preparation for wire spreading...
[03/12 10:33:42  13117] #
[03/12 10:33:42  13117] #Data preparation is done on Tue Mar 12 10:33:42 2024
[03/12 10:33:42  13117] #
[03/12 10:33:42  13117] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.98 (MB), peak = 1921.36 (MB)
[03/12 10:33:43  13117] #
[03/12 10:33:43  13117] #Start Post Route Wire Spread.
[03/12 10:33:50  13124] #Done with 2507 horizontal wires in 4 hboxes and 3690 vertical wires in 4 hboxes.
[03/12 10:33:51  13125] #Complete Post Route Wire Spread.
[03/12 10:33:51  13125] #
[03/12 10:33:51  13125] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:33:51  13125] #Total wire length = 1553328 um.
[03/12 10:33:51  13125] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M2 = 431221 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M3 = 501908 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M4 = 343612 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M7 = 76758 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M8 = 69378 um.
[03/12 10:33:51  13125] #Total number of vias = 445154
[03/12 10:33:51  13125] #Total number of multi-cut vias = 293862 ( 66.0%)
[03/12 10:33:51  13125] #Total number of single cut vias = 151292 ( 34.0%)
[03/12 10:33:51  13125] #Up-Via Summary (total 445154):
[03/12 10:33:51  13125] #                   single-cut          multi-cut      Total
[03/12 10:33:51  13125] #-----------------------------------------------------------
[03/12 10:33:51  13125] #  Metal 1      141765 ( 67.0%)     69873 ( 33.0%)     211638
[03/12 10:33:51  13125] #  Metal 2        5898 (  3.4%)    165131 ( 96.6%)     171029
[03/12 10:33:51  13125] #  Metal 3        1455 (  4.0%)     35354 ( 96.0%)      36809
[03/12 10:33:51  13125] #  Metal 4         593 (  5.7%)      9833 ( 94.3%)      10426
[03/12 10:33:51  13125] #  Metal 5          77 (  1.4%)      5266 ( 98.6%)       5343
[03/12 10:33:51  13125] #  Metal 6         581 ( 11.7%)      4389 ( 88.3%)       4970
[03/12 10:33:51  13125] #  Metal 7         923 ( 18.7%)      4016 ( 81.3%)       4939
[03/12 10:33:51  13125] #-----------------------------------------------------------
[03/12 10:33:51  13125] #               151292 ( 34.0%)    293862 ( 66.0%)     445154 
[03/12 10:33:51  13125] #
[03/12 10:33:51  13125] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1777.25 (MB), peak = 1921.36 (MB)
[03/12 10:33:51  13125] #
[03/12 10:33:51  13125] #Post Route wire spread is done.
[03/12 10:33:51  13125] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:33:51  13125] #Total wire length = 1553328 um.
[03/12 10:33:51  13125] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M2 = 431221 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M3 = 501908 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M4 = 343612 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M7 = 76758 um.
[03/12 10:33:51  13125] #Total wire length on LAYER M8 = 69378 um.
[03/12 10:33:51  13125] #Total number of vias = 445154
[03/12 10:33:51  13125] #Total number of multi-cut vias = 293862 ( 66.0%)
[03/12 10:33:51  13125] #Total number of single cut vias = 151292 ( 34.0%)
[03/12 10:33:51  13125] #Up-Via Summary (total 445154):
[03/12 10:33:51  13125] #                   single-cut          multi-cut      Total
[03/12 10:33:51  13125] #-----------------------------------------------------------
[03/12 10:33:51  13125] #  Metal 1      141765 ( 67.0%)     69873 ( 33.0%)     211638
[03/12 10:33:51  13125] #  Metal 2        5898 (  3.4%)    165131 ( 96.6%)     171029
[03/12 10:33:51  13125] #  Metal 3        1455 (  4.0%)     35354 ( 96.0%)      36809
[03/12 10:33:51  13125] #  Metal 4         593 (  5.7%)      9833 ( 94.3%)      10426
[03/12 10:33:51  13125] #  Metal 5          77 (  1.4%)      5266 ( 98.6%)       5343
[03/12 10:33:51  13125] #  Metal 6         581 ( 11.7%)      4389 ( 88.3%)       4970
[03/12 10:33:51  13125] #  Metal 7         923 ( 18.7%)      4016 ( 81.3%)       4939
[03/12 10:33:51  13125] #-----------------------------------------------------------
[03/12 10:33:51  13125] #               151292 ( 34.0%)    293862 ( 66.0%)     445154 
[03/12 10:33:51  13125] #
[03/12 10:33:54  13128] #
[03/12 10:33:54  13128] #Start Post Route via swapping..
[03/12 10:33:54  13128] #49.78% of area are rerouted by ECO routing.
[03/12 10:34:34  13168] #    number of violations = 0
[03/12 10:34:34  13168] #cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1710.09 (MB), peak = 1921.36 (MB)
[03/12 10:34:48  13182] #    number of violations = 0
[03/12 10:34:48  13182] #cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1711.11 (MB), peak = 1921.36 (MB)
[03/12 10:34:48  13182] #CELL_VIEW fullchip,init has 0 DRC violations
[03/12 10:34:48  13182] #Total number of DRC violations = 0
[03/12 10:34:48  13182] #Total number of process antenna violations = 15
[03/12 10:34:48  13182] #Post Route via swapping is done.
[03/12 10:34:48  13182] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:34:48  13182] #Total wire length = 1553328 um.
[03/12 10:34:48  13182] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M2 = 431221 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M3 = 501908 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M4 = 343612 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M7 = 76758 um.
[03/12 10:34:48  13182] #Total wire length on LAYER M8 = 69378 um.
[03/12 10:34:48  13182] #Total number of vias = 445154
[03/12 10:34:48  13182] #Total number of multi-cut vias = 302387 ( 67.9%)
[03/12 10:34:48  13182] #Total number of single cut vias = 142767 ( 32.1%)
[03/12 10:34:48  13182] #Up-Via Summary (total 445154):
[03/12 10:34:48  13182] #                   single-cut          multi-cut      Total
[03/12 10:34:48  13182] #-----------------------------------------------------------
[03/12 10:34:48  13182] #  Metal 1      139618 ( 66.0%)     72020 ( 34.0%)     211638
[03/12 10:34:48  13182] #  Metal 2        1558 (  0.9%)    169471 ( 99.1%)     171029
[03/12 10:34:48  13182] #  Metal 3         366 (  1.0%)     36443 ( 99.0%)      36809
[03/12 10:34:48  13182] #  Metal 4         267 (  2.6%)     10159 ( 97.4%)      10426
[03/12 10:34:48  13182] #  Metal 5          52 (  1.0%)      5291 ( 99.0%)       5343
[03/12 10:34:48  13182] #  Metal 6         301 (  6.1%)      4669 ( 93.9%)       4970
[03/12 10:34:48  13182] #  Metal 7         605 ( 12.2%)      4334 ( 87.8%)       4939
[03/12 10:34:48  13182] #-----------------------------------------------------------
[03/12 10:34:48  13182] #               142767 ( 32.1%)    302387 ( 67.9%)     445154 
[03/12 10:34:48  13182] #
[03/12 10:34:48  13182] #detailRoute Statistics:
[03/12 10:34:48  13182] #Cpu time = 00:03:48
[03/12 10:34:48  13182] #Elapsed time = 00:03:48
[03/12 10:34:48  13182] #Increased memory = -58.64 (MB)
[03/12 10:34:48  13182] #Total memory = 1709.38 (MB)
[03/12 10:34:48  13182] #Peak memory = 1921.36 (MB)
[03/12 10:34:48  13182] #Updating routing design signature
[03/12 10:34:48  13182] #Created 847 library cell signatures
[03/12 10:34:48  13183] #Created 63029 NETS and 0 SPECIALNETS signatures
[03/12 10:34:48  13183] #Created 116396 instance signatures
[03/12 10:34:48  13183] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1713.77 (MB), peak = 1921.36 (MB)
[03/12 10:34:49  13183] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1713.97 (MB), peak = 1921.36 (MB)
[03/12 10:34:51  13185] #
[03/12 10:34:51  13185] #globalDetailRoute statistics:
[03/12 10:34:51  13185] #Cpu time = 00:04:21
[03/12 10:34:51  13185] #Elapsed time = 00:04:20
[03/12 10:34:51  13185] #Increased memory = -109.43 (MB)
[03/12 10:34:51  13185] #Total memory = 1630.42 (MB)
[03/12 10:34:51  13185] #Peak memory = 1921.36 (MB)
[03/12 10:34:51  13185] #Number of warnings = 63
[03/12 10:34:51  13185] #Total number of warnings = 92
[03/12 10:34:51  13185] #Number of fails = 0
[03/12 10:34:51  13185] #Total number of fails = 0
[03/12 10:34:51  13185] #Complete globalDetailRoute on Tue Mar 12 10:34:51 2024
[03/12 10:34:51  13185] #
[03/12 10:34:51  13185] **optDesign ... cpu = 0:08:12, real = 0:08:11, mem = 1968.9M, totSessionCpu=3:39:46 **
[03/12 10:34:51  13185] -routeWithEco false                      # bool, default=false
[03/12 10:34:51  13185] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:34:51  13185] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:34:51  13185] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:34:51  13185] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:34:51  13185] Extraction called for design 'fullchip' of instances=116395 and nets=63029 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:34:51  13185] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:34:51  13185] RC Extraction called in multi-corner(2) mode.
[03/12 10:34:51  13185] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:34:51  13185] Process corner(s) are loaded.
[03/12 10:34:51  13185]  Corner: Cmax
[03/12 10:34:51  13185]  Corner: Cmin
[03/12 10:34:51  13185] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:34:51  13185] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:34:51  13185]       RC Corner Indexes            0       1   
[03/12 10:34:51  13185] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:34:51  13185] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:34:51  13185] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:34:51  13185] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:34:51  13185] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:34:51  13185] Shrink Factor                : 1.00000
[03/12 10:34:52  13187] Initializing multi-corner capacitance tables ... 
[03/12 10:34:52  13187] Initializing multi-corner resistance tables ...
[03/12 10:34:53  13188] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1968.9M)
[03/12 10:34:53  13188] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:34:54  13189] Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2025.0M)
[03/12 10:34:54  13189] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 2025.0M)
[03/12 10:34:55  13190] Extracted 30.0002% (CPU Time= 0:00:03.4  MEM= 2025.0M)
[03/12 10:34:56  13191] Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 2029.0M)
[03/12 10:34:58  13192] Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2029.0M)
[03/12 10:34:58  13193] Extracted 60.0002% (CPU Time= 0:00:06.5  MEM= 2029.0M)
[03/12 10:34:59  13194] Extracted 70.0002% (CPU Time= 0:00:07.2  MEM= 2029.0M)
[03/12 10:35:00  13194] Extracted 80.0002% (CPU Time= 0:00:07.8  MEM= 2029.0M)
[03/12 10:35:01  13196] Extracted 90.0003% (CPU Time= 0:00:09.0  MEM= 2029.0M)
[03/12 10:35:03  13198] Extracted 100% (CPU Time= 0:00:11.6  MEM= 2035.0M)
[03/12 10:35:03  13198] Number of Extracted Resistors     : 1207237
[03/12 10:35:03  13198] Number of Extracted Ground Cap.   : 1195696
[03/12 10:35:03  13198] Number of Extracted Coupling Cap. : 2097572
[03/12 10:35:03  13198] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:35:03  13198] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:35:03  13198]  Corner: Cmax
[03/12 10:35:03  13198]  Corner: Cmin
[03/12 10:35:04  13199] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2013.0M)
[03/12 10:35:04  13199] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:35:04  13200] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62850 times net's RC data read were performed.
[03/12 10:35:05  13200] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2012.953M)
[03/12 10:35:05  13200] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:35:05  13200] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2012.953M)
[03/12 10:35:05  13200] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.5  Real Time: 0:00:14.0  MEM: 2012.953M)
[03/12 10:35:05  13200] **optDesign ... cpu = 0:08:27, real = 0:08:25, mem = 1968.6M, totSessionCpu=3:40:00 **
[03/12 10:35:05  13200] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:35:05  13200] Begin IPO call back ...
[03/12 10:35:05  13200] End IPO call back ...
[03/12 10:35:05  13200] #################################################################################
[03/12 10:35:05  13200] # Design Stage: PostRoute
[03/12 10:35:05  13200] # Design Name: fullchip
[03/12 10:35:05  13200] # Design Mode: 65nm
[03/12 10:35:05  13200] # Analysis Mode: MMMC OCV 
[03/12 10:35:05  13200] # Parasitics Mode: SPEF/RCDB
[03/12 10:35:05  13200] # Signoff Settings: SI On 
[03/12 10:35:05  13200] #################################################################################
[03/12 10:35:07  13202] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:35:07  13202] Setting infinite Tws ...
[03/12 10:35:07  13202] First Iteration Infinite Tw... 
[03/12 10:35:07  13202] Calculate early delays in OCV mode...
[03/12 10:35:07  13202] Calculate late delays in OCV mode...
[03/12 10:35:07  13202] Topological Sorting (CPU = 0:00:00.2, MEM = 1985.2M, InitMEM = 1976.2M)
[03/12 10:35:08  13203] Initializing multi-corner capacitance tables ... 
[03/12 10:35:08  13203] Initializing multi-corner resistance tables ...
[03/12 10:35:08  13203] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:35:08  13203] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2002.3M)
[03/12 10:35:08  13203] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:35:25  13221] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:35:26  13221] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/12 10:35:26  13221] End delay calculation. (MEM=2097.71 CPU=0:00:17.0 REAL=0:00:17.0)
[03/12 10:35:26  13221] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:35:26  13221] *** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 2097.7M) ***
[03/12 10:35:28  13223] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2097.7M)
[03/12 10:35:28  13223] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:35:28  13223] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2097.7M)
[03/12 10:35:28  13223] Starting SI iteration 2
[03/12 10:35:29  13224] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:35:29  13224] Calculate early delays in OCV mode...
[03/12 10:35:29  13224] Calculate late delays in OCV mode...
[03/12 10:35:34  13230] AAE_INFO-618: Total number of nets in the design is 63029,  8.4 percent of the nets selected for SI analysis
[03/12 10:35:34  13230] End delay calculation. (MEM=2073.75 CPU=0:00:05.6 REAL=0:00:05.0)
[03/12 10:35:34  13230] *** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 2073.8M) ***
[03/12 10:35:38  13233] *** Done Building Timing Graph (cpu=0:00:33.0 real=0:00:33.0 totSessionCpu=3:40:33 mem=2073.8M)
[03/12 10:35:38  13233] **optDesign ... cpu = 0:09:00, real = 0:08:58, mem = 1974.2M, totSessionCpu=3:40:33 **
[03/12 10:35:38  13233] *** Timing NOT met, worst failing slack is -0.915
[03/12 10:35:38  13233] *** Check timing (0:00:00.1)
[03/12 10:35:38  13233] Begin: GigaOpt Optimization in post-eco TNS mode
[03/12 10:35:38  13233] Info: 1 clock net  excluded from IPO operation.
[03/12 10:35:38  13233] PhyDesignGrid: maxLocalDensity 1.00
[03/12 10:35:38  13233] #spOpts: N=65 mergeVia=F 
[03/12 10:35:41  13236] *info: 1 clock net excluded
[03/12 10:35:41  13236] *info: 2 special nets excluded.
[03/12 10:35:41  13236] *info: 179 no-driver nets excluded.
[03/12 10:35:43  13239] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -1665.711 Density 98.70
[03/12 10:35:44  13239] Optimizer TNS Opt
[03/12 10:35:44  13239] Active Path Group: reg2reg  
[03/12 10:35:44  13239] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:35:44  13239] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:35:44  13239] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:35:44  13239] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:35:44  13239] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 10:35:46  13241] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:02.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:35:46  13241] |        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
[03/12 10:35:46  13242] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:35:46  13242] |        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/12 10:35:47  13242] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:01.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:35:47  13242] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/12 10:35:47  13242] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 10:35:47  13242] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 10:35:47  13242] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 10:35:47  13242] |        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/12 10:35:47  13242] |  -0.915|   -0.915|-1665.708|-1665.711|    98.70%|   0:00:00.0| 2211.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:35:47  13242] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 10:35:47  13242] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:35:47  13242] 
[03/12 10:35:47  13242] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2211.4M) ***
[03/12 10:35:47  13243] Checking setup slack degradation ...
[03/12 10:35:47  13243] 
[03/12 10:35:47  13243] Recovery Manager:
[03/12 10:35:47  13243]   Low  Effort WNS Jump: 0.005 (REF: -0.910, TGT: -0.915, Threshold: 0.150) - Skip
[03/12 10:35:47  13243]   High Effort WNS Jump: 0.005 (REF: -0.910, TGT: -0.915, Threshold: 0.091) - Skip
[03/12 10:35:47  13243]   Low  Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1665.711, Threshold: 50.000) - Skip
[03/12 10:35:47  13243]   High Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1665.708, Threshold: 50.000) - Skip
[03/12 10:35:47  13243] 
[03/12 10:35:47  13243] 
[03/12 10:35:47  13243] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=2211.4M) ***
[03/12 10:35:47  13243] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:35:47  13243] Layer 7 has 935 constrained nets 
[03/12 10:35:47  13243] **** End NDR-Layer Usage Statistics ****
[03/12 10:35:47  13243] 
[03/12 10:35:47  13243] *** Finish Post Route Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=2211.4M) ***
[03/12 10:35:47  13243] End: GigaOpt Optimization in post-eco TNS mode
[03/12 10:35:48  13244] Running setup recovery post routing.
[03/12 10:35:48  13244] **optDesign ... cpu = 0:09:11, real = 0:09:08, mem = 2058.3M, totSessionCpu=3:40:44 **
[03/12 10:35:49  13245]   Timing Snapshot: (TGT)
[03/12 10:35:49  13245]      Weighted WNS: -0.915
[03/12 10:35:49  13245]       All  PG WNS: -0.915
[03/12 10:35:49  13245]       High PG WNS: -0.915
[03/12 10:35:49  13245]       All  PG TNS: -1665.711
[03/12 10:35:49  13245]       High PG TNS: -1665.708
[03/12 10:35:49  13245]          Tran DRV: 0
[03/12 10:35:49  13245]           Cap DRV: 0
[03/12 10:35:49  13245]        Fanout DRV: 0
[03/12 10:35:49  13245]            Glitch: 0
[03/12 10:35:49  13245]    Category Slack: { [L, -0.915] [H, -0.915] }
[03/12 10:35:49  13245] 
[03/12 10:35:49  13245] Checking setup slack degradation ...
[03/12 10:35:49  13245] 
[03/12 10:35:49  13245] Recovery Manager:
[03/12 10:35:49  13245]   Low  Effort WNS Jump: 0.005 (REF: -0.910, TGT: -0.915, Threshold: 0.150) - Skip
[03/12 10:35:49  13245]   High Effort WNS Jump: 0.005 (REF: -0.910, TGT: -0.915, Threshold: 0.091) - Skip
[03/12 10:35:49  13245]   Low  Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1665.711, Threshold: 50.000) - Skip
[03/12 10:35:49  13245]   High Effort TNS Jump: 0.000 (REF: -1666.053, TGT: -1665.708, Threshold: 50.000) - Skip
[03/12 10:35:49  13245] 
[03/12 10:35:49  13245] Checking DRV degradation...
[03/12 10:35:49  13245] 
[03/12 10:35:49  13245] Recovery Manager:
[03/12 10:35:49  13245]     Tran DRV degradation : 0 (0 -> 0)
[03/12 10:35:49  13245]      Cap DRV degradation : 0 (0 -> 0)
[03/12 10:35:49  13245]   Fanout DRV degradation : 0 (0 -> 0)
[03/12 10:35:49  13245]       Glitch degradation : 0 (0 -> 0)
[03/12 10:35:49  13245]   DRV Recovery (Margin: 100) - Skip
[03/12 10:35:49  13245] 
[03/12 10:35:49  13245] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/12 10:35:49  13245] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2058.32M, totSessionCpu=3:40:45 .
[03/12 10:35:49  13245] **optDesign ... cpu = 0:09:12, real = 0:09:09, mem = 2058.3M, totSessionCpu=3:40:45 **
[03/12 10:35:49  13245] 
[03/12 10:35:50  13245] Latch borrow mode reset to max_borrow
[03/12 10:35:52  13247] <optDesign CMD> Restore Using all VT Cells
[03/12 10:35:52  13247] Reported timing to dir ./timingReports
[03/12 10:35:52  13247] **optDesign ... cpu = 0:09:14, real = 0:09:12, mem = 2058.3M, totSessionCpu=3:40:48 **
[03/12 10:35:52  13247] Begin: glitch net info
[03/12 10:35:52  13247] glitch slack range: number of glitch nets
[03/12 10:35:52  13247] glitch slack < -0.32 : 0
[03/12 10:35:52  13247] -0.32 < glitch slack < -0.28 : 0
[03/12 10:35:52  13247] -0.28 < glitch slack < -0.24 : 0
[03/12 10:35:52  13247] -0.24 < glitch slack < -0.2 : 0
[03/12 10:35:52  13247] -0.2 < glitch slack < -0.16 : 0
[03/12 10:35:52  13247] -0.16 < glitch slack < -0.12 : 0
[03/12 10:35:52  13247] -0.12 < glitch slack < -0.08 : 0
[03/12 10:35:52  13247] -0.08 < glitch slack < -0.04 : 0
[03/12 10:35:52  13247] -0.04 < glitch slack : 0
[03/12 10:35:52  13247] End: glitch net info
[03/12 10:35:52  13247] ** Profile ** Start :  cpu=0:00:00.0, mem=2115.6M
[03/12 10:35:52  13248] ** Profile ** Other data :  cpu=0:00:00.2, mem=2115.6M
[03/12 10:35:52  13248] **INFO: Starting Blocking QThread with 1 CPU
[03/12 10:35:52  13248]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/12 10:35:52  13248] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:35:52  13248] Begin IPO call back ...
[03/12 10:35:52  13248] End IPO call back ...
[03/12 10:35:52  13248] #################################################################################
[03/12 10:35:52  13248] # Design Stage: PostRoute
[03/12 10:35:52  13248] # Design Name: fullchip
[03/12 10:35:52  13248] # Design Mode: 65nm
[03/12 10:35:52  13248] # Analysis Mode: MMMC OCV 
[03/12 10:35:52  13248] # Parasitics Mode: SPEF/RCDB
[03/12 10:35:52  13248] # Signoff Settings: SI On 
[03/12 10:35:52  13248] #################################################################################
[03/12 10:35:52  13248] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:35:52  13248] Setting infinite Tws ...
[03/12 10:35:52  13248] First Iteration Infinite Tw... 
[03/12 10:35:52  13248] Calculate late delays in OCV mode...
[03/12 10:35:52  13248] Calculate early delays in OCV mode...
[03/12 10:35:52  13248] Topological Sorting (CPU = 0:00:00.2, MEM = 0.0M, InitMEM = 0.0M)
[03/12 10:35:52  13248] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/12 10:35:52  13248] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:35:52  13248] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/12 10:35:52  13248] End delay calculation. (MEM=0 CPU=0:00:16.4 REAL=0:00:16.0)
[03/12 10:35:52  13248] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:35:52  13248] *** CDM Built up (cpu=0:00:18.3  real=0:00:18.0  mem= 0.0M) ***
[03/12 10:35:52  13248] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/12 10:35:52  13248] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:35:52  13248] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[03/12 10:35:52  13248] Starting SI iteration 2
[03/12 10:35:52  13248] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:35:52  13248] Calculate late delays in OCV mode...
[03/12 10:35:52  13248] Calculate early delays in OCV mode...
[03/12 10:35:52  13248] AAE_INFO-618: Total number of nets in the design is 63029,  0.0 percent of the nets selected for SI analysis
[03/12 10:35:52  13248] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[03/12 10:35:52  13248] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/12 10:35:52  13248] *** Done Building Timing Graph (cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=0:01:09 mem=0.0M)
[03/12 10:35:52  13248] ** Profile ** Overall slacks :  cpu=-3:0-9:0-8.-6, mem=0.0M
[03/12 10:35:52  13248] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/12 10:36:20  13275]  
_______________________________________________________________________
[03/12 10:36:20  13275] ** Profile ** Overall slacks :  cpu=0:00:27.8, mem=2115.6M
[03/12 10:36:22  13277] ** Profile ** Total reports :  cpu=0:00:01.6, mem=2060.3M
[03/12 10:36:23  13278] ** Profile ** DRVs :  cpu=0:00:01.3, mem=2060.3M
[03/12 10:36:23  13278] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.198  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2060.3M
[03/12 10:36:23  13278] *** Final Summary (holdfix) CPU=0:00:30.9, REAL=0:00:31.0, MEM=2060.3M
[03/12 10:36:23  13278] **optDesign ... cpu = 0:09:45, real = 0:09:43, mem = 2058.3M, totSessionCpu=3:41:19 **
[03/12 10:36:23  13278]  ReSet Options after AAE Based Opt flow 
[03/12 10:36:23  13278] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/12 10:36:23  13278] Type 'man IMPOPT-3195' for more detail.
[03/12 10:36:23  13278] *** Finished optDesign ***
[03/12 10:36:23  13278] 
[03/12 10:36:23  13278] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:51 real=  0:09:49)
[03/12 10:36:23  13278] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/12 10:36:23  13278] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:28.9 real=0:00:28.0)
[03/12 10:36:23  13278] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:36:23  13278] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:49.8 real=0:00:51.0)
[03/12 10:36:23  13278] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:09.8 real=0:00:09.6)
[03/12 10:36:23  13278] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:06.5 real=0:00:06.5)
[03/12 10:36:23  13278] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[03/12 10:36:23  13278] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:14.1 real=0:00:14.1)
[03/12 10:36:23  13278] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:32.1 real=0:00:33.1)
[03/12 10:36:23  13278] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[03/12 10:36:23  13278] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:04:21 real=  0:04:20)
[03/12 10:36:23  13278] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:33.0 real=0:00:32.8)
[03/12 10:36:23  13278] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:06.0 real=0:00:06.0)
[03/12 10:36:23  13278] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/12 10:36:23  13278] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:36:23  13278] Info: pop threads available for lower-level modules during optimization.
[03/12 10:36:24  13278] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/12 10:36:24  13278] <CMD> optDesign -postRoute -drv
[03/12 10:36:24  13278] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 10:36:24  13278] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/12 10:36:24  13278] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 10:36:24  13278] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 10:36:24  13278] -setupDynamicPowerViewAsDefaultView false
[03/12 10:36:24  13278]                                            # bool, default=false, private
[03/12 10:36:24  13278] #spOpts: N=65 mergeVia=F 
[03/12 10:36:24  13279] Core basic site is core
[03/12 10:36:24  13279] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 10:36:24  13279] #spOpts: N=65 mergeVia=F 
[03/12 10:36:25  13279] GigaOpt running with 1 threads.
[03/12 10:36:25  13279] Info: 1 threads available for lower-level modules during optimization.
[03/12 10:36:25  13279] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 10:36:25  13279] 	Cell FILL1_LL, site bcore.
[03/12 10:36:25  13279] 	Cell FILL_NW_HH, site bcore.
[03/12 10:36:25  13279] 	Cell FILL_NW_LL, site bcore.
[03/12 10:36:25  13279] 	Cell GFILL, site gacore.
[03/12 10:36:25  13279] 	Cell GFILL10, site gacore.
[03/12 10:36:25  13279] 	Cell GFILL2, site gacore.
[03/12 10:36:25  13279] 	Cell GFILL3, site gacore.
[03/12 10:36:25  13279] 	Cell GFILL4, site gacore.
[03/12 10:36:25  13279] 	Cell LVLLHCD1, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHCD2, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHCD4, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHCD8, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHD1, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHD2, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHD4, site bcore.
[03/12 10:36:25  13279] 	Cell LVLLHD8, site bcore.
[03/12 10:36:25  13279] .
[03/12 10:36:26  13281] Effort level <high> specified for reg2reg path_group
[03/12 10:36:29  13284] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2012.3M, totSessionCpu=3:41:24 **
[03/12 10:36:29  13284] #Created 847 library cell signatures
[03/12 10:36:29  13284] #Created 63029 NETS and 0 SPECIALNETS signatures
[03/12 10:36:29  13284] #Created 116396 instance signatures
[03/12 10:36:29  13284] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1765.12 (MB), peak = 1921.36 (MB)
[03/12 10:36:30  13285] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1765.12 (MB), peak = 1921.36 (MB)
[03/12 10:36:30  13285] #spOpts: N=65 
[03/12 10:36:30  13285] Begin checking placement ... (start mem=2012.3M, init mem=2012.3M)
[03/12 10:36:30  13285] *info: Placed = 116395        
[03/12 10:36:30  13285] *info: Unplaced = 0           
[03/12 10:36:30  13285] Placement Density:98.70%(449857/455760)
[03/12 10:36:30  13285] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2012.3M)
[03/12 10:36:30  13285]  Initial DC engine is -> aae
[03/12 10:36:30  13285]  
[03/12 10:36:30  13285]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/12 10:36:30  13285]  
[03/12 10:36:30  13285]  
[03/12 10:36:30  13285]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/12 10:36:30  13285]  
[03/12 10:36:30  13285] Reset EOS DB
[03/12 10:36:30  13285] Ignoring AAE DB Resetting ...
[03/12 10:36:30  13285]  Set Options for AAE Based Opt flow 
[03/12 10:36:30  13285] *** optDesign -postRoute ***
[03/12 10:36:30  13285] DRC Margin: user margin 0.0; extra margin 0
[03/12 10:36:30  13285] Setup Target Slack: user slack 0
[03/12 10:36:30  13285] Hold Target Slack: user slack 0
[03/12 10:36:30  13285] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 10:36:30  13286] Include MVT Delays for Hold Opt
[03/12 10:36:31  13286] ** INFO : this run is activating 'postRoute' automaton
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286] Type 'man IMPOPT-3663' for more detail.
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286] Power view               = WC_VIEW
[03/12 10:36:31  13286] Number of VT partitions  = 2
[03/12 10:36:31  13286] Standard cells in design = 811
[03/12 10:36:31  13286] Instances in design      = 58985
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286] Instance distribution across the VT partitions:
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286]  LVT : inst = 27742 (47.0%), cells = 335 (41%)
[03/12 10:36:31  13286]    Lib tcbn65gpluswc        : inst = 27742 (47.0%)
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286]  HVT : inst = 31219 (52.9%), cells = 457 (56%)
[03/12 10:36:31  13286]    Lib tcbn65gpluswc        : inst = 31219 (52.9%)
[03/12 10:36:31  13286] 
[03/12 10:36:31  13286] Reporting took 0 sec
[03/12 10:36:31  13286] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62849 times net's RC data read were performed.
[03/12 10:36:31  13286] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:36:31  13286] Extraction called for design 'fullchip' of instances=116395 and nets=63029 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:36:31  13286] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:36:31  13286] RC Extraction called in multi-corner(2) mode.
[03/12 10:36:31  13286] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:36:31  13286] Process corner(s) are loaded.
[03/12 10:36:31  13286]  Corner: Cmax
[03/12 10:36:31  13286]  Corner: Cmin
[03/12 10:36:31  13286] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:36:31  13286] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:36:31  13286]       RC Corner Indexes            0       1   
[03/12 10:36:31  13286] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:36:31  13286] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:36:31  13286] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:36:31  13286] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:36:31  13286] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:36:31  13286] Shrink Factor                : 1.00000
[03/12 10:36:32  13287] Initializing multi-corner capacitance tables ... 
[03/12 10:36:32  13287] Initializing multi-corner resistance tables ...
[03/12 10:36:33  13288] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1999.4M)
[03/12 10:36:33  13288] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:36:34  13289] Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2055.5M)
[03/12 10:36:35  13290] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 2055.5M)
[03/12 10:36:35  13291] Extracted 30.0002% (CPU Time= 0:00:03.4  MEM= 2055.5M)
[03/12 10:36:36  13292] Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2059.5M)
[03/12 10:36:38  13293] Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2059.5M)
[03/12 10:36:39  13294] Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2059.5M)
[03/12 10:36:39  13295] Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 2059.5M)
[03/12 10:36:40  13295] Extracted 80.0002% (CPU Time= 0:00:08.1  MEM= 2059.5M)
[03/12 10:36:41  13296] Extracted 90.0003% (CPU Time= 0:00:09.3  MEM= 2059.5M)
[03/12 10:36:44  13299] Extracted 100% (CPU Time= 0:00:12.0  MEM= 2065.5M)
[03/12 10:36:44  13299] Number of Extracted Resistors     : 1207237
[03/12 10:36:44  13299] Number of Extracted Ground Cap.   : 1195696
[03/12 10:36:44  13299] Number of Extracted Coupling Cap. : 2097572
[03/12 10:36:44  13299] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:36:44  13299] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:36:44  13299]  Corner: Cmax
[03/12 10:36:44  13299]  Corner: Cmin
[03/12 10:36:44  13300] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2043.5M)
[03/12 10:36:44  13300] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:36:45  13301] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62850 times net's RC data read were performed.
[03/12 10:36:45  13301] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2043.465M)
[03/12 10:36:45  13301] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:36:45  13301] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2043.465M)
[03/12 10:36:45  13301] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.9  Real Time: 0:00:14.0  MEM: 2043.465M)
[03/12 10:36:46  13301] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:36:46  13301] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2020.3M)
[03/12 10:36:46  13301] Initializing multi-corner capacitance tables ... 
[03/12 10:36:46  13302] Initializing multi-corner resistance tables ...
[03/12 10:36:49  13304] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:36:49  13304] Begin IPO call back ...
[03/12 10:36:49  13304] End IPO call back ...
[03/12 10:36:49  13304] #################################################################################
[03/12 10:36:49  13304] # Design Stage: PostRoute
[03/12 10:36:49  13304] # Design Name: fullchip
[03/12 10:36:49  13304] # Design Mode: 65nm
[03/12 10:36:49  13304] # Analysis Mode: MMMC OCV 
[03/12 10:36:49  13304] # Parasitics Mode: SPEF/RCDB
[03/12 10:36:49  13304] # Signoff Settings: SI On 
[03/12 10:36:49  13304] #################################################################################
[03/12 10:36:49  13305] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:36:49  13305] Setting infinite Tws ...
[03/12 10:36:49  13305] First Iteration Infinite Tw... 
[03/12 10:36:49  13305] Calculate early delays in OCV mode...
[03/12 10:36:49  13305] Calculate late delays in OCV mode...
[03/12 10:36:50  13305] Topological Sorting (CPU = 0:00:00.2, MEM = 2018.3M, InitMEM = 2018.3M)
[03/12 10:37:07  13323] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:37:08  13323] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/12 10:37:08  13323] End delay calculation. (MEM=2130.8 CPU=0:00:17.2 REAL=0:00:18.0)
[03/12 10:37:08  13323] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:37:08  13323] *** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 2130.8M) ***
[03/12 10:37:09  13325] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2130.8M)
[03/12 10:37:09  13325] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:37:10  13325] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2130.8M)
[03/12 10:37:10  13325] Starting SI iteration 2
[03/12 10:37:10  13326] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:37:10  13326] Calculate early delays in OCV mode...
[03/12 10:37:10  13326] Calculate late delays in OCV mode...
[03/12 10:37:16  13331] AAE_INFO-618: Total number of nets in the design is 63029,  8.4 percent of the nets selected for SI analysis
[03/12 10:37:16  13331] End delay calculation. (MEM=2106.84 CPU=0:00:05.5 REAL=0:00:06.0)
[03/12 10:37:16  13331] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2106.8M) ***
[03/12 10:37:18  13334] *** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:30.0 totSessionCpu=3:42:14 mem=2106.8M)
[03/12 10:37:18  13334] ** Profile ** Start :  cpu=0:00:00.0, mem=2106.8M
[03/12 10:37:18  13334] ** Profile ** Other data :  cpu=0:00:00.2, mem=2106.8M
[03/12 10:37:19  13335] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2106.8M
[03/12 10:37:21  13337] ** Profile ** DRVs :  cpu=0:00:02.0, mem=2106.8M
[03/12 10:37:21  13337] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2106.8M
[03/12 10:37:21  13337] **optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1971.9M, totSessionCpu=3:42:17 **
[03/12 10:37:21  13337] Setting latch borrow mode to budget during optimization.
[03/12 10:37:24  13340] Glitch fixing enabled
[03/12 10:37:24  13340] <optDesign CMD> fixdrv  all VT Cells
[03/12 10:37:24  13340] Leakage Power Opt: re-selecting buf/inv list 
[03/12 10:37:24  13340] Summary for sequential cells idenfication: 
[03/12 10:37:24  13340] Identified SBFF number: 199
[03/12 10:37:24  13340] Identified MBFF number: 0
[03/12 10:37:24  13340] Not identified SBFF number: 0
[03/12 10:37:24  13340] Not identified MBFF number: 0
[03/12 10:37:24  13340] Number of sequential cells which are not FFs: 104
[03/12 10:37:24  13340] 
[03/12 10:37:24  13340] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:37:24  13340] optDesignOneStep: Leakage Power Flow
[03/12 10:37:24  13340] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:37:24  13340] **INFO: Start fixing DRV (Mem = 2038.64M) ...
[03/12 10:37:24  13340] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/12 10:37:24  13340] **INFO: Start fixing DRV iteration 1 ...
[03/12 10:37:24  13340] Begin: GigaOpt DRV Optimization
[03/12 10:37:24  13340] Glitch fixing enabled
[03/12 10:37:24  13340] Info: 1 clock net  excluded from IPO operation.
[03/12 10:37:24  13340] Summary for sequential cells idenfication: 
[03/12 10:37:24  13340] Identified SBFF number: 199
[03/12 10:37:24  13340] Identified MBFF number: 0
[03/12 10:37:24  13340] Not identified SBFF number: 0
[03/12 10:37:24  13340] Not identified MBFF number: 0
[03/12 10:37:24  13340] Number of sequential cells which are not FFs: 104
[03/12 10:37:24  13340] 
[03/12 10:37:24  13340] DRV pessimism of 5.00% is used.
[03/12 10:37:24  13340] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:37:24  13340] #spOpts: N=65 mergeVia=F 
[03/12 10:37:29  13345] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:37:29  13345] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/12 10:37:29  13345] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:37:29  13345] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/12 10:37:29  13345] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:37:29  13345] DEBUG: @coeDRVCandCache::init.
[03/12 10:37:30  13345] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 10:37:31  13346] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.70  |            |           |
[03/12 10:37:31  13346] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/12 10:37:31  13347] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.70  |   0:00:00.0|    2261.3M|
[03/12 10:37:31  13347] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/12 10:37:31  13347] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:37:31  13347] Layer 7 has 935 constrained nets 
[03/12 10:37:31  13347] **** End NDR-Layer Usage Statistics ****
[03/12 10:37:31  13347] 
[03/12 10:37:31  13347] *** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=2261.3M) ***
[03/12 10:37:31  13347] 
[03/12 10:37:31  13347] Begin: glitch net info
[03/12 10:37:32  13347] glitch slack range: number of glitch nets
[03/12 10:37:32  13347] glitch slack < -0.32 : 0
[03/12 10:37:32  13347] -0.32 < glitch slack < -0.28 : 0
[03/12 10:37:32  13347] -0.28 < glitch slack < -0.24 : 0
[03/12 10:37:32  13347] -0.24 < glitch slack < -0.2 : 0
[03/12 10:37:32  13347] -0.2 < glitch slack < -0.16 : 0
[03/12 10:37:32  13347] -0.16 < glitch slack < -0.12 : 0
[03/12 10:37:32  13347] -0.12 < glitch slack < -0.08 : 0
[03/12 10:37:32  13347] -0.08 < glitch slack < -0.04 : 0
[03/12 10:37:32  13347] -0.04 < glitch slack : 0
[03/12 10:37:32  13347] End: glitch net info
[03/12 10:37:32  13347] DEBUG: @coeDRVCandCache::cleanup.
[03/12 10:37:32  13348] drv optimizer changes nothing and skips refinePlace
[03/12 10:37:32  13348] End: GigaOpt DRV Optimization
[03/12 10:37:32  13348] **optDesign ... cpu = 0:01:04, real = 0:01:03, mem = 2134.7M, totSessionCpu=3:42:28 **
[03/12 10:37:32  13348] *info:
[03/12 10:37:32  13348] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2134.70M).
[03/12 10:37:32  13348] Leakage Power Opt: resetting the buf/inv selection
[03/12 10:37:32  13348] ** Profile ** Start :  cpu=0:00:00.0, mem=2134.7M
[03/12 10:37:32  13348] ** Profile ** Other data :  cpu=0:00:00.2, mem=2134.7M
[03/12 10:37:33  13349] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2144.7M
[03/12 10:37:35  13351] ** Profile ** DRVs :  cpu=0:00:02.0, mem=2144.7M
[03/12 10:37:35  13351] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2134.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2144.7M
[03/12 10:37:35  13351] **optDesign ... cpu = 0:01:07, real = 0:01:06, mem = 2134.7M, totSessionCpu=3:42:31 **
[03/12 10:37:36  13351]   Timing Snapshot: (REF)
[03/12 10:37:36  13351]      Weighted WNS: 0.000
[03/12 10:37:36  13351]       All  PG WNS: 0.000
[03/12 10:37:36  13351]       High PG WNS: 0.000
[03/12 10:37:36  13351]       All  PG TNS: 0.000
[03/12 10:37:36  13351]       High PG TNS: 0.000
[03/12 10:37:36  13351]          Tran DRV: 0
[03/12 10:37:36  13351]           Cap DRV: 0
[03/12 10:37:36  13351]        Fanout DRV: 0
[03/12 10:37:36  13351]            Glitch: 0
[03/12 10:37:36  13352]   Timing Snapshot: (REF)
[03/12 10:37:36  13352]      Weighted WNS: -0.915
[03/12 10:37:36  13352]       All  PG WNS: -0.915
[03/12 10:37:36  13352]       High PG WNS: -0.915
[03/12 10:37:36  13352]       All  PG TNS: -1665.711
[03/12 10:37:36  13352]       High PG TNS: -1665.708
[03/12 10:37:36  13352]          Tran DRV: 0
[03/12 10:37:36  13352]           Cap DRV: 0
[03/12 10:37:36  13352]        Fanout DRV: 0
[03/12 10:37:36  13352]            Glitch: 0
[03/12 10:37:36  13352]    Category Slack: { [L, -0.915] [H, -0.915] }
[03/12 10:37:36  13352] 
[03/12 10:37:36  13352] ** Profile ** Start :  cpu=0:00:00.0, mem=2125.2M
[03/12 10:37:36  13352] ** Profile ** Other data :  cpu=0:00:00.2, mem=2125.2M
[03/12 10:37:37  13353] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2125.2M
[03/12 10:37:39  13355] ** Profile ** DRVs :  cpu=0:00:02.0, mem=2125.2M
[03/12 10:37:39  13355] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2125.2M
[03/12 10:37:39  13355] **optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 2067.9M, totSessionCpu=3:42:36 **
[03/12 10:37:39  13355] -routeWithEco false                      # bool, default=false
[03/12 10:37:39  13355] -routeWithEco true                       # bool, default=false, user setting
[03/12 10:37:39  13355] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:37:39  13355] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:37:39  13355] -routeWithTimingDriven false             # bool, default=false, user setting
[03/12 10:37:39  13355] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:37:39  13355] -routeWithSiDriven false                 # bool, default=false, user setting
[03/12 10:37:39  13355] 
[03/12 10:37:39  13355] globalDetailRoute
[03/12 10:37:39  13355] 
[03/12 10:37:39  13355] #setNanoRouteMode -drouteAutoStop true
[03/12 10:37:39  13355] #setNanoRouteMode -drouteFixAntenna true
[03/12 10:37:39  13355] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/12 10:37:39  13355] #setNanoRouteMode -routeSelectedNetOnly false
[03/12 10:37:39  13355] #setNanoRouteMode -routeWithEco true
[03/12 10:37:39  13355] #setNanoRouteMode -routeWithSiDriven false
[03/12 10:37:39  13355] #setNanoRouteMode -routeWithTimingDriven false
[03/12 10:37:39  13355] #Start globalDetailRoute on Tue Mar 12 10:37:39 2024
[03/12 10:37:39  13355] #
[03/12 10:37:39  13355] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62849 times net's RC data read were performed.
[03/12 10:37:40  13356] ### Net info: total nets: 63029
[03/12 10:37:40  13356] ### Net info: dirty nets: 0
[03/12 10:37:40  13356] ### Net info: marked as disconnected nets: 0
[03/12 10:37:44  13360] ### Net info: fully routed nets: 62850
[03/12 10:37:44  13360] ### Net info: trivial (single pin) nets: 0
[03/12 10:37:44  13360] ### Net info: unrouted nets: 179
[03/12 10:37:44  13360] ### Net info: re-extraction nets: 0
[03/12 10:37:44  13360] ### Net info: ignored nets: 0
[03/12 10:37:44  13360] ### Net info: skip routing nets: 0
[03/12 10:37:44  13360] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/12 10:37:44  13360] #Loading the last recorded routing design signature
[03/12 10:37:45  13361] #No placement changes detected since last routing
[03/12 10:37:45  13362] #Start routing data preparation.
[03/12 10:37:46  13362] #Minimum voltage of a net in the design = 0.000.
[03/12 10:37:46  13362] #Maximum voltage of a net in the design = 1.100.
[03/12 10:37:46  13362] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 10:37:46  13362] #Voltage range [0.900 - 1.100] has 1 net.
[03/12 10:37:46  13362] #Voltage range [0.000 - 1.100] has 63027 nets.
[03/12 10:37:47  13363] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/12 10:37:47  13363] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:37:47  13363] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:37:47  13363] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:37:47  13363] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:37:47  13363] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:37:47  13363] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:37:47  13363] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:37:49  13365] #1890/62850 = 3% of signal nets have been set as priority nets
[03/12 10:37:49  13366] #Regenerating Ggrids automatically.
[03/12 10:37:49  13366] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/12 10:37:49  13366] #Using automatically generated G-grids.
[03/12 10:37:50  13366] #Done routing data preparation.
[03/12 10:37:50  13366] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1763.62 (MB), peak = 1921.36 (MB)
[03/12 10:37:50  13366] #Merging special wires...
[03/12 10:37:50  13366] #Found 0 nets for post-route si or timing fixing.
[03/12 10:37:50  13366] #WARNING (NRGR-22) Design is already detail routed.
[03/12 10:37:50  13366] #Cpu time = 00:00:05
[03/12 10:37:50  13366] #Elapsed time = 00:00:05
[03/12 10:37:50  13366] #Increased memory = -0.96 (MB)
[03/12 10:37:50  13366] #Total memory = 1763.62 (MB)
[03/12 10:37:50  13366] #Peak memory = 1921.36 (MB)
[03/12 10:37:51  13368] #
[03/12 10:37:51  13368] #Start Detail Routing..
[03/12 10:37:51  13368] #start initial detail routing ...
[03/12 10:37:52  13368] #    number of violations = 0
[03/12 10:37:52  13368] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1765.63 (MB), peak = 1921.36 (MB)
[03/12 10:37:52  13368] #start 1st optimization iteration ...
[03/12 10:37:54  13370] #    number of violations = 0
[03/12 10:37:54  13370] #    number of process antenna violations = 15
[03/12 10:37:54  13370] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1781.07 (MB), peak = 1921.36 (MB)
[03/12 10:37:54  13370] #start 2nd optimization iteration ...
[03/12 10:37:54  13371] #    number of violations = 0
[03/12 10:37:54  13371] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.10 (MB), peak = 1921.36 (MB)
[03/12 10:37:55  13371] #Complete Detail Routing.
[03/12 10:37:55  13371] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:37:55  13371] #Total wire length = 1553334 um.
[03/12 10:37:55  13371] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M2 = 431220 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M3 = 501907 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M4 = 343608 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M7 = 76764 um.
[03/12 10:37:55  13371] #Total wire length on LAYER M8 = 69385 um.
[03/12 10:37:55  13371] #Total number of vias = 445163
[03/12 10:37:55  13371] #Total number of multi-cut vias = 302322 ( 67.9%)
[03/12 10:37:55  13371] #Total number of single cut vias = 142841 ( 32.1%)
[03/12 10:37:55  13371] #Up-Via Summary (total 445163):
[03/12 10:37:55  13371] #                   single-cut          multi-cut      Total
[03/12 10:37:55  13371] #-----------------------------------------------------------
[03/12 10:37:55  13371] #  Metal 1      139618 ( 66.0%)     72020 ( 34.0%)     211638
[03/12 10:37:55  13371] #  Metal 2        1567 (  0.9%)    169462 ( 99.1%)     171029
[03/12 10:37:55  13371] #  Metal 3         375 (  1.0%)     36434 ( 99.0%)      36809
[03/12 10:37:55  13371] #  Metal 4         276 (  2.6%)     10150 ( 97.4%)      10426
[03/12 10:37:55  13371] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:37:55  13371] #  Metal 6         315 (  6.3%)      4655 ( 93.7%)       4970
[03/12 10:37:55  13371] #  Metal 7         639 ( 12.9%)      4309 ( 87.1%)       4948
[03/12 10:37:55  13371] #-----------------------------------------------------------
[03/12 10:37:55  13371] #               142841 ( 32.1%)    302322 ( 67.9%)     445163 
[03/12 10:37:55  13371] #
[03/12 10:37:55  13371] #Total number of DRC violations = 0
[03/12 10:37:55  13371] #Cpu time = 00:00:05
[03/12 10:37:55  13371] #Elapsed time = 00:00:05
[03/12 10:37:55  13371] #Increased memory = 9.49 (MB)
[03/12 10:37:55  13371] #Total memory = 1773.11 (MB)
[03/12 10:37:55  13371] #Peak memory = 1921.36 (MB)
[03/12 10:37:55  13371] #
[03/12 10:37:55  13371] #start routing for process antenna violation fix ...
[03/12 10:37:56  13373] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1774.85 (MB), peak = 1921.36 (MB)
[03/12 10:37:56  13373] #
[03/12 10:37:57  13373] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:37:57  13373] #Total wire length = 1553334 um.
[03/12 10:37:57  13373] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M2 = 431220 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M3 = 501907 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M4 = 343608 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M7 = 76764 um.
[03/12 10:37:57  13373] #Total wire length on LAYER M8 = 69385 um.
[03/12 10:37:57  13373] #Total number of vias = 445163
[03/12 10:37:57  13373] #Total number of multi-cut vias = 302322 ( 67.9%)
[03/12 10:37:57  13373] #Total number of single cut vias = 142841 ( 32.1%)
[03/12 10:37:57  13373] #Up-Via Summary (total 445163):
[03/12 10:37:57  13373] #                   single-cut          multi-cut      Total
[03/12 10:37:57  13373] #-----------------------------------------------------------
[03/12 10:37:57  13373] #  Metal 1      139618 ( 66.0%)     72020 ( 34.0%)     211638
[03/12 10:37:57  13373] #  Metal 2        1567 (  0.9%)    169462 ( 99.1%)     171029
[03/12 10:37:57  13373] #  Metal 3         375 (  1.0%)     36434 ( 99.0%)      36809
[03/12 10:37:57  13373] #  Metal 4         276 (  2.6%)     10150 ( 97.4%)      10426
[03/12 10:37:57  13373] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:37:57  13373] #  Metal 6         315 (  6.3%)      4655 ( 93.7%)       4970
[03/12 10:37:57  13373] #  Metal 7         639 ( 12.9%)      4309 ( 87.1%)       4948
[03/12 10:37:57  13373] #-----------------------------------------------------------
[03/12 10:37:57  13373] #               142841 ( 32.1%)    302322 ( 67.9%)     445163 
[03/12 10:37:57  13373] #
[03/12 10:37:57  13373] #Total number of DRC violations = 0
[03/12 10:37:57  13373] #Total number of net violated process antenna rule = 0
[03/12 10:37:57  13373] #
[03/12 10:38:00  13377] #
[03/12 10:38:00  13377] #Start Post Route via swapping..
[03/12 10:38:01  13377] #0.25% of area are rerouted by ECO routing.
[03/12 10:38:01  13378] #    number of violations = 0
[03/12 10:38:01  13378] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1792.16 (MB), peak = 1921.36 (MB)
[03/12 10:38:04  13380] #    number of violations = 0
[03/12 10:38:04  13380] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1797.19 (MB), peak = 1921.36 (MB)
[03/12 10:38:04  13380] #CELL_VIEW fullchip,init has no DRC violation.
[03/12 10:38:04  13380] #Total number of DRC violations = 0
[03/12 10:38:04  13380] #Total number of net violated process antenna rule = 0
[03/12 10:38:04  13380] #Post Route via swapping is done.
[03/12 10:38:04  13380] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:38:04  13380] #Total wire length = 1553334 um.
[03/12 10:38:04  13380] #Total half perimeter of net bounding box = 1345549 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M2 = 431220 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M3 = 501907 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M4 = 343608 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M6 = 9907 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M7 = 76764 um.
[03/12 10:38:04  13380] #Total wire length on LAYER M8 = 69385 um.
[03/12 10:38:04  13380] #Total number of vias = 445163
[03/12 10:38:04  13380] #Total number of multi-cut vias = 302374 ( 67.9%)
[03/12 10:38:04  13380] #Total number of single cut vias = 142789 ( 32.1%)
[03/12 10:38:04  13380] #Up-Via Summary (total 445163):
[03/12 10:38:04  13380] #                   single-cut          multi-cut      Total
[03/12 10:38:04  13380] #-----------------------------------------------------------
[03/12 10:38:04  13380] #  Metal 1      139618 ( 66.0%)     72020 ( 34.0%)     211638
[03/12 10:38:04  13380] #  Metal 2        1558 (  0.9%)    169471 ( 99.1%)     171029
[03/12 10:38:04  13380] #  Metal 3         367 (  1.0%)     36442 ( 99.0%)      36809
[03/12 10:38:04  13380] #  Metal 4         268 (  2.6%)     10158 ( 97.4%)      10426
[03/12 10:38:04  13380] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:38:04  13380] #  Metal 6         303 (  6.1%)      4667 ( 93.9%)       4970
[03/12 10:38:04  13380] #  Metal 7         624 ( 12.6%)      4324 ( 87.4%)       4948
[03/12 10:38:04  13380] #-----------------------------------------------------------
[03/12 10:38:04  13380] #               142789 ( 32.1%)    302374 ( 67.9%)     445163 
[03/12 10:38:04  13380] #
[03/12 10:38:04  13380] #detailRoute Statistics:
[03/12 10:38:04  13380] #Cpu time = 00:00:14
[03/12 10:38:04  13380] #Elapsed time = 00:00:14
[03/12 10:38:04  13380] #Increased memory = 31.83 (MB)
[03/12 10:38:04  13380] #Total memory = 1795.46 (MB)
[03/12 10:38:04  13380] #Peak memory = 1921.36 (MB)
[03/12 10:38:04  13380] #Updating routing design signature
[03/12 10:38:04  13380] #Created 847 library cell signatures
[03/12 10:38:04  13380] #Created 63029 NETS and 0 SPECIALNETS signatures
[03/12 10:38:04  13381] #Created 116396 instance signatures
[03/12 10:38:04  13381] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1802.95 (MB), peak = 1921.36 (MB)
[03/12 10:38:05  13381] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1803.20 (MB), peak = 1921.36 (MB)
[03/12 10:38:06  13383] #
[03/12 10:38:06  13383] #globalDetailRoute statistics:
[03/12 10:38:06  13383] #Cpu time = 00:00:28
[03/12 10:38:06  13383] #Elapsed time = 00:00:27
[03/12 10:38:06  13383] #Increased memory = -92.12 (MB)
[03/12 10:38:06  13383] #Total memory = 1735.52 (MB)
[03/12 10:38:06  13383] #Peak memory = 1921.36 (MB)
[03/12 10:38:06  13383] #Number of warnings = 1
[03/12 10:38:06  13383] #Total number of warnings = 93
[03/12 10:38:06  13383] #Number of fails = 0
[03/12 10:38:06  13383] #Total number of fails = 0
[03/12 10:38:06  13383] #Complete globalDetailRoute on Tue Mar 12 10:38:06 2024
[03/12 10:38:06  13383] #
[03/12 10:38:06  13383] **optDesign ... cpu = 0:01:39, real = 0:01:37, mem = 2033.6M, totSessionCpu=3:43:03 **
[03/12 10:38:06  13383] -routeWithEco false                      # bool, default=false
[03/12 10:38:06  13383] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:38:06  13383] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:38:06  13383] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:38:06  13383] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:38:06  13383] Extraction called for design 'fullchip' of instances=116395 and nets=63029 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:38:06  13383] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:38:06  13383] RC Extraction called in multi-corner(2) mode.
[03/12 10:38:07  13383] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:38:07  13383] Process corner(s) are loaded.
[03/12 10:38:07  13383]  Corner: Cmax
[03/12 10:38:07  13383]  Corner: Cmin
[03/12 10:38:07  13383] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:38:07  13383] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:38:07  13383]       RC Corner Indexes            0       1   
[03/12 10:38:07  13383] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:38:07  13383] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:38:07  13383] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:38:07  13383] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:38:07  13383] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:38:07  13383] Shrink Factor                : 1.00000
[03/12 10:38:08  13385] Initializing multi-corner capacitance tables ... 
[03/12 10:38:08  13385] Initializing multi-corner resistance tables ...
[03/12 10:38:09  13385] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2033.6M)
[03/12 10:38:09  13386] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:38:10  13386] Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2081.6M)
[03/12 10:38:10  13387] Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 2081.6M)
[03/12 10:38:11  13388] Extracted 30.0002% (CPU Time= 0:00:03.4  MEM= 2081.6M)
[03/12 10:38:12  13389] Extracted 40.0003% (CPU Time= 0:00:04.4  MEM= 2085.6M)
[03/12 10:38:14  13390] Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2085.6M)
[03/12 10:38:14  13391] Extracted 60.0002% (CPU Time= 0:00:06.6  MEM= 2085.6M)
[03/12 10:38:15  13392] Extracted 70.0002% (CPU Time= 0:00:07.2  MEM= 2085.6M)
[03/12 10:38:16  13392] Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 2085.6M)
[03/12 10:38:17  13393] Extracted 90.0003% (CPU Time= 0:00:08.9  MEM= 2085.6M)
[03/12 10:38:19  13396] Extracted 100% (CPU Time= 0:00:11.6  MEM= 2089.7M)
[03/12 10:38:19  13396] Number of Extracted Resistors     : 1207265
[03/12 10:38:19  13396] Number of Extracted Ground Cap.   : 1195715
[03/12 10:38:19  13396] Number of Extracted Coupling Cap. : 2097592
[03/12 10:38:19  13396] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:38:19  13396] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:38:19  13396]  Corner: Cmax
[03/12 10:38:19  13396]  Corner: Cmin
[03/12 10:38:20  13396] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2075.6M)
[03/12 10:38:20  13396] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:38:20  13397] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62850 times net's RC data read were performed.
[03/12 10:38:21  13397] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2075.633M)
[03/12 10:38:21  13397] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:38:21  13398] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2075.633M)
[03/12 10:38:21  13398] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.5  Real Time: 0:00:15.0  MEM: 2075.633M)
[03/12 10:38:21  13398] **optDesign ... cpu = 0:01:54, real = 0:01:52, mem = 2031.6M, totSessionCpu=3:43:18 **
[03/12 10:38:21  13398] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:38:21  13398] Begin IPO call back ...
[03/12 10:38:21  13398] End IPO call back ...
[03/12 10:38:21  13398] #################################################################################
[03/12 10:38:21  13398] # Design Stage: PostRoute
[03/12 10:38:21  13398] # Design Name: fullchip
[03/12 10:38:21  13398] # Design Mode: 65nm
[03/12 10:38:21  13398] # Analysis Mode: MMMC OCV 
[03/12 10:38:21  13398] # Parasitics Mode: SPEF/RCDB
[03/12 10:38:21  13398] # Signoff Settings: SI On 
[03/12 10:38:21  13398] #################################################################################
[03/12 10:38:23  13400] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:38:23  13400] Setting infinite Tws ...
[03/12 10:38:23  13400] First Iteration Infinite Tw... 
[03/12 10:38:23  13400] Calculate early delays in OCV mode...
[03/12 10:38:23  13400] Calculate late delays in OCV mode...
[03/12 10:38:23  13400] Topological Sorting (CPU = 0:00:00.2, MEM = 2048.1M, InitMEM = 2039.1M)
[03/12 10:38:23  13400] Initializing multi-corner capacitance tables ... 
[03/12 10:38:24  13401] Initializing multi-corner resistance tables ...
[03/12 10:38:24  13401] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:38:24  13401] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2065.3M)
[03/12 10:38:24  13401] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:38:41  13418] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:38:42  13419] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[03/12 10:38:42  13419] End delay calculation. (MEM=2170.18 CPU=0:00:17.0 REAL=0:00:17.0)
[03/12 10:38:42  13419] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:38:42  13419] *** CDM Built up (cpu=0:00:20.9  real=0:00:21.0  mem= 2170.2M) ***
[03/12 10:38:44  13421] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2170.2M)
[03/12 10:38:44  13421] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:38:44  13421] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2170.2M)
[03/12 10:38:44  13421] Starting SI iteration 2
[03/12 10:38:44  13421] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:38:44  13421] Calculate early delays in OCV mode...
[03/12 10:38:44  13421] Calculate late delays in OCV mode...
[03/12 10:38:50  13427] AAE_INFO-618: Total number of nets in the design is 63029,  8.3 percent of the nets selected for SI analysis
[03/12 10:38:50  13427] End delay calculation. (MEM=2146.22 CPU=0:00:05.5 REAL=0:00:05.0)
[03/12 10:38:50  13427] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2146.2M) ***
[03/12 10:38:53  13430] *** Done Building Timing Graph (cpu=0:00:32.8 real=0:00:32.0 totSessionCpu=3:43:51 mem=2146.2M)
[03/12 10:38:53  13430] **optDesign ... cpu = 0:02:27, real = 0:02:24, mem = 2037.2M, totSessionCpu=3:43:51 **
[03/12 10:38:53  13430] Latch borrow mode reset to max_borrow
[03/12 10:38:56  13433] <optDesign CMD> Restore Using all VT Cells
[03/12 10:38:56  13433] Reported timing to dir ./timingReports
[03/12 10:38:56  13433] **optDesign ... cpu = 0:02:29, real = 0:02:27, mem = 2037.2M, totSessionCpu=3:43:53 **
[03/12 10:38:56  13433] Begin: glitch net info
[03/12 10:38:56  13433] glitch slack range: number of glitch nets
[03/12 10:38:56  13433] glitch slack < -0.32 : 0
[03/12 10:38:56  13433] -0.32 < glitch slack < -0.28 : 0
[03/12 10:38:56  13433] -0.28 < glitch slack < -0.24 : 0
[03/12 10:38:56  13433] -0.24 < glitch slack < -0.2 : 0
[03/12 10:38:56  13433] -0.2 < glitch slack < -0.16 : 0
[03/12 10:38:56  13433] -0.16 < glitch slack < -0.12 : 0
[03/12 10:38:56  13433] -0.12 < glitch slack < -0.08 : 0
[03/12 10:38:56  13433] -0.08 < glitch slack < -0.04 : 0
[03/12 10:38:56  13433] -0.04 < glitch slack : 0
[03/12 10:38:56  13433] End: glitch net info
[03/12 10:38:56  13433] ** Profile ** Start :  cpu=0:00:00.0, mem=2094.4M
[03/12 10:38:56  13433] ** Profile ** Other data :  cpu=0:00:00.2, mem=2094.4M
[03/12 10:38:57  13434] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2094.4M
[03/12 10:38:59  13436] ** Profile ** Total reports :  cpu=0:00:02.5, mem=2039.2M
[03/12 10:39:01  13438] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2039.2M
[03/12 10:39:01  13438] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2039.2M
[03/12 10:39:01  13438] **optDesign ... cpu = 0:02:35, real = 0:02:32, mem = 2037.2M, totSessionCpu=3:43:59 **
[03/12 10:39:01  13438]  ReSet Options after AAE Based Opt flow 
[03/12 10:39:01  13438] *** Finished optDesign ***
[03/12 10:39:01  13438] 
[03/12 10:39:01  13438] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:44 real=  0:02:41)
[03/12 10:39:01  13438] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/12 10:39:01  13438] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:30.6 real=0:00:29.7)
[03/12 10:39:01  13438] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:39:01  13438] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:37.8 real=0:00:37.7)
[03/12 10:39:01  13438] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.4 real=0:00:12.2)
[03/12 10:39:01  13438] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[03/12 10:39:01  13438] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:28.0 real=0:00:27.4)
[03/12 10:39:01  13438] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:32.8 real=0:00:32.6)
[03/12 10:39:01  13438] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:39:01  13438] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.2 real=0:00:02.3)
[03/12 10:39:01  13438] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:39:01  13438] Info: pop threads available for lower-level modules during optimization.
[03/12 10:39:02  13438] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/12 10:39:02  13438] <CMD> optDesign -postRoute -inc
[03/12 10:39:02  13438] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/12 10:39:02  13438] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/12 10:39:02  13438] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 10:39:02  13438] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 10:39:02  13438] -setupDynamicPowerViewAsDefaultView false
[03/12 10:39:02  13438]                                            # bool, default=false, private
[03/12 10:39:02  13438] #spOpts: N=65 mergeVia=F 
[03/12 10:39:02  13439] Core basic site is core
[03/12 10:39:02  13439] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/12 10:39:02  13439] #spOpts: N=65 mergeVia=F 
[03/12 10:39:02  13439] GigaOpt running with 1 threads.
[03/12 10:39:02  13439] Info: 1 threads available for lower-level modules during optimization.
[03/12 10:39:02  13439] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/12 10:39:02  13439] 	Cell FILL1_LL, site bcore.
[03/12 10:39:02  13439] 	Cell FILL_NW_HH, site bcore.
[03/12 10:39:02  13439] 	Cell FILL_NW_LL, site bcore.
[03/12 10:39:02  13439] 	Cell GFILL, site gacore.
[03/12 10:39:02  13439] 	Cell GFILL10, site gacore.
[03/12 10:39:02  13439] 	Cell GFILL2, site gacore.
[03/12 10:39:02  13439] 	Cell GFILL3, site gacore.
[03/12 10:39:02  13439] 	Cell GFILL4, site gacore.
[03/12 10:39:02  13439] 	Cell LVLLHCD1, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHCD2, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHCD4, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHCD8, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHD1, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHD2, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHD4, site bcore.
[03/12 10:39:02  13439] 	Cell LVLLHD8, site bcore.
[03/12 10:39:02  13439] .
[03/12 10:39:04  13441] Effort level <high> specified for reg2reg path_group
[03/12 10:39:06  13443] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2003.2M, totSessionCpu=3:44:04 **
[03/12 10:39:06  13443] **INFO: DRVs not fixed with -incr option
[03/12 10:39:06  13443] #Created 847 library cell signatures
[03/12 10:39:07  13443] #Created 63029 NETS and 0 SPECIALNETS signatures
[03/12 10:39:07  13444] #Created 116396 instance signatures
[03/12 10:39:07  13444] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.41 (MB), peak = 1921.36 (MB)
[03/12 10:39:07  13444] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1779.41 (MB), peak = 1921.36 (MB)
[03/12 10:39:07  13444] #spOpts: N=65 
[03/12 10:39:07  13445] Begin checking placement ... (start mem=2003.2M, init mem=2003.2M)
[03/12 10:39:08  13445] *info: Placed = 116395        
[03/12 10:39:08  13445] *info: Unplaced = 0           
[03/12 10:39:08  13445] Placement Density:98.70%(449857/455760)
[03/12 10:39:08  13445] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2003.2M)
[03/12 10:39:08  13445]  Initial DC engine is -> aae
[03/12 10:39:08  13445]  
[03/12 10:39:08  13445]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/12 10:39:08  13445]  
[03/12 10:39:08  13445]  
[03/12 10:39:08  13445]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/12 10:39:08  13445]  
[03/12 10:39:08  13445] Reset EOS DB
[03/12 10:39:08  13445] Ignoring AAE DB Resetting ...
[03/12 10:39:08  13445]  Set Options for AAE Based Opt flow 
[03/12 10:39:08  13445] *** optDesign -postRoute ***
[03/12 10:39:08  13445] DRC Margin: user margin 0.0; extra margin 0
[03/12 10:39:08  13445] Setup Target Slack: user slack 0
[03/12 10:39:08  13445] Hold Target Slack: user slack 0
[03/12 10:39:08  13445] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/12 10:39:08  13445] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/12 10:39:08  13445] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/12 10:39:08  13445] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/12 10:39:08  13445] -setupDynamicPowerViewAsDefaultView false
[03/12 10:39:08  13445]                                            # bool, default=false, private
[03/12 10:39:08  13445] Include MVT Delays for Hold Opt
[03/12 10:39:08  13445] ** INFO : this run is activating 'postRoute' automaton
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445] Type 'man IMPOPT-3663' for more detail.
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445] Power view               = WC_VIEW
[03/12 10:39:08  13445] Number of VT partitions  = 2
[03/12 10:39:08  13445] Standard cells in design = 811
[03/12 10:39:08  13445] Instances in design      = 58985
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445] Instance distribution across the VT partitions:
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445]  LVT : inst = 27742 (47.0%), cells = 335 (41%)
[03/12 10:39:08  13445]    Lib tcbn65gpluswc        : inst = 27742 (47.0%)
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445]  HVT : inst = 31219 (52.9%), cells = 457 (56%)
[03/12 10:39:08  13445]    Lib tcbn65gpluswc        : inst = 31219 (52.9%)
[03/12 10:39:08  13445] 
[03/12 10:39:08  13445] Reporting took 0 sec
[03/12 10:39:08  13446] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62849 times net's RC data read were performed.
[03/12 10:39:08  13446] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:39:08  13446] Extraction called for design 'fullchip' of instances=116395 and nets=63029 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:39:08  13446] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:39:08  13446] RC Extraction called in multi-corner(2) mode.
[03/12 10:39:08  13446] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:39:09  13446] Process corner(s) are loaded.
[03/12 10:39:09  13446]  Corner: Cmax
[03/12 10:39:09  13446]  Corner: Cmin
[03/12 10:39:09  13446] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:39:09  13446] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:39:09  13446]       RC Corner Indexes            0       1   
[03/12 10:39:09  13446] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:39:09  13446] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:39:09  13446] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:39:09  13446] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:39:09  13446] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:39:09  13446] Shrink Factor                : 1.00000
[03/12 10:39:10  13447] Initializing multi-corner capacitance tables ... 
[03/12 10:39:10  13447] Initializing multi-corner resistance tables ...
[03/12 10:39:11  13448] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1990.3M)
[03/12 10:39:11  13448] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:39:12  13449] Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2062.3M)
[03/12 10:39:12  13450] Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 2062.3M)
[03/12 10:39:13  13450] Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 2062.3M)
[03/12 10:39:14  13451] Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2066.3M)
[03/12 10:39:16  13453] Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2066.3M)
[03/12 10:39:16  13454] Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2066.3M)
[03/12 10:39:17  13454] Extracted 70.0002% (CPU Time= 0:00:07.3  MEM= 2066.3M)
[03/12 10:39:17  13455] Extracted 80.0002% (CPU Time= 0:00:08.0  MEM= 2066.3M)
[03/12 10:39:19  13456] Extracted 90.0003% (CPU Time= 0:00:09.1  MEM= 2066.3M)
[03/12 10:39:21  13459] Extracted 100% (CPU Time= 0:00:11.8  MEM= 2070.4M)
[03/12 10:39:21  13459] Number of Extracted Resistors     : 1207265
[03/12 10:39:21  13459] Number of Extracted Ground Cap.   : 1195715
[03/12 10:39:21  13459] Number of Extracted Coupling Cap. : 2097592
[03/12 10:39:21  13459] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:39:21  13459] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:39:21  13459]  Corner: Cmax
[03/12 10:39:21  13459]  Corner: Cmin
[03/12 10:39:22  13459] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2048.3M)
[03/12 10:39:22  13459] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:39:22  13460] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62850 times net's RC data read were performed.
[03/12 10:39:23  13460] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2048.332M)
[03/12 10:39:23  13460] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:39:23  13460] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2048.332M)
[03/12 10:39:23  13460] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.7  Real Time: 0:00:15.0  MEM: 2048.332M)
[03/12 10:39:23  13461] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:39:23  13461] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2025.1M)
[03/12 10:39:23  13461] Initializing multi-corner capacitance tables ... 
[03/12 10:39:23  13461] Initializing multi-corner resistance tables ...
[03/12 10:39:26  13464] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:39:26  13464] Begin IPO call back ...
[03/12 10:39:26  13464] End IPO call back ...
[03/12 10:39:26  13464] #################################################################################
[03/12 10:39:26  13464] # Design Stage: PostRoute
[03/12 10:39:26  13464] # Design Name: fullchip
[03/12 10:39:26  13464] # Design Mode: 65nm
[03/12 10:39:26  13464] # Analysis Mode: MMMC OCV 
[03/12 10:39:26  13464] # Parasitics Mode: SPEF/RCDB
[03/12 10:39:26  13464] # Signoff Settings: SI On 
[03/12 10:39:26  13464] #################################################################################
[03/12 10:39:27  13464] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:39:27  13464] Setting infinite Tws ...
[03/12 10:39:27  13464] First Iteration Infinite Tw... 
[03/12 10:39:27  13464] Calculate early delays in OCV mode...
[03/12 10:39:27  13464] Calculate late delays in OCV mode...
[03/12 10:39:27  13465] Topological Sorting (CPU = 0:00:00.2, MEM = 2032.1M, InitMEM = 2023.1M)
[03/12 10:39:45  13482] AAE_INFO-618: Total number of nets in the design is 63029,  99.7 percent of the nets selected for SI analysis
[03/12 10:39:45  13483] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/12 10:39:45  13483] End delay calculation. (MEM=2154.22 CPU=0:00:17.4 REAL=0:00:17.0)
[03/12 10:39:45  13483] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:39:45  13483] *** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 2154.2M) ***
[03/12 10:39:47  13485] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2154.2M)
[03/12 10:39:47  13485] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:39:47  13485] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2154.2M)
[03/12 10:39:47  13485] 
[03/12 10:39:47  13485] Executing IPO callback for view pruning ..
[03/12 10:39:47  13485] Starting SI iteration 2
[03/12 10:39:48  13486] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:39:48  13486] Calculate early delays in OCV mode...
[03/12 10:39:48  13486] Calculate late delays in OCV mode...
[03/12 10:39:53  13491] AAE_INFO-618: Total number of nets in the design is 63029,  8.3 percent of the nets selected for SI analysis
[03/12 10:39:53  13491] End delay calculation. (MEM=2130.26 CPU=0:00:05.5 REAL=0:00:05.0)
[03/12 10:39:53  13491] *** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 2130.3M) ***
[03/12 10:39:56  13493] *** Done Building Timing Graph (cpu=0:00:30.0 real=0:00:30.0 totSessionCpu=3:44:54 mem=2130.3M)
[03/12 10:39:56  13494] ** Profile ** Start :  cpu=0:00:00.0, mem=2130.3M
[03/12 10:39:56  13494] ** Profile ** Other data :  cpu=0:00:00.2, mem=2130.3M
[03/12 10:39:57  13494] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2130.3M
[03/12 10:39:59  13496] ** Profile ** DRVs :  cpu=0:00:02.0, mem=2130.3M
[03/12 10:39:59  13496] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.915  | -0.915  | -0.003  |
|           TNS (ns):| -1665.7 | -1665.7 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2130.3M
[03/12 10:39:59  13496] **optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1977.6M, totSessionCpu=3:44:57 **
[03/12 10:39:59  13496] Setting latch borrow mode to budget during optimization.
[03/12 10:40:02  13500] *** Timing NOT met, worst failing slack is -0.915
[03/12 10:40:02  13500] *** Check timing (0:00:00.0)
[03/12 10:40:02  13500] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:40:02  13500] optDesignOneStep: Leakage Power Flow
[03/12 10:40:02  13500] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:40:02  13500] Begin: GigaOpt Optimization in WNS mode
[03/12 10:40:02  13500] Info: 1 clock net  excluded from IPO operation.
[03/12 10:40:02  13500] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:40:02  13500] #spOpts: N=65 mergeVia=F 
[03/12 10:40:07  13505] *info: 1 clock net excluded
[03/12 10:40:07  13505] *info: 2 special nets excluded.
[03/12 10:40:07  13505] *info: 179 no-driver nets excluded.
[03/12 10:40:10  13508] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -1665.712 Density 98.70
[03/12 10:40:10  13508] Optimizer WNS Pass 0
[03/12 10:40:11  13508] Active Path Group: reg2reg  
[03/12 10:40:11  13509] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:11  13509] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:40:11  13509] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:11  13509] |  -0.915|   -0.915|-1665.709|-1665.712|    98.70%|   0:00:00.0| 2219.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:40:11  13509] |        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
[03/12 10:40:13  13511] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:13  13511] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:13  13511] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:40:13  13511] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:13  13511] |  -0.913|   -0.913|-1665.583|-1665.586|    98.71%|   0:00:02.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:40:13  13511] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 10:40:13  13511] |  -0.913|   -0.913|-1665.583|-1665.586|    98.71%|   0:00:00.0| 2253.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:40:13  13511] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 10:40:13  13511] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:13  13511] 
[03/12 10:40:13  13511] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=2253.0M) ***
[03/12 10:40:13  13511] 
[03/12 10:40:13  13511] *** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=2253.0M) ***
[03/12 10:40:13  13511] ** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1665.586 Density 98.71
[03/12 10:40:13  13511] Update Timing Windows (Threshold 0.014) ...
[03/12 10:40:14  13511] Re Calculate Delays on 2 Nets
[03/12 10:40:14  13511] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:40:14  13511] Layer 7 has 935 constrained nets 
[03/12 10:40:14  13511] **** End NDR-Layer Usage Statistics ****
[03/12 10:40:14  13511] 
[03/12 10:40:14  13511] *** Finish Post Route Setup Fixing (cpu=0:00:04.1 real=0:00:05.0 mem=2253.0M) ***
[03/12 10:40:14  13512] #spOpts: N=65 
[03/12 10:40:14  13512] *** Starting refinePlace (3:45:12 mem=2249.9M) ***
[03/12 10:40:14  13512] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:40:14  13512] Starting refinePlace ...
[03/12 10:40:14  13512] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:40:14  13512] Density distribution unevenness ratio = 0.395%
[03/12 10:40:14  13512]   Spread Effort: high, post-route mode, useDDP on.
[03/12 10:40:14  13512] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2249.9MB) @(3:45:12 - 3:45:13).
[03/12 10:40:14  13512] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:14  13512] wireLenOptFixPriorityInst 0 inst fixed
[03/12 10:40:15  13513] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:15  13513] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2249.9MB) @(3:45:13 - 3:45:13).
[03/12 10:40:15  13513] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:15  13513] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2249.9MB
[03/12 10:40:15  13513] Statistics of distance of Instance movement in refine placement:
[03/12 10:40:15  13513]   maximum (X+Y) =         0.00 um
[03/12 10:40:15  13513]   mean    (X+Y) =         0.00 um
[03/12 10:40:15  13513] Summary Report:
[03/12 10:40:15  13513] Instances move: 0 (out of 58985 movable)
[03/12 10:40:15  13513] Mean displacement: 0.00 um
[03/12 10:40:15  13513] Max displacement: 0.00 um 
[03/12 10:40:15  13513] Total instances moved : 0
[03/12 10:40:15  13513] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:40:15  13513] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2249.9MB
[03/12 10:40:15  13513] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2249.9MB) @(3:45:12 - 3:45:13).
[03/12 10:40:15  13513] *** Finished refinePlace (3:45:14 mem=2249.9M) ***
[03/12 10:40:15  13513] #spOpts: N=65 
[03/12 10:40:15  13514] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:40:15  13514] Density distribution unevenness ratio = 0.395%
[03/12 10:40:15  13514] End: GigaOpt Optimization in WNS mode
[03/12 10:40:15  13514] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:40:15  13514] optDesignOneStep: Leakage Power Flow
[03/12 10:40:15  13514] **INFO: Num dontuse cells 97, Num usable cells 924
[03/12 10:40:16  13514] Begin: GigaOpt Optimization in TNS mode
[03/12 10:40:16  13514] Info: 1 clock net  excluded from IPO operation.
[03/12 10:40:16  13514] PhyDesignGrid: maxLocalDensity 0.96
[03/12 10:40:16  13514] #spOpts: N=65 
[03/12 10:40:20  13518] *info: 1 clock net excluded
[03/12 10:40:20  13518] *info: 2 special nets excluded.
[03/12 10:40:20  13518] *info: 179 no-driver nets excluded.
[03/12 10:40:22  13521] ** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1665.586 Density 98.71
[03/12 10:40:22  13521] Optimizer TNS Opt
[03/12 10:40:22  13521] Active Path Group: reg2reg  
[03/12 10:40:23  13521] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:23  13521] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:40:23  13521] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:23  13521] |  -0.913|   -0.913|-1665.583|-1665.586|    98.71%|   0:00:01.0| 2264.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:40:23  13521] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 10:40:27  13525] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:04.0| 2268.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 10:40:27  13525] |        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
[03/12 10:40:28  13526] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:01.0| 2271.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:40:28  13526] |        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/12 10:40:28  13527] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2272.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 10:40:28  13527] |        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
[03/12 10:40:29  13527] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:01.0| 2272.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 10:40:29  13527] |        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/12 10:40:29  13528] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2272.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/12 10:40:29  13528] |        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
[03/12 10:40:29  13528] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:29  13528] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:29  13528] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:40:29  13528] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:30  13528] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:01.0| 2272.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:40:30  13528] |        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/12 10:40:30  13529] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2273.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:40:30  13529] |        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
[03/12 10:40:31  13529] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:01.0| 2274.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:40:31  13529] |        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/12 10:40:31  13529] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:31  13530] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:31  13530] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:40:31  13530] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:31  13530] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2275.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:40:31  13530] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/12 10:40:32  13530] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:01.0| 2275.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/12 10:40:32  13530] |        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
[03/12 10:40:32  13530] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2275.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:40:32  13530] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/12 10:40:32  13530] |  -0.913|   -0.913|-1665.489|-1665.492|    98.71%|   0:00:00.0| 2275.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:40:32  13530] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/12 10:40:32  13530] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:40:32  13530] 
[03/12 10:40:32  13530] *** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:10.0 mem=2275.8M) ***
[03/12 10:40:32  13531] 
[03/12 10:40:32  13531] *** Finished Optimize Step Cumulative (cpu=0:00:09.7 real=0:00:10.0 mem=2275.8M) ***
[03/12 10:40:32  13531] ** GigaOpt Optimizer WNS Slack -0.913 TNS Slack -1665.492 Density 98.71
[03/12 10:40:32  13531] Update Timing Windows (Threshold 0.014) ...
[03/12 10:40:32  13531] Re Calculate Delays on 2 Nets
[03/12 10:40:32  13531] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:40:32  13531] Layer 7 has 935 constrained nets 
[03/12 10:40:32  13531] **** End NDR-Layer Usage Statistics ****
[03/12 10:40:32  13531] 
[03/12 10:40:32  13531] *** Finish Post Route Setup Fixing (cpu=0:00:10.6 real=0:00:10.0 mem=2275.8M) ***
[03/12 10:40:32  13531] #spOpts: N=65 
[03/12 10:40:33  13531] *** Starting refinePlace (3:45:32 mem=2256.7M) ***
[03/12 10:40:33  13531] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:40:33  13531] Starting refinePlace ...
[03/12 10:40:33  13531] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:40:33  13531] Density distribution unevenness ratio = 0.395%
[03/12 10:40:33  13532]   Spread Effort: high, post-route mode, useDDP on.
[03/12 10:40:33  13532] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2256.7MB) @(3:45:32 - 3:45:32).
[03/12 10:40:33  13532] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:33  13532] wireLenOptFixPriorityInst 0 inst fixed
[03/12 10:40:34  13532] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:34  13532] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2256.7MB) @(3:45:32 - 3:45:33).
[03/12 10:40:34  13532] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/12 10:40:34  13532] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2256.7MB
[03/12 10:40:34  13532] Statistics of distance of Instance movement in refine placement:
[03/12 10:40:34  13532]   maximum (X+Y) =         0.00 um
[03/12 10:40:34  13532]   mean    (X+Y) =         0.00 um
[03/12 10:40:34  13532] Summary Report:
[03/12 10:40:34  13532] Instances move: 0 (out of 58984 movable)
[03/12 10:40:34  13532] Mean displacement: 0.00 um
[03/12 10:40:34  13532] Max displacement: 0.00 um 
[03/12 10:40:34  13532] Total instances moved : 0
[03/12 10:40:34  13532] Total net bbox length = 1.262e+06 (5.871e+05 6.754e+05) (ext = 2.068e+04)
[03/12 10:40:34  13532] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2256.7MB
[03/12 10:40:34  13532] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2256.7MB) @(3:45:32 - 3:45:33).
[03/12 10:40:34  13532] *** Finished refinePlace (3:45:33 mem=2256.7M) ***
[03/12 10:40:34  13533] #spOpts: N=65 
[03/12 10:40:34  13533] default core: bins with density >  0.75 = 97.4 % ( 1406 / 1444 )
[03/12 10:40:34  13533] Density distribution unevenness ratio = 0.395%
[03/12 10:40:34  13533] End: GigaOpt Optimization in TNS mode
[03/12 10:40:36  13535]   Timing Snapshot: (REF)
[03/12 10:40:36  13535]      Weighted WNS: -0.913
[03/12 10:40:36  13535]       All  PG WNS: -0.913
[03/12 10:40:36  13535]       High PG WNS: -0.913
[03/12 10:40:36  13535]       All  PG TNS: -1665.492
[03/12 10:40:36  13535]       High PG TNS: -1665.489
[03/12 10:40:36  13535]          Tran DRV: 0
[03/12 10:40:36  13535]           Cap DRV: 0
[03/12 10:40:36  13535]        Fanout DRV: 0
[03/12 10:40:36  13535]            Glitch: 0
[03/12 10:40:36  13535]    Category Slack: { [L, -0.913] [H, -0.913] }
[03/12 10:40:36  13535] 
[03/12 10:40:36  13535] Default Rule : ""
[03/12 10:40:36  13535] Non Default Rules :
[03/12 10:40:36  13535] Worst Slack : -0.913 ns
[03/12 10:40:36  13535] Total 0 nets layer assigned (0.5).
[03/12 10:40:36  13535] GigaOpt: setting up router preferences
[03/12 10:40:36  13535]         design wns: -0.9126
[03/12 10:40:36  13535]         slack threshold: 0.5074
[03/12 10:40:37  13536] GigaOpt: 0 nets assigned router directives
[03/12 10:40:37  13536] 
[03/12 10:40:37  13536] Start Assign Priority Nets ...
[03/12 10:40:37  13536] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/12 10:40:37  13536] Existing Priority Nets 0 (0.0%)
[03/12 10:40:37  13536] Total Assign Priority Nets 1890 (3.0%)
[03/12 10:40:37  13536] Default Rule : ""
[03/12 10:40:37  13536] Non Default Rules :
[03/12 10:40:37  13536] Worst Slack : -0.913 ns
[03/12 10:40:37  13536] Total 0 nets layer assigned (0.5).
[03/12 10:40:37  13536] GigaOpt: setting up router preferences
[03/12 10:40:37  13536]         design wns: -0.9126
[03/12 10:40:37  13536]         slack threshold: 0.5074
[03/12 10:40:38  13537] GigaOpt: 0 nets assigned router directives
[03/12 10:40:38  13537] 
[03/12 10:40:38  13537] Start Assign Priority Nets ...
[03/12 10:40:38  13537] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/12 10:40:38  13537] Existing Priority Nets 0 (0.0%)
[03/12 10:40:38  13537] Total Assign Priority Nets 1890 (3.0%)
[03/12 10:40:38  13537] ** Profile ** Start :  cpu=0:00:00.0, mem=2217.3M
[03/12 10:40:38  13537] ** Profile ** Other data :  cpu=0:00:00.2, mem=2217.3M
[03/12 10:40:39  13538] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2217.3M
[03/12 10:40:41  13540] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2217.3M
[03/12 10:40:41  13540] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.913  | -0.913  | -0.003  |
|           TNS (ns):| -1665.5 | -1665.5 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2217.3M
[03/12 10:40:41  13540] **optDesign ... cpu = 0:01:36, real = 0:01:35, mem = 2088.0M, totSessionCpu=3:45:40 **
[03/12 10:40:41  13540] -routeWithEco false                      # bool, default=false
[03/12 10:40:41  13540] -routeWithEco true                       # bool, default=false, user setting
[03/12 10:40:41  13540] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:40:41  13540] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:40:41  13540] -routeWithTimingDriven false             # bool, default=false, user setting
[03/12 10:40:41  13540] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:40:41  13540] -routeWithSiDriven false                 # bool, default=false, user setting
[03/12 10:40:41  13540] 
[03/12 10:40:41  13540] globalDetailRoute
[03/12 10:40:41  13540] 
[03/12 10:40:41  13540] #setNanoRouteMode -drouteAutoStop true
[03/12 10:40:41  13540] #setNanoRouteMode -drouteFixAntenna true
[03/12 10:40:41  13540] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/12 10:40:41  13540] #setNanoRouteMode -routeSelectedNetOnly false
[03/12 10:40:41  13540] #setNanoRouteMode -routeWithEco true
[03/12 10:40:41  13540] #setNanoRouteMode -routeWithSiDriven false
[03/12 10:40:41  13540] #setNanoRouteMode -routeWithTimingDriven false
[03/12 10:40:41  13540] #Start globalDetailRoute on Tue Mar 12 10:40:41 2024
[03/12 10:40:41  13540] #
[03/12 10:40:41  13540] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 72053 times net's RC data read were performed.
[03/12 10:40:42  13541] ### Net info: total nets: 63028
[03/12 10:40:42  13541] ### Net info: dirty nets: 4
[03/12 10:40:42  13541] ### Net info: marked as disconnected nets: 0
[03/12 10:40:42  13541] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC9974_FE_RN_958_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9974_FE_RN_958_0 at location ( 549.100 54.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:42  13541] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9974_FE_RN_958_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:42  13541] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC9974_FE_RN_958_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN6975_FE_RN_958_0 at location ( 548.500 54.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:42  13541] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN6975_FE_RN_958_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1028 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113299 at location ( 635.100 44.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113299 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1028 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113310 at location ( 634.700 45.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113310 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U65 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n53 at location ( 601.500 31.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U65 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n54 at location ( 602.140 30.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n54 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U65 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n430 at location ( 601.900 30.250 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n430 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U323 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n2819 at location ( 673.700 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/12 10:40:45  13544] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n2819 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/12 10:40:45  13544] ### Net info: fully routed nets: 62820
[03/12 10:40:45  13544] ### Net info: trivial (single pin) nets: 0
[03/12 10:40:45  13544] ### Net info: unrouted nets: 179
[03/12 10:40:45  13544] ### Net info: re-extraction nets: 29
[03/12 10:40:45  13544] ### Net info: ignored nets: 0
[03/12 10:40:45  13544] ### Net info: skip routing nets: 0
[03/12 10:40:46  13545] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/12 10:40:46  13545] #Loading the last recorded routing design signature
[03/12 10:40:46  13546] #Created 1 NETS and 0 SPECIALNETS new signatures
[03/12 10:40:47  13546] #Summary of the placement changes since last routing:
[03/12 10:40:47  13546] #  Number of instances added (including moved) = 4
[03/12 10:40:47  13546] #  Number of instances deleted (including moved) = 5
[03/12 10:40:47  13546] #  Number of instances resized = 5
[03/12 10:40:47  13546] #  Number of instances with pin swaps = 5
[03/12 10:40:47  13546] #  Total number of placement changes (moved instances are counted twice) = 14
[03/12 10:40:47  13546] #Start routing data preparation.
[03/12 10:40:47  13547] #Minimum voltage of a net in the design = 0.000.
[03/12 10:40:47  13547] #Maximum voltage of a net in the design = 1.100.
[03/12 10:40:47  13547] #Voltage range [0.000 - 0.000] has 1 net.
[03/12 10:40:47  13547] #Voltage range [0.900 - 1.100] has 1 net.
[03/12 10:40:47  13547] #Voltage range [0.000 - 1.100] has 63026 nets.
[03/12 10:40:48  13548] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/12 10:40:48  13548] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:40:48  13548] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:40:48  13548] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:40:48  13548] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:40:48  13548] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/12 10:40:48  13548] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:40:48  13548] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/12 10:40:51  13550] #1890/62849 = 3% of signal nets have been set as priority nets
[03/12 10:40:51  13550] #Regenerating Ggrids automatically.
[03/12 10:40:51  13550] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/12 10:40:51  13550] #Using automatically generated G-grids.
[03/12 10:40:51  13551] #Done routing data preparation.
[03/12 10:40:51  13551] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1739.02 (MB), peak = 1968.63 (MB)
[03/12 10:40:51  13551] #Merging special wires...
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 548.120 54.100 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN6975_FE_RN_958_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 548.700 54.115 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN9974_FE_RN_958_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 673.220 154.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n2819. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 599.600 27.025 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n430. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 599.245 27.120 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 599.695 26.920 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 636.930 39.715 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113299. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 636.320 39.700 ) on M1 for NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/net113310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 399.300 502.280 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PSN10093_n2046. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 398.720 502.300 ) on M1 for NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n2046. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/12 10:40:51  13551] #
[03/12 10:40:51  13551] #Connectivity extraction summary:
[03/12 10:40:51  13551] #33 routed nets are extracted.
[03/12 10:40:51  13551] #    12 (0.02%) extracted nets are partially routed.
[03/12 10:40:51  13551] #62816 routed nets are imported.
[03/12 10:40:51  13551] #179 nets are fixed|skipped|trivial (not extracted).
[03/12 10:40:51  13551] #Total number of nets = 63028.
[03/12 10:40:51  13551] #
[03/12 10:40:51  13551] #Found 0 nets for post-route si or timing fixing.
[03/12 10:40:52  13551] #Number of eco nets is 12
[03/12 10:40:52  13551] #
[03/12 10:40:52  13551] #Start data preparation...
[03/12 10:40:52  13551] #
[03/12 10:40:52  13551] #Data preparation is done on Tue Mar 12 10:40:52 2024
[03/12 10:40:52  13551] #
[03/12 10:40:52  13551] #Analyzing routing resource...
[03/12 10:40:56  13555] #Routing resource analysis is done on Tue Mar 12 10:40:56 2024
[03/12 10:40:56  13555] #
[03/12 10:40:56  13556] #  Resource Analysis:
[03/12 10:40:56  13556] #
[03/12 10:40:56  13556] #               Routing  #Avail      #Track     #Total     %Gcell
[03/12 10:40:56  13556] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/12 10:40:56  13556] #  --------------------------------------------------------------
[03/12 10:40:56  13556] #  Metal 1        H        3394          80       53824    94.48%
[03/12 10:40:56  13556] #  Metal 2        V        3392          84       53824     0.43%
[03/12 10:40:56  13556] #  Metal 3        H        3474           0       53824     0.00%
[03/12 10:40:56  13556] #  Metal 4        V        3412          64       53824     0.00%
[03/12 10:40:56  13556] #  Metal 5        H        3474           0       53824     0.00%
[03/12 10:40:56  13556] #  Metal 6        V        3476           0       53824     0.00%
[03/12 10:40:56  13556] #  Metal 7        H         868           0       53824     0.00%
[03/12 10:40:56  13556] #  Metal 8        V         869           0       53824     0.00%
[03/12 10:40:56  13556] #  --------------------------------------------------------------
[03/12 10:40:56  13556] #  Total                  22360       0.82%  430592    11.86%
[03/12 10:40:56  13556] #
[03/12 10:40:56  13556] #  26 nets (0.04%) with 1 preferred extra spacing.
[03/12 10:40:56  13556] #
[03/12 10:40:56  13556] #
[03/12 10:40:56  13556] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1744.18 (MB), peak = 1968.63 (MB)
[03/12 10:40:56  13556] #
[03/12 10:40:56  13556] #start global routing iteration 1...
[03/12 10:40:57  13557] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1751.76 (MB), peak = 1968.63 (MB)
[03/12 10:40:57  13557] #
[03/12 10:40:57  13557] #start global routing iteration 2...
[03/12 10:40:58  13557] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1744.61 (MB), peak = 1968.63 (MB)
[03/12 10:40:58  13557] #
[03/12 10:40:58  13558] #start global routing iteration 3...
[03/12 10:40:59  13559] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1744.61 (MB), peak = 1968.63 (MB)
[03/12 10:40:59  13559] #
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #Total number of trivial nets (e.g. < 2 pins) = 179 (skipped).
[03/12 10:41:00  13559] #Total number of routable nets = 62849.
[03/12 10:41:00  13559] #Total number of nets in the design = 63028.
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #12 routable nets have only global wires.
[03/12 10:41:00  13559] #62837 routable nets have only detail routed wires.
[03/12 10:41:00  13559] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 10:41:00  13559] #998 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #Routed nets constraints summary:
[03/12 10:41:00  13559] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:41:00  13559] #------------------------------------------------
[03/12 10:41:00  13559] #        Rules   Misc Constraints   Unconstrained  
[03/12 10:41:00  13559] #------------------------------------------------
[03/12 10:41:00  13559] #      Default                  2              10  
[03/12 10:41:00  13559] #------------------------------------------------
[03/12 10:41:00  13559] #        Total                  2              10  
[03/12 10:41:00  13559] #------------------------------------------------
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #Routing constraints summary of the whole design:
[03/12 10:41:00  13559] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/12 10:41:00  13559] #-------------------------------------------------------------------
[03/12 10:41:00  13559] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/12 10:41:00  13559] #-------------------------------------------------------------------
[03/12 10:41:00  13559] #      Default                 26                974           61849  
[03/12 10:41:00  13559] #-------------------------------------------------------------------
[03/12 10:41:00  13559] #        Total                 26                974           61849  
[03/12 10:41:00  13559] #-------------------------------------------------------------------
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #  Congestion Analysis: (blocked Gcells are excluded)
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #                 OverCon          
[03/12 10:41:00  13559] #                  #Gcell    %Gcell
[03/12 10:41:00  13559] #     Layer           (1)   OverCon
[03/12 10:41:00  13559] #  --------------------------------
[03/12 10:41:00  13559] #   Metal 1      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 2      2(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 3      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 4      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 5      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 6      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 7      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #   Metal 8      0(0.00%)   (0.00%)
[03/12 10:41:00  13559] #  --------------------------------
[03/12 10:41:00  13559] #     Total      2(0.00%)   (0.00%)
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/12 10:41:00  13559] #  Overflow after GR: 0.00% H + 0.00% V
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #Complete Global Routing.
[03/12 10:41:00  13559] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:41:00  13559] #Total wire length = 1553356 um.
[03/12 10:41:00  13559] #Total half perimeter of net bounding box = 1345548 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M1 = 2262 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M2 = 431226 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M3 = 501918 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M4 = 343608 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M6 = 9904 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M7 = 76764 um.
[03/12 10:41:00  13559] #Total wire length on LAYER M8 = 69394 um.
[03/12 10:41:00  13559] #Total number of vias = 445169
[03/12 10:41:00  13559] #Total number of multi-cut vias = 302360 ( 67.9%)
[03/12 10:41:00  13559] #Total number of single cut vias = 142809 ( 32.1%)
[03/12 10:41:00  13559] #Up-Via Summary (total 445169):
[03/12 10:41:00  13559] #                   single-cut          multi-cut      Total
[03/12 10:41:00  13559] #-----------------------------------------------------------
[03/12 10:41:00  13559] #  Metal 1      139621 ( 66.0%)     72015 ( 34.0%)     211636
[03/12 10:41:00  13559] #  Metal 2        1569 (  0.9%)    169466 ( 99.1%)     171035
[03/12 10:41:00  13559] #  Metal 3         368 (  1.0%)     36441 ( 99.0%)      36809
[03/12 10:41:00  13559] #  Metal 4         269 (  2.6%)     10157 ( 97.4%)      10426
[03/12 10:41:00  13559] #  Metal 5          52 (  1.0%)      5291 ( 99.0%)       5343
[03/12 10:41:00  13559] #  Metal 6         304 (  6.1%)      4666 ( 93.9%)       4970
[03/12 10:41:00  13559] #  Metal 7         626 ( 12.6%)      4324 ( 87.4%)       4950
[03/12 10:41:00  13559] #-----------------------------------------------------------
[03/12 10:41:00  13559] #               142809 ( 32.1%)    302360 ( 67.9%)     445169 
[03/12 10:41:00  13559] #
[03/12 10:41:00  13559] #Max overcon = 1 tracks.
[03/12 10:41:00  13559] #Total overcon = 0.00%.
[03/12 10:41:00  13559] #Worst layer Gcell overcon rate = 0.00%.
[03/12 10:41:00  13559] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1744.68 (MB), peak = 1968.63 (MB)
[03/12 10:41:00  13559] #
[03/12 10:41:00  13560] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1740.59 (MB), peak = 1968.63 (MB)
[03/12 10:41:01  13560] #Start Track Assignment.
[03/12 10:41:04  13563] #Done with 4 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[03/12 10:41:06  13566] #Done with 1 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/12 10:41:07  13567] #Complete Track Assignment.
[03/12 10:41:07  13567] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:41:07  13567] #Total wire length = 1553356 um.
[03/12 10:41:07  13567] #Total half perimeter of net bounding box = 1345548 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M1 = 2264 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M2 = 431223 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M3 = 501918 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M4 = 343608 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M6 = 9904 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M7 = 76764 um.
[03/12 10:41:07  13567] #Total wire length on LAYER M8 = 69394 um.
[03/12 10:41:07  13567] #Total number of vias = 445169
[03/12 10:41:07  13567] #Total number of multi-cut vias = 302360 ( 67.9%)
[03/12 10:41:07  13567] #Total number of single cut vias = 142809 ( 32.1%)
[03/12 10:41:07  13567] #Up-Via Summary (total 445169):
[03/12 10:41:07  13567] #                   single-cut          multi-cut      Total
[03/12 10:41:07  13567] #-----------------------------------------------------------
[03/12 10:41:07  13567] #  Metal 1      139621 ( 66.0%)     72015 ( 34.0%)     211636
[03/12 10:41:07  13567] #  Metal 2        1569 (  0.9%)    169466 ( 99.1%)     171035
[03/12 10:41:07  13567] #  Metal 3         368 (  1.0%)     36441 ( 99.0%)      36809
[03/12 10:41:07  13567] #  Metal 4         269 (  2.6%)     10157 ( 97.4%)      10426
[03/12 10:41:07  13567] #  Metal 5          52 (  1.0%)      5291 ( 99.0%)       5343
[03/12 10:41:07  13567] #  Metal 6         304 (  6.1%)      4666 ( 93.9%)       4970
[03/12 10:41:07  13567] #  Metal 7         626 ( 12.6%)      4324 ( 87.4%)       4950
[03/12 10:41:07  13567] #-----------------------------------------------------------
[03/12 10:41:07  13567] #               142809 ( 32.1%)    302360 ( 67.9%)     445169 
[03/12 10:41:07  13567] #
[03/12 10:41:07  13567] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1827.70 (MB), peak = 1968.63 (MB)
[03/12 10:41:07  13567] #
[03/12 10:41:07  13567] #Cpu time = 00:00:21
[03/12 10:41:07  13567] #Elapsed time = 00:00:21
[03/12 10:41:07  13567] #Increased memory = 87.53 (MB)
[03/12 10:41:07  13567] #Total memory = 1827.70 (MB)
[03/12 10:41:07  13567] #Peak memory = 1968.63 (MB)
[03/12 10:41:09  13568] #
[03/12 10:41:09  13568] #Start Detail Routing..
[03/12 10:41:09  13568] #start initial detail routing ...
[03/12 10:41:10  13570] # ECO: 0.1% of the total area was rechecked for DRC, and 0.5% required routing.
[03/12 10:41:10  13570] #    number of violations = 0
[03/12 10:41:10  13570] #9 out of 116394 instances need to be verified(marked ipoed).
[03/12 10:41:11  13570] #0.3% of the total area is being checked for drcs
[03/12 10:41:11  13570] #0.3% of the total area was checked
[03/12 10:41:11  13570] #    number of violations = 5
[03/12 10:41:11  13570] #
[03/12 10:41:11  13570] #    By Layer and Type :
[03/12 10:41:11  13570] #	         MetSpc   EOLSpc    Short   Totals
[03/12 10:41:11  13570] #	M1            1        1        3        5
[03/12 10:41:11  13570] #	Totals        1        1        3        5
[03/12 10:41:11  13570] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1797.66 (MB), peak = 1968.63 (MB)
[03/12 10:41:11  13570] #start 1st optimization iteration ...
[03/12 10:41:12  13572] #    number of violations = 0
[03/12 10:41:12  13572] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.37 (MB), peak = 1968.63 (MB)
[03/12 10:41:13  13572] #Complete Detail Routing.
[03/12 10:41:13  13572] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:41:13  13572] #Total wire length = 1553339 um.
[03/12 10:41:13  13572] #Total half perimeter of net bounding box = 1345548 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M1 = 2261 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M2 = 431205 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M3 = 501914 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M4 = 343617 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M6 = 9904 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M7 = 76763 um.
[03/12 10:41:13  13572] #Total wire length on LAYER M8 = 69393 um.
[03/12 10:41:13  13572] #Total number of vias = 445186
[03/12 10:41:13  13572] #Total number of multi-cut vias = 302321 ( 67.9%)
[03/12 10:41:13  13572] #Total number of single cut vias = 142865 ( 32.1%)
[03/12 10:41:13  13572] #Up-Via Summary (total 445186):
[03/12 10:41:13  13572] #                   single-cut          multi-cut      Total
[03/12 10:41:13  13572] #-----------------------------------------------------------
[03/12 10:41:13  13572] #  Metal 1      139630 ( 66.0%)     72006 ( 34.0%)     211636
[03/12 10:41:13  13572] #  Metal 2        1601 (  0.9%)    169446 ( 99.1%)     171047
[03/12 10:41:13  13572] #  Metal 3         379 (  1.0%)     36435 ( 99.0%)      36814
[03/12 10:41:13  13572] #  Metal 4         271 (  2.6%)     10155 ( 97.4%)      10426
[03/12 10:41:13  13572] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:41:13  13572] #  Metal 6         306 (  6.2%)      4664 ( 93.8%)       4970
[03/12 10:41:13  13572] #  Metal 7         627 ( 12.7%)      4323 ( 87.3%)       4950
[03/12 10:41:13  13572] #-----------------------------------------------------------
[03/12 10:41:13  13572] #               142865 ( 32.1%)    302321 ( 67.9%)     445186 
[03/12 10:41:13  13572] #
[03/12 10:41:13  13572] #Total number of DRC violations = 0
[03/12 10:41:13  13572] #Cpu time = 00:00:05
[03/12 10:41:13  13572] #Elapsed time = 00:00:05
[03/12 10:41:13  13572] #Increased memory = -80.05 (MB)
[03/12 10:41:13  13572] #Total memory = 1747.65 (MB)
[03/12 10:41:13  13572] #Peak memory = 1968.63 (MB)
[03/12 10:41:13  13572] #
[03/12 10:41:13  13572] #start routing for process antenna violation fix ...
[03/12 10:41:14  13574] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1758.27 (MB), peak = 1968.63 (MB)
[03/12 10:41:14  13574] #
[03/12 10:41:15  13574] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:41:15  13574] #Total wire length = 1553339 um.
[03/12 10:41:15  13574] #Total half perimeter of net bounding box = 1345548 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M1 = 2261 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M2 = 431205 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M3 = 501914 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M4 = 343617 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M6 = 9904 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M7 = 76763 um.
[03/12 10:41:15  13574] #Total wire length on LAYER M8 = 69393 um.
[03/12 10:41:15  13574] #Total number of vias = 445186
[03/12 10:41:15  13574] #Total number of multi-cut vias = 302321 ( 67.9%)
[03/12 10:41:15  13574] #Total number of single cut vias = 142865 ( 32.1%)
[03/12 10:41:15  13574] #Up-Via Summary (total 445186):
[03/12 10:41:15  13574] #                   single-cut          multi-cut      Total
[03/12 10:41:15  13574] #-----------------------------------------------------------
[03/12 10:41:15  13574] #  Metal 1      139630 ( 66.0%)     72006 ( 34.0%)     211636
[03/12 10:41:15  13574] #  Metal 2        1601 (  0.9%)    169446 ( 99.1%)     171047
[03/12 10:41:15  13574] #  Metal 3         379 (  1.0%)     36435 ( 99.0%)      36814
[03/12 10:41:15  13574] #  Metal 4         271 (  2.6%)     10155 ( 97.4%)      10426
[03/12 10:41:15  13574] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:41:15  13574] #  Metal 6         306 (  6.2%)      4664 ( 93.8%)       4970
[03/12 10:41:15  13574] #  Metal 7         627 ( 12.7%)      4323 ( 87.3%)       4950
[03/12 10:41:15  13574] #-----------------------------------------------------------
[03/12 10:41:15  13574] #               142865 ( 32.1%)    302321 ( 67.9%)     445186 
[03/12 10:41:15  13574] #
[03/12 10:41:15  13574] #Total number of DRC violations = 0
[03/12 10:41:15  13574] #Total number of net violated process antenna rule = 0
[03/12 10:41:15  13574] #
[03/12 10:41:18  13578] #
[03/12 10:41:18  13578] #Start Post Route via swapping..
[03/12 10:41:19  13578] #0.75% of area are rerouted by ECO routing.
[03/12 10:41:20  13579] #    number of violations = 0
[03/12 10:41:20  13579] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1770.61 (MB), peak = 1968.63 (MB)
[03/12 10:41:21  13580] #    number of violations = 0
[03/12 10:41:21  13580] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1771.92 (MB), peak = 1968.63 (MB)
[03/12 10:41:21  13580] #CELL_VIEW fullchip,init has no DRC violation.
[03/12 10:41:21  13580] #Total number of DRC violations = 0
[03/12 10:41:21  13580] #Total number of net violated process antenna rule = 0
[03/12 10:41:21  13580] #Post Route via swapping is done.
[03/12 10:41:21  13581] #Total number of nets with non-default rule or having extra spacing = 26
[03/12 10:41:21  13581] #Total wire length = 1553339 um.
[03/12 10:41:21  13581] #Total half perimeter of net bounding box = 1345548 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M1 = 2261 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M2 = 431205 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M3 = 501914 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M4 = 343617 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M5 = 118281 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M6 = 9904 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M7 = 76763 um.
[03/12 10:41:21  13581] #Total wire length on LAYER M8 = 69393 um.
[03/12 10:41:21  13581] #Total number of vias = 445186
[03/12 10:41:21  13581] #Total number of multi-cut vias = 302396 ( 67.9%)
[03/12 10:41:21  13581] #Total number of single cut vias = 142790 ( 32.1%)
[03/12 10:41:21  13581] #Up-Via Summary (total 445186):
[03/12 10:41:21  13581] #                   single-cut          multi-cut      Total
[03/12 10:41:21  13581] #-----------------------------------------------------------
[03/12 10:41:21  13581] #  Metal 1      139617 ( 66.0%)     72019 ( 34.0%)     211636
[03/12 10:41:21  13581] #  Metal 2        1559 (  0.9%)    169488 ( 99.1%)     171047
[03/12 10:41:21  13581] #  Metal 3         368 (  1.0%)     36446 ( 99.0%)      36814
[03/12 10:41:21  13581] #  Metal 4         268 (  2.6%)     10158 ( 97.4%)      10426
[03/12 10:41:21  13581] #  Metal 5          51 (  1.0%)      5292 ( 99.0%)       5343
[03/12 10:41:21  13581] #  Metal 6         303 (  6.1%)      4667 ( 93.9%)       4970
[03/12 10:41:21  13581] #  Metal 7         624 ( 12.6%)      4326 ( 87.4%)       4950
[03/12 10:41:21  13581] #-----------------------------------------------------------
[03/12 10:41:21  13581] #               142790 ( 32.1%)    302396 ( 67.9%)     445186 
[03/12 10:41:21  13581] #
[03/12 10:41:21  13581] #detailRoute Statistics:
[03/12 10:41:21  13581] #Cpu time = 00:00:14
[03/12 10:41:21  13581] #Elapsed time = 00:00:14
[03/12 10:41:21  13581] #Increased memory = -57.51 (MB)
[03/12 10:41:21  13581] #Total memory = 1770.19 (MB)
[03/12 10:41:21  13581] #Peak memory = 1968.63 (MB)
[03/12 10:41:21  13581] #Updating routing design signature
[03/12 10:41:21  13581] #Created 847 library cell signatures
[03/12 10:41:21  13581] #Created 63028 NETS and 0 SPECIALNETS signatures
[03/12 10:41:22  13581] #Created 116395 instance signatures
[03/12 10:41:22  13581] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.94 (MB), peak = 1968.63 (MB)
[03/12 10:41:22  13582] #Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1778.06 (MB), peak = 1968.63 (MB)
[03/12 10:41:24  13584] #
[03/12 10:41:24  13584] #globalDetailRoute statistics:
[03/12 10:41:24  13584] #Cpu time = 00:00:44
[03/12 10:41:24  13584] #Elapsed time = 00:00:43
[03/12 10:41:24  13584] #Increased memory = -115.23 (MB)
[03/12 10:41:24  13584] #Total memory = 1714.20 (MB)
[03/12 10:41:24  13584] #Peak memory = 1968.63 (MB)
[03/12 10:41:24  13584] #Number of warnings = 26
[03/12 10:41:24  13584] #Total number of warnings = 119
[03/12 10:41:24  13584] #Number of fails = 0
[03/12 10:41:24  13584] #Total number of fails = 0
[03/12 10:41:24  13584] #Complete globalDetailRoute on Tue Mar 12 10:41:24 2024
[03/12 10:41:24  13584] #
[03/12 10:41:24  13584] **optDesign ... cpu = 0:02:20, real = 0:02:18, mem = 2045.3M, totSessionCpu=3:46:24 **
[03/12 10:41:24  13584] -routeWithEco false                      # bool, default=false
[03/12 10:41:24  13584] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/12 10:41:24  13584] -routeWithTimingDriven true              # bool, default=false, user setting
[03/12 10:41:24  13584] -routeWithSiDriven true                  # bool, default=false, user setting
[03/12 10:41:24  13584] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 10:41:24  13584] Extraction called for design 'fullchip' of instances=116394 and nets=63028 using extraction engine 'postRoute' at effort level 'low' .
[03/12 10:41:24  13584] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 10:41:24  13584] RC Extraction called in multi-corner(2) mode.
[03/12 10:41:24  13584] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/12 10:41:24  13584] Process corner(s) are loaded.
[03/12 10:41:24  13584]  Corner: Cmax
[03/12 10:41:24  13584]  Corner: Cmin
[03/12 10:41:24  13584] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200  -extended
[03/12 10:41:24  13584] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/12 10:41:24  13584]       RC Corner Indexes            0       1   
[03/12 10:41:24  13584] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/12 10:41:24  13584] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/12 10:41:24  13584] Resistance Scaling Factor    : 1.00000 1.00000 
[03/12 10:41:24  13584] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/12 10:41:24  13584] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/12 10:41:24  13584] Shrink Factor                : 1.00000
[03/12 10:41:26  13585] Initializing multi-corner capacitance tables ... 
[03/12 10:41:26  13585] Initializing multi-corner resistance tables ...
[03/12 10:41:26  13586] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2045.3M)
[03/12 10:41:27  13586] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for storing RC.
[03/12 10:41:27  13587] Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2093.3M)
[03/12 10:41:28  13588] Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 2093.3M)
[03/12 10:41:29  13589] Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 2093.3M)
[03/12 10:41:30  13590] Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2097.3M)
[03/12 10:41:31  13591] Extracted 50.0003% (CPU Time= 0:00:06.1  MEM= 2097.3M)
[03/12 10:41:32  13592] Extracted 60.0002% (CPU Time= 0:00:06.8  MEM= 2097.3M)
[03/12 10:41:33  13592] Extracted 70.0003% (CPU Time= 0:00:07.4  MEM= 2097.3M)
[03/12 10:41:33  13593] Extracted 80.0002% (CPU Time= 0:00:08.1  MEM= 2097.3M)
[03/12 10:41:34  13594] Extracted 90.0002% (CPU Time= 0:00:09.3  MEM= 2097.3M)
[03/12 10:41:37  13597] Extracted 100% (CPU Time= 0:00:12.1  MEM= 2101.3M)
[03/12 10:41:37  13597] Number of Extracted Resistors     : 1207289
[03/12 10:41:37  13597] Number of Extracted Ground Cap.   : 1195727
[03/12 10:41:37  13597] Number of Extracted Coupling Cap. : 2097576
[03/12 10:41:37  13597] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:41:37  13597] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/12 10:41:37  13597]  Corner: Cmax
[03/12 10:41:37  13597]  Corner: Cmin
[03/12 10:41:38  13598] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2087.3M)
[03/12 10:41:38  13598] Creating parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb_Filter.rcdb.d' for storing RC.
[03/12 10:41:38  13599] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62849 times net's RC data read were performed.
[03/12 10:41:39  13599] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2087.320M)
[03/12 10:41:39  13599] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:41:39  13599] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2087.320M)
[03/12 10:41:39  13599] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.1  Real Time: 0:00:15.0  MEM: 2087.320M)
[03/12 10:41:39  13599] **optDesign ... cpu = 0:02:35, real = 0:02:33, mem = 2041.2M, totSessionCpu=3:46:39 **
[03/12 10:41:39  13599] Starting SI iteration 1 using Infinite Timing Windows
[03/12 10:41:39  13599] Begin IPO call back ...
[03/12 10:41:39  13599] End IPO call back ...
[03/12 10:41:39  13599] #################################################################################
[03/12 10:41:39  13599] # Design Stage: PostRoute
[03/12 10:41:39  13599] # Design Name: fullchip
[03/12 10:41:39  13599] # Design Mode: 65nm
[03/12 10:41:39  13599] # Analysis Mode: MMMC OCV 
[03/12 10:41:39  13599] # Parasitics Mode: SPEF/RCDB
[03/12 10:41:39  13599] # Signoff Settings: SI On 
[03/12 10:41:39  13599] #################################################################################
[03/12 10:41:41  13601] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:41:41  13601] Setting infinite Tws ...
[03/12 10:41:41  13601] First Iteration Infinite Tw... 
[03/12 10:41:41  13601] Calculate early delays in OCV mode...
[03/12 10:41:41  13601] Calculate late delays in OCV mode...
[03/12 10:41:41  13602] Topological Sorting (CPU = 0:00:00.2, MEM = 2057.8M, InitMEM = 2048.8M)
[03/12 10:41:42  13602] Initializing multi-corner capacitance tables ... 
[03/12 10:41:42  13602] Initializing multi-corner resistance tables ...
[03/12 10:41:42  13602] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 10:41:42  13602] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2074.9M)
[03/12 10:41:42  13602] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:42:00  13620] AAE_INFO-618: Total number of nets in the design is 63028,  99.7 percent of the nets selected for SI analysis
[03/12 10:42:00  13620] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[03/12 10:42:00  13620] End delay calculation. (MEM=2179.87 CPU=0:00:17.1 REAL=0:00:17.0)
[03/12 10:42:00  13620] Save waveform /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.AAE_fun0sY/.AAE_25747/waveform.data...
[03/12 10:42:00  13620] *** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 2179.9M) ***
[03/12 10:42:02  13622] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.9M)
[03/12 10:42:02  13622] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/12 10:42:02  13622] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2179.9M)
[03/12 10:42:02  13622] Starting SI iteration 2
[03/12 10:42:03  13623] AAE_INFO: 1 threads acquired from CTE.
[03/12 10:42:03  13623] Calculate early delays in OCV mode...
[03/12 10:42:03  13623] Calculate late delays in OCV mode...
[03/12 10:42:08  13628] AAE_INFO-618: Total number of nets in the design is 63028,  8.4 percent of the nets selected for SI analysis
[03/12 10:42:08  13628] End delay calculation. (MEM=2146.37 CPU=0:00:05.4 REAL=0:00:05.0)
[03/12 10:42:08  13628] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 2146.4M) ***
[03/12 10:42:11  13632] *** Done Building Timing Graph (cpu=0:00:32.7 real=0:00:32.0 totSessionCpu=3:47:12 mem=2146.4M)
[03/12 10:42:11  13632] **optDesign ... cpu = 0:03:08, real = 0:03:05, mem = 2046.8M, totSessionCpu=3:47:12 **
[03/12 10:42:11  13632] *** Timing NOT met, worst failing slack is -0.928
[03/12 10:42:11  13632] *** Check timing (0:00:00.1)
[03/12 10:42:11  13632] Begin: GigaOpt Optimization in post-eco TNS mode
[03/12 10:42:12  13632] Info: 1 clock net  excluded from IPO operation.
[03/12 10:42:12  13632] PhyDesignGrid: maxLocalDensity 1.00
[03/12 10:42:12  13632] #spOpts: N=65 mergeVia=F 
[03/12 10:42:15  13635] *info: 1 clock net excluded
[03/12 10:42:15  13635] *info: 2 special nets excluded.
[03/12 10:42:15  13635] *info: 179 no-driver nets excluded.
[03/12 10:42:17  13638] ** GigaOpt Optimizer WNS Slack -0.928 TNS Slack -1667.458 Density 98.71
[03/12 10:42:17  13638] Optimizer TNS Opt
[03/12 10:42:18  13638] Active Path Group: reg2reg  
[03/12 10:42:18  13638] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:42:18  13638] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/12 10:42:18  13638] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:42:18  13638] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:42:18  13638] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 10:42:20  13640] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:02.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/12 10:42:20  13640] |        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
[03/12 10:42:20  13640] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/12 10:42:20  13640] |        |         |         |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/12 10:42:20  13641] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:42:20  13641] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/12 10:42:21  13641] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:01.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/12 10:42:21  13641] |        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/12 10:42:21  13641] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/12 10:42:21  13641] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/12 10:42:21  13641] |  -0.928|   -0.928|-1667.455|-1667.458|    98.71%|   0:00:00.0| 2277.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/12 10:42:21  13641] |        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
[03/12 10:42:21  13641] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/12 10:42:21  13641] 
[03/12 10:42:21  13641] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=2277.8M) ***
[03/12 10:42:21  13642] Checking setup slack degradation ...
[03/12 10:42:21  13642] 
[03/12 10:42:21  13642] Recovery Manager:
[03/12 10:42:21  13642]   Low  Effort WNS Jump: 0.015 (REF: -0.913, TGT: -0.928, Threshold: 0.150) - Skip
[03/12 10:42:21  13642]   High Effort WNS Jump: 0.015 (REF: -0.913, TGT: -0.928, Threshold: 0.091) - Skip
[03/12 10:42:21  13642]   Low  Effort TNS Jump: 1.967 (REF: -1665.492, TGT: -1667.459, Threshold: 50.000) - Skip
[03/12 10:42:21  13642]   High Effort TNS Jump: 1.967 (REF: -1665.489, TGT: -1667.455, Threshold: 50.000) - Skip
[03/12 10:42:21  13642] 
[03/12 10:42:21  13642] 
[03/12 10:42:21  13642] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=2277.8M) ***
[03/12 10:42:21  13642] **** Begin NDR-Layer Usage Statistics ****
[03/12 10:42:21  13642] Layer 7 has 935 constrained nets 
[03/12 10:42:21  13642] **** End NDR-Layer Usage Statistics ****
[03/12 10:42:21  13642] 
[03/12 10:42:21  13642] *** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=2277.8M) ***
[03/12 10:42:21  13642] End: GigaOpt Optimization in post-eco TNS mode
[03/12 10:42:22  13643] Running setup recovery post routing.
[03/12 10:42:22  13643] **optDesign ... cpu = 0:03:19, real = 0:03:16, mem = 2134.2M, totSessionCpu=3:47:23 **
[03/12 10:42:23  13644]   Timing Snapshot: (TGT)
[03/12 10:42:23  13644]      Weighted WNS: -0.928
[03/12 10:42:23  13644]       All  PG WNS: -0.928
[03/12 10:42:23  13644]       High PG WNS: -0.928
[03/12 10:42:23  13644]       All  PG TNS: -1667.459
[03/12 10:42:23  13644]       High PG TNS: -1667.455
[03/12 10:42:23  13644]          Tran DRV: 0
[03/12 10:42:23  13644]           Cap DRV: 0
[03/12 10:42:23  13644]        Fanout DRV: 0
[03/12 10:42:23  13644]            Glitch: 0
[03/12 10:42:23  13644]    Category Slack: { [L, -0.928] [H, -0.928] }
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Checking setup slack degradation ...
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Recovery Manager:
[03/12 10:42:23  13644]   Low  Effort WNS Jump: 0.015 (REF: -0.913, TGT: -0.928, Threshold: 0.150) - Skip
[03/12 10:42:23  13644]   High Effort WNS Jump: 0.015 (REF: -0.913, TGT: -0.928, Threshold: 0.091) - Skip
[03/12 10:42:23  13644]   Low  Effort TNS Jump: 1.967 (REF: -1665.492, TGT: -1667.459, Threshold: 50.000) - Skip
[03/12 10:42:23  13644]   High Effort TNS Jump: 1.967 (REF: -1665.489, TGT: -1667.455, Threshold: 50.000) - Skip
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Checking DRV degradation...
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Recovery Manager:
[03/12 10:42:23  13644]     Tran DRV degradation : 0 (0 -> 0)
[03/12 10:42:23  13644]      Cap DRV degradation : 0 (0 -> 0)
[03/12 10:42:23  13644]   Fanout DRV degradation : 0 (0 -> 0)
[03/12 10:42:23  13644]       Glitch degradation : 0 (0 -> 0)
[03/12 10:42:23  13644]   DRV Recovery (Margin: 100) - Skip
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/12 10:42:23  13644] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2134.24M, totSessionCpu=3:47:24 .
[03/12 10:42:23  13644] **optDesign ... cpu = 0:03:20, real = 0:03:17, mem = 2134.2M, totSessionCpu=3:47:24 **
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] **INFO: Starting Blocking QThread with 1 CPU
[03/12 10:42:23  13644]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Power Analysis
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644]     0.00V	    VSS
[03/12 10:42:23  13644]     0.90V	    VDD
[03/12 10:42:23  13644] Begin Processing Timing Library for Power Calculation
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing Timing Library for Power Calculation
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing Power Net/Grid for Power Calculation
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1662.31MB/1662.31MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing Timing Window Data for Power Calculation
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1662.64MB/1662.64MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing User Attributes
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1662.68MB/1662.68MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing Signal Activity
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1667.74MB/1667.74MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Power Computation
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644]       ----------------------------------------------------------
[03/12 10:42:23  13644]       # of cell(s) missing both power/leakage table: 0
[03/12 10:42:23  13644]       # of cell(s) missing power table: 1
[03/12 10:42:23  13644]       # of cell(s) missing leakage table: 0
[03/12 10:42:23  13644]       # of MSMV cell(s) missing power_level: 0
[03/12 10:42:23  13644]       ----------------------------------------------------------
[03/12 10:42:23  13644] CellName                                  Missing Table(s)
[03/12 10:42:23  13644] TIEL                                      internal power, 
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1668.99MB/1668.99MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Begin Processing User Attributes
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1668.99MB/1668.99MB)
[03/12 10:42:23  13644] 
[03/12 10:42:23  13644] Ended Power Analysis: (cpu=0:00:11, real=0:00:10, mem(process/total)=1669.02MB/1669.02MB)
[03/12 10:42:23  13644] 
[03/12 10:42:35  13655]  
_______________________________________________________________________
[03/12 10:42:35  13655] **optDesign ... cpu = 0:03:32, real = 0:03:29, mem = 2134.2M, totSessionCpu=3:47:35 **
[03/12 10:42:35  13655] Latch borrow mode reset to max_borrow
[03/12 10:42:37  13657] <optDesign CMD> Restore Using all VT Cells
[03/12 10:42:37  13657] Reported timing to dir ./timingReports
[03/12 10:42:37  13657] **optDesign ... cpu = 0:03:34, real = 0:03:31, mem = 2134.2M, totSessionCpu=3:47:38 **
[03/12 10:42:37  13657] Begin: glitch net info
[03/12 10:42:38  13657] glitch slack range: number of glitch nets
[03/12 10:42:38  13657] glitch slack < -0.32 : 0
[03/12 10:42:38  13657] -0.32 < glitch slack < -0.28 : 0
[03/12 10:42:38  13657] -0.28 < glitch slack < -0.24 : 0
[03/12 10:42:38  13657] -0.24 < glitch slack < -0.2 : 0
[03/12 10:42:38  13657] -0.2 < glitch slack < -0.16 : 0
[03/12 10:42:38  13657] -0.16 < glitch slack < -0.12 : 0
[03/12 10:42:38  13657] -0.12 < glitch slack < -0.08 : 0
[03/12 10:42:38  13657] -0.08 < glitch slack < -0.04 : 0
[03/12 10:42:38  13657] -0.04 < glitch slack : 0
[03/12 10:42:38  13657] End: glitch net info
[03/12 10:42:38  13657] ** Profile ** Start :  cpu=0:00:00.0, mem=2191.5M
[03/12 10:42:38  13658] ** Profile ** Other data :  cpu=0:00:00.2, mem=2191.5M
[03/12 10:42:38  13658] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2191.5M
[03/12 10:42:41  13661] ** Profile ** Total reports :  cpu=0:00:02.5, mem=2136.2M
[03/12 10:42:43  13663] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2136.2M
[03/12 10:42:43  13663] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.928  | -0.928  | -0.003  |
|           TNS (ns):| -1667.5 | -1667.5 | -0.003  |
|    Violating Paths:|  2331   |  2329   |    2    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.557%
       (98.705% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2136.2M
[03/12 10:42:43  13663] **optDesign ... cpu = 0:03:39, real = 0:03:37, mem = 2134.2M, totSessionCpu=3:47:43 **
[03/12 10:42:43  13663]  ReSet Options after AAE Based Opt flow 
[03/12 10:42:43  13663] *** Finished optDesign ***
[03/12 10:42:43  13663] 
[03/12 10:42:43  13663] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:48 real=  0:03:45)
[03/12 10:42:43  13663] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/12 10:42:43  13663] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:31.0 real=0:00:30.1)
[03/12 10:42:43  13663] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:46.6 real=0:00:46.5)
[03/12 10:42:43  13663] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:03.1 real=0:00:03.2)
[03/12 10:42:43  13663] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:13.8 real=0:00:13.8)
[03/12 10:42:43  13663] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[03/12 10:42:43  13663] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:43.8 real=0:00:43.3)
[03/12 10:42:43  13663] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:32.7 real=0:00:32.7)
[03/12 10:42:43  13663] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:06.1 real=0:00:06.1)
[03/12 10:42:43  13663] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:15.2 real=0:00:15.9)
[03/12 10:42:43  13663] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/12 10:42:43  13663] Info: pop threads available for lower-level modules during optimization.
[03/12 10:42:43  13663] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/12 10:42:43  13663] <CMD> saveDesign route.enc
[03/12 10:42:43  13663] The in-memory database contained RC information but was not saved. To save 
[03/12 10:42:43  13663] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/12 10:42:43  13663] so it should only be saved when it is really desired.
[03/12 10:42:43  13663] Writing Netlist "route.enc.dat/fullchip.v.gz" ...
[03/12 10:42:44  13663] Saving AAE Data ...
[03/12 10:42:44  13664] Saving scheduling_file.cts.25747 in route.enc.dat/scheduling_file.cts
[03/12 10:42:44  13664] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/12 10:42:44  13664] Saving mode setting ...
[03/12 10:42:45  13664] Saving global file ...
[03/12 10:42:45  13664] Saving floorplan file ...
[03/12 10:42:45  13664] Saving Drc markers ...
[03/12 10:42:45  13664] ... No Drc file written since there is no markers found.
[03/12 10:42:45  13664] Saving placement file ...
[03/12 10:42:45  13665] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2134.3M) ***
[03/12 10:42:45  13665] Saving route file ...
[03/12 10:42:48  13666] *** Completed saveRoute (cpu=0:00:01.6 real=0:00:03.0 mem=2134.3M) ***
[03/12 10:42:48  13666] Saving DEF file ...
[03/12 10:42:49  13666] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/12 10:42:49  13666] 
[03/12 10:42:49  13666] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/12 10:42:49  13666] 
[03/12 10:42:49  13666] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/12 10:42:50  13668] Generated self-contained design route.enc.dat
[03/12 10:42:50  13668] 
[03/12 10:42:50  13668] *** Summary of all messages that are not suppressed in this session:
[03/12 10:42:50  13668] Severity  ID               Count  Summary                                  
[03/12 10:42:50  13668] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/12 10:42:50  13668] ERROR     IMPOAX-142           2  %s                                       
[03/12 10:42:50  13668] *** Message Summary: 0 warning(s), 3 error(s)
[03/12 10:42:50  13668] 
[03/12 11:08:33  13988] <CMD> verifyGeometry
[03/12 11:08:33  13988]  *** Starting Verify Geometry (MEM: 2080.3) ***
[03/12 11:08:33  13988] 
[03/12 11:08:33  13988]   VERIFY GEOMETRY ...... Starting Verification
[03/12 11:08:33  13988]   VERIFY GEOMETRY ...... Initializing
[03/12 11:08:33  13988]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/12 11:08:33  13988]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/12 11:08:33  13988]                   ...... bin size: 2880
[03/12 11:08:33  13988]   VERIFY GEOMETRY ...... SubArea : 1 of 16
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/12 11:08:34  13989]   VERIFY GEOMETRY ...... SubArea : 2 of 16
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/12 11:08:37  13992]   VERIFY GEOMETRY ...... SubArea : 3 of 16
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 6 Viols. 0 Wrngs.
[03/12 11:08:40  13995]   VERIFY GEOMETRY ...... SubArea : 4 of 16
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 1 Viols. 0 Wrngs.
[03/12 11:08:43  13998]   VERIFY GEOMETRY ...... SubArea : 5 of 16
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/12 11:08:44  13999]   VERIFY GEOMETRY ...... SubArea : 6 of 16
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/12 11:08:47  14002]   VERIFY GEOMETRY ...... SubArea : 7 of 16
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 2 Viols. 0 Wrngs.
[03/12 11:08:51  14006]   VERIFY GEOMETRY ...... SubArea : 8 of 16
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/12 11:08:54  14009]   VERIFY GEOMETRY ...... SubArea : 9 of 16
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/12 11:08:56  14011]   VERIFY GEOMETRY ...... SubArea : 10 of 16
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/12 11:08:59  14014]   VERIFY GEOMETRY ...... SubArea : 11 of 16
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 3 Viols. 0 Wrngs.
[03/12 11:09:02  14017]   VERIFY GEOMETRY ...... SubArea : 12 of 16
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/12 11:09:05  14020]   VERIFY GEOMETRY ...... SubArea : 13 of 16
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 1 Viols. 0 Wrngs.
[03/12 11:09:07  14022]   VERIFY GEOMETRY ...... SubArea : 14 of 16
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/12 11:09:10  14025]   VERIFY GEOMETRY ...... SubArea : 15 of 16
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 1 Viols. 0 Wrngs.
[03/12 11:09:13  14028]   VERIFY GEOMETRY ...... SubArea : 16 of 16
[03/12 11:09:15  14030]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/12 11:09:15  14030]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/12 11:09:15  14030]   VERIFY GEOMETRY ...... Wiring         :  5 Viols.
[03/12 11:09:15  14030]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/12 11:09:15  14030]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 5 Viols. 0 Wrngs.
[03/12 11:09:15  14030] VG: elapsed time: 42.00
[03/12 11:09:15  14030] Begin Summary ...
[03/12 11:09:15  14030]   Cells       : 0
[03/12 11:09:15  14030]   SameNet     : 0
[03/12 11:09:15  14030]   Wiring      : 0
[03/12 11:09:15  14030]   Antenna     : 0
[03/12 11:09:15  14030]   Short       : 19
[03/12 11:09:15  14030]   Overlap     : 0
[03/12 11:09:15  14030] End Summary
[03/12 11:09:15  14030] 
[03/12 11:09:15  14030]   Verification Complete : 19 Viols.  0 Wrngs.
[03/12 11:09:15  14030] 
[03/12 11:09:15  14030] **********End: VERIFY GEOMETRY**********
[03/12 11:09:15  14030]  *** verify geometry (CPU: 0:00:42.2  MEM: 220.2M)
[03/12 11:09:15  14030] 
[03/12 11:09:15  14030] <CMD> verifyConnectivity
[03/12 11:09:15  14030] VERIFY_CONNECTIVITY use new engine.
[03/12 11:09:15  14030] 
[03/12 11:09:15  14030] ******** Start: VERIFY CONNECTIVITY ********
[03/12 11:09:15  14030] Start Time: Tue Mar 12 11:09:15 2024
[03/12 11:09:15  14030] 
[03/12 11:09:15  14030] Design Name: fullchip
[03/12 11:09:15  14030] Database Units: 2000
[03/12 11:09:15  14030] Design Boundary: (0.0000, 0.0000) (695.2000, 695.0000)
[03/12 11:09:15  14030] Error Limit = 1000; Warning Limit = 50
[03/12 11:09:15  14030] Check all nets
[03/12 11:09:16  14031] **** 11:09:16 **** Processed 5000 nets.
[03/12 11:09:16  14031] **** 11:09:16 **** Processed 10000 nets.
[03/12 11:09:17  14032] **** 11:09:17 **** Processed 15000 nets.
[03/12 11:09:17  14032] **** 11:09:17 **** Processed 20000 nets.
[03/12 11:09:17  14032] **** 11:09:17 **** Processed 25000 nets.
[03/12 11:09:17  14032] **** 11:09:17 **** Processed 30000 nets.
[03/12 11:09:17  14032] **** 11:09:17 **** Processed 35000 nets.
[03/12 11:09:18  14033] **** 11:09:18 **** Processed 40000 nets.
[03/12 11:09:18  14033] **** 11:09:18 **** Processed 45000 nets.
[03/12 11:09:18  14033] **** 11:09:18 **** Processed 50000 nets.
[03/12 11:09:18  14033] **** 11:09:18 **** Processed 55000 nets.
[03/12 11:09:18  14033] **** 11:09:18 **** Processed 60000 nets.
[03/12 11:09:20  14035] 
[03/12 11:09:20  14035] Begin Summary 
[03/12 11:09:20  14035]   Found no problems or warnings.
[03/12 11:09:20  14035] End Summary
[03/12 11:09:20  14035] 
[03/12 11:09:20  14035] End Time: Tue Mar 12 11:09:20 2024
[03/12 11:09:20  14035] Time Elapsed: 0:00:05.0
[03/12 11:09:20  14035] 
[03/12 11:09:20  14035] ******** End: VERIFY CONNECTIVITY ********
[03/12 11:09:20  14035]   Verification Complete : 0 Viols.  0 Wrngs.
[03/12 11:09:20  14035]   (CPU Time: 0:00:04.5  MEM: -0.449M)
[03/12 11:09:20  14035] 
[03/12 11:09:20  14035] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/12 11:09:22  14037] <CMD> report_power -outfile fullchip.post_route.power.rpt
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037] Begin Power Analysis
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037]     0.00V	    VSS
[03/12 11:09:22  14037]     0.90V	    VDD
[03/12 11:09:22  14037] Begin Processing Timing Library for Power Calculation
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037] Begin Processing Timing Library for Power Calculation
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037] 
[03/12 11:09:22  14037] Begin Processing Power Net/Grid for Power Calculation
[03/12 11:09:22  14037] 
[03/12 11:09:22  14038] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2079.56MB/2079.56MB)
[03/12 11:09:22  14038] 
[03/12 11:09:22  14038] Begin Processing Timing Window Data for Power Calculation
[03/12 11:09:22  14038] 
[03/12 11:09:23  14038] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2079.56MB/2079.56MB)
[03/12 11:09:23  14038] 
[03/12 11:09:23  14038] Begin Processing User Attributes
[03/12 11:09:23  14038] 
[03/12 11:09:23  14038] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2079.56MB/2079.56MB)
[03/12 11:09:23  14038] 
[03/12 11:09:23  14038] Begin Processing Signal Activity
[03/12 11:09:23  14038] 
[03/12 11:09:27  14042] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2080.52MB/2080.52MB)
[03/12 11:09:27  14042] 
[03/12 11:09:27  14042] Begin Power Computation
[03/12 11:09:27  14042] 
[03/12 11:09:27  14042]       ----------------------------------------------------------
[03/12 11:09:27  14042]       # of cell(s) missing both power/leakage table: 0
[03/12 11:09:27  14042]       # of cell(s) missing power table: 1
[03/12 11:09:27  14042]       # of cell(s) missing leakage table: 0
[03/12 11:09:27  14042]       # of MSMV cell(s) missing power_level: 0
[03/12 11:09:27  14042]       ----------------------------------------------------------
[03/12 11:09:27  14042] CellName                                  Missing Table(s)
[03/12 11:09:27  14042] TIEL                                      internal power, 
[03/12 11:09:27  14042] 
[03/12 11:09:27  14042] 
[03/12 11:09:33  14048] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2080.82MB/2080.82MB)
[03/12 11:09:33  14048] 
[03/12 11:09:33  14048] Begin Processing User Attributes
[03/12 11:09:33  14048] 
[03/12 11:09:33  14048] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2080.82MB/2080.82MB)
[03/12 11:09:33  14048] 
[03/12 11:09:33  14048] Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=2080.82MB/2080.82MB)
[03/12 11:09:33  14048] 
[03/12 11:09:34  14049] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[03/12 11:09:34  14049] Creating directory summaryReport.
[03/12 11:09:34  14049] Start to collect the design information.
[03/12 11:09:34  14049] Build netlist information for Cell fullchip.
[03/12 11:09:34  14049] Finished collecting the design information.
[03/12 11:09:34  14049] Generating standard cells used in the design report.
[03/12 11:09:34  14049] Analyze library ... 
[03/12 11:09:34  14049] Analyze netlist ... 
[03/12 11:09:34  14049] Generating HFO information report.
[03/12 11:09:34  14049] Generate no-driven nets information report.
[03/12 11:09:34  14049] Analyze timing ... 
[03/12 11:09:34  14049] Analyze floorplan/placement ... 
[03/12 11:09:34  14049] Analysis Routing ...
[03/12 11:09:34  14049] Report saved in file fullchip.post_route.summary.rpt.
[03/12 11:13:44  14102] <CMD> streamOut fullchip.gds2
[03/12 11:13:44  14102] Parse map file...
[03/12 11:13:44  14102] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/12 11:13:44  14102] Type 'man IMPOGDS-399' for more detail.
[03/12 11:13:44  14102] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/12 11:13:44  14102] Type 'man IMPOGDS-399' for more detail.
[03/12 11:13:44  14102] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/12 11:13:44  14102] Type 'man IMPOGDS-399' for more detail.
[03/12 11:13:44  14102] Writing GDSII file ...
[03/12 11:13:44  14102] 	****** db unit per micron = 2000 ******
[03/12 11:13:44  14102] 	****** output gds2 file unit per micron = 2000 ******
[03/12 11:13:44  14102] 	****** unit scaling factor = 1 ******
[03/12 11:13:44  14102] Output for instance
[03/12 11:13:44  14102] Output for bump
[03/12 11:13:44  14102] Output for physical terminals
[03/12 11:13:44  14102] Output for logical terminals
[03/12 11:13:44  14102] Output for regular nets
[03/12 11:13:45  14103] Output for special nets and metal fills
[03/12 11:13:45  14103] Output for via structure generation
[03/12 11:13:45  14103] Statistics for GDS generated (version 3)
[03/12 11:13:45  14103] ----------------------------------------
[03/12 11:13:45  14103] Stream Out Layer Mapping Information:
[03/12 11:13:45  14103] GDS Layer Number          GDS Layer Name
[03/12 11:13:45  14103] ----------------------------------------
[03/12 11:13:45  14103]     170                             COMP
[03/12 11:13:45  14103]     171                          DIEAREA
[03/12 11:13:45  14103]     1                                 CO
[03/12 11:13:45  14103]     2                                 CO
[03/12 11:13:45  14103]     5                                 CO
[03/12 11:13:45  14103]     3                                 CO
[03/12 11:13:45  14103]     4                                 CO
[03/12 11:13:45  14103]     6                                 CO
[03/12 11:13:45  14103]     7                                 CO
[03/12 11:13:45  14103]     8                                 M1
[03/12 11:13:45  14103]     9                                 M1
[03/12 11:13:45  14103]     10                                M1
[03/12 11:13:45  14103]     11                                M1
[03/12 11:13:45  14103]     14                                M1
[03/12 11:13:45  14103]     12                                M1
[03/12 11:13:45  14103]     13                                M1
[03/12 11:13:45  14103]     15                                M1
[03/12 11:13:45  14103]     16                                M1
[03/12 11:13:45  14103]     17                                M1
[03/12 11:13:45  14103]     22                              VIA1
[03/12 11:13:45  14103]     23                              VIA1
[03/12 11:13:45  14103]     26                              VIA1
[03/12 11:13:45  14103]     24                              VIA1
[03/12 11:13:45  14103]     25                              VIA1
[03/12 11:13:45  14103]     27                              VIA1
[03/12 11:13:45  14103]     28                              VIA1
[03/12 11:13:45  14103]     29                                M2
[03/12 11:13:45  14103]     30                                M2
[03/12 11:13:45  14103]     31                                M2
[03/12 11:13:45  14103]     32                                M2
[03/12 11:13:45  14103]     35                                M2
[03/12 11:13:45  14103]     33                                M2
[03/12 11:13:45  14103]     34                                M2
[03/12 11:13:45  14103]     36                                M2
[03/12 11:13:45  14103]     37                                M2
[03/12 11:13:45  14103]     38                                M2
[03/12 11:13:45  14103]     43                              VIA2
[03/12 11:13:45  14103]     44                              VIA2
[03/12 11:13:45  14103]     47                              VIA2
[03/12 11:13:45  14103]     45                              VIA2
[03/12 11:13:45  14103]     46                              VIA2
[03/12 11:13:45  14103]     48                              VIA2
[03/12 11:13:45  14103]     49                              VIA2
[03/12 11:13:45  14103]     50                                M3
[03/12 11:13:45  14103]     51                                M3
[03/12 11:13:45  14103]     52                                M3
[03/12 11:13:45  14103]     53                                M3
[03/12 11:13:45  14103]     56                                M3
[03/12 11:13:45  14103]     54                                M3
[03/12 11:13:45  14103]     55                                M3
[03/12 11:13:45  14103]     57                                M3
[03/12 11:13:45  14103]     58                                M3
[03/12 11:13:45  14103]     59                                M3
[03/12 11:13:45  14103]     64                              VIA3
[03/12 11:13:45  14103]     65                              VIA3
[03/12 11:13:45  14103]     68                              VIA3
[03/12 11:13:45  14103]     66                              VIA3
[03/12 11:13:45  14103]     67                              VIA3
[03/12 11:13:45  14103]     69                              VIA3
[03/12 11:13:45  14103]     70                              VIA3
[03/12 11:13:45  14103]     71                                M4
[03/12 11:13:45  14103]     72                                M4
[03/12 11:13:45  14103]     73                                M4
[03/12 11:13:45  14103]     74                                M4
[03/12 11:13:45  14103]     77                                M4
[03/12 11:13:45  14103]     75                                M4
[03/12 11:13:45  14103]     76                                M4
[03/12 11:13:45  14103]     78                                M4
[03/12 11:13:45  14103]     79                                M4
[03/12 11:13:45  14103]     80                                M4
[03/12 11:13:45  14103]     85                              VIA4
[03/12 11:13:45  14103]     86                              VIA4
[03/12 11:13:45  14103]     89                              VIA4
[03/12 11:13:45  14103]     87                              VIA4
[03/12 11:13:45  14103]     88                              VIA4
[03/12 11:13:45  14103]     90                              VIA4
[03/12 11:13:45  14103]     91                              VIA4
[03/12 11:13:45  14103]     92                                M5
[03/12 11:13:45  14103]     93                                M5
[03/12 11:13:45  14103]     94                                M5
[03/12 11:13:45  14103]     95                                M5
[03/12 11:13:45  14103]     98                                M5
[03/12 11:13:45  14103]     96                                M5
[03/12 11:13:45  14103]     97                                M5
[03/12 11:13:45  14103]     99                                M5
[03/12 11:13:45  14103]     100                               M5
[03/12 11:13:45  14103]     101                               M5
[03/12 11:13:45  14103]     106                             VIA5
[03/12 11:13:45  14103]     107                             VIA5
[03/12 11:13:45  14103]     110                             VIA5
[03/12 11:13:45  14103]     108                             VIA5
[03/12 11:13:45  14103]     109                             VIA5
[03/12 11:13:45  14103]     111                             VIA5
[03/12 11:13:45  14103]     112                             VIA5
[03/12 11:13:45  14103]     113                               M6
[03/12 11:13:45  14103]     114                               M6
[03/12 11:13:45  14103]     115                               M6
[03/12 11:13:45  14103]     116                               M6
[03/12 11:13:45  14103]     119                               M6
[03/12 11:13:45  14103]     117                               M6
[03/12 11:13:45  14103]     118                               M6
[03/12 11:13:45  14103]     120                               M6
[03/12 11:13:45  14103]     121                               M6
[03/12 11:13:45  14103]     122                               M6
[03/12 11:13:45  14103]     127                             VIA6
[03/12 11:13:45  14103]     128                             VIA6
[03/12 11:13:45  14103]     131                             VIA6
[03/12 11:13:45  14103]     129                             VIA6
[03/12 11:13:45  14103]     130                             VIA6
[03/12 11:13:45  14103]     132                             VIA6
[03/12 11:13:45  14103]     133                             VIA6
[03/12 11:13:45  14103]     134                               M7
[03/12 11:13:45  14103]     135                               M7
[03/12 11:13:45  14103]     136                               M7
[03/12 11:13:45  14103]     137                               M7
[03/12 11:13:45  14103]     140                               M7
[03/12 11:13:45  14103]     138                               M7
[03/12 11:13:45  14103]     139                               M7
[03/12 11:13:45  14103]     141                               M7
[03/12 11:13:45  14103]     142                               M7
[03/12 11:13:45  14103]     143                               M7
[03/12 11:13:45  14103]     148                             VIA7
[03/12 11:13:45  14103]     149                             VIA7
[03/12 11:13:45  14103]     152                             VIA7
[03/12 11:13:45  14103]     150                             VIA7
[03/12 11:13:45  14103]     151                             VIA7
[03/12 11:13:45  14103]     153                             VIA7
[03/12 11:13:45  14103]     154                             VIA7
[03/12 11:13:45  14103]     155                               M8
[03/12 11:13:45  14103]     156                               M8
[03/12 11:13:45  14103]     157                               M8
[03/12 11:13:45  14103]     158                               M8
[03/12 11:13:45  14103]     161                               M8
[03/12 11:13:45  14103]     159                               M8
[03/12 11:13:45  14103]     160                               M8
[03/12 11:13:45  14103]     162                               M8
[03/12 11:13:45  14103]     163                               M8
[03/12 11:13:45  14103]     164                               M8
[03/12 11:13:45  14103]     18                                M1
[03/12 11:13:45  14103]     19                                M1
[03/12 11:13:45  14103]     20                                M1
[03/12 11:13:45  14103]     21                                M1
[03/12 11:13:45  14103]     39                                M2
[03/12 11:13:45  14103]     40                                M2
[03/12 11:13:45  14103]     41                                M2
[03/12 11:13:45  14103]     42                                M2
[03/12 11:13:45  14103]     60                                M3
[03/12 11:13:45  14103]     61                                M3
[03/12 11:13:45  14103]     62                                M3
[03/12 11:13:45  14103]     63                                M3
[03/12 11:13:45  14103]     81                                M4
[03/12 11:13:45  14103]     82                                M4
[03/12 11:13:45  14103]     83                                M4
[03/12 11:13:45  14103]     84                                M4
[03/12 11:13:45  14103]     102                               M5
[03/12 11:13:45  14103]     103                               M5
[03/12 11:13:45  14103]     104                               M5
[03/12 11:13:45  14103]     105                               M5
[03/12 11:13:45  14103]     123                               M6
[03/12 11:13:45  14103]     124                               M6
[03/12 11:13:45  14103]     125                               M6
[03/12 11:13:45  14103]     126                               M6
[03/12 11:13:45  14103]     144                               M7
[03/12 11:13:45  14103]     145                               M7
[03/12 11:13:45  14103]     146                               M7
[03/12 11:13:45  14103]     147                               M7
[03/12 11:13:45  14103]     165                               M8
[03/12 11:13:45  14103]     166                               M8
[03/12 11:13:45  14103]     167                               M8
[03/12 11:13:45  14103]     168                               M8
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Stream Out Information Processed for GDS version 3:
[03/12 11:13:45  14103] Units: 2000 DBU
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Object                             Count
[03/12 11:13:45  14103] ----------------------------------------
[03/12 11:13:45  14103] Instances                         116394
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Ports/Pins                           324
[03/12 11:13:45  14103]     metal layer M2                   173
[03/12 11:13:45  14103]     metal layer M3                    78
[03/12 11:13:45  14103]     metal layer M4                    45
[03/12 11:13:45  14103]     metal layer M5                    11
[03/12 11:13:45  14103]     metal layer M6                    13
[03/12 11:13:45  14103]     metal layer M8                     4
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Nets                              760495
[03/12 11:13:45  14103]     metal layer M1                  4941
[03/12 11:13:45  14103]     metal layer M2                409934
[03/12 11:13:45  14103]     metal layer M3                235800
[03/12 11:13:45  14103]     metal layer M4                 72925
[03/12 11:13:45  14103]     metal layer M5                 14120
[03/12 11:13:45  14103]     metal layer M6                  5275
[03/12 11:13:45  14103]     metal layer M7                 11007
[03/12 11:13:45  14103]     metal layer M8                  6493
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103]     Via Instances                 445186
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Special Nets                        1137
[03/12 11:13:45  14103]     metal layer M1                  1131
[03/12 11:13:45  14103]     metal layer M2                     3
[03/12 11:13:45  14103]     metal layer M4                     3
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103]     Via Instances                   3040
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Metal Fills                            0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103]     Via Instances                      0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Metal FillOPCs                         0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103]     Via Instances                      0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Text                               63174
[03/12 11:13:45  14103]     metal layer M1                  2044
[03/12 11:13:45  14103]     metal layer M2                 52267
[03/12 11:13:45  14103]     metal layer M3                  8235
[03/12 11:13:45  14103]     metal layer M4                   468
[03/12 11:13:45  14103]     metal layer M5                    59
[03/12 11:13:45  14103]     metal layer M6                    27
[03/12 11:13:45  14103]     metal layer M7                    41
[03/12 11:13:45  14103]     metal layer M8                    33
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Blockages                              0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Custom Text                            0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Custom Box                             0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] Trim Metal                             0
[03/12 11:13:45  14103] 
[03/12 11:13:45  14103] ######Streamout is finished!
[03/12 11:13:45  14103] <CMD> write_lef_abstract fullchip.lef
[03/12 11:13:45  14103] <CMD> defOut -netlist -routing fullchip.def
[03/12 11:13:45  14103] Writing DEF file 'fullchip.def', current time is Tue Mar 12 11:13:45 2024 ...
[03/12 11:13:45  14103] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/12 11:13:47  14105] DEF file 'fullchip.def' is written, current time is Tue Mar 12 11:13:47 2024 ...
[03/12 11:13:47  14105] <CMD> saveNetlist fullchip.pnr.v
[03/12 11:13:48  14105] Writing Netlist "fullchip.pnr.v" ...
[03/12 11:13:48  14105] <CMD> setAnalysisMode -setup
[03/12 11:13:48  14105] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/12 11:13:48  14105] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/12 11:13:49  14107] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/12 11:13:49  14107] Reading Capacitance Table File /home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/12 11:13:49  14107] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 11:13:49  14107] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/12 11:13:49  14107] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/12 11:13:49  14107] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/12 11:13:49  14107] Importing multi-corner RC tables ... 
[03/12 11:13:49  14107] Summary of Active RC-Corners : 
[03/12 11:13:49  14107]  
[03/12 11:13:49  14107]  Analysis View: WC_VIEW
[03/12 11:13:49  14107]     RC-Corner Name        : Cmax
[03/12 11:13:49  14107]     RC-Corner Index       : 0
[03/12 11:13:49  14107]     RC-Corner Temperature : 125 Celsius
[03/12 11:13:49  14107]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi24/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/12 11:13:49  14107]     RC-Corner PreRoute Res Factor         : 1
[03/12 11:13:49  14107]     RC-Corner PreRoute Cap Factor         : 1
[03/12 11:13:49  14107]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/12 11:13:49  14107]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/12 11:13:49  14107]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/12 11:13:49  14107]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/12 11:13:49  14107]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/12 11:13:49  14107]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/12 11:13:49  14107]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/12 11:13:50  14107] Closing parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d'. 62848 times net's RC data read were performed.
[03/12 11:13:50  14107] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/12 11:13:50  14107] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2272.531M)
[03/12 11:13:50  14107] Opening parasitic data file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' for reading.
[03/12 11:13:50  14107] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' failed with system error 'No such file or directory'.
[03/12 11:13:50  14107] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/12 11:13:50  14107] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
[03/12 11:13:50  14107] *Info: initialize multi-corner CTS.
[03/12 11:13:50  14107] Reading timing constraints file '/tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/.mmmcipb8OZ/modes/CON/CON.sdc' ...
[03/12 11:13:50  14107] Current (total cpu=3:55:08, real=11:15:39, peak res=1690.7M, current mem=1965.5M)
[03/12 11:13:50  14107] INFO (CTE): Constraints read successfully.
[03/12 11:13:50  14107] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1262.3M, current mem=1975.2M)
[03/12 11:13:50  14108] Current (total cpu=3:55:08, real=11:15:39, peak res=1690.7M, current mem=1975.2M)
[03/12 11:13:50  14108] Summary for sequential cells idenfication: 
[03/12 11:13:50  14108] Identified SBFF number: 199
[03/12 11:13:50  14108] Identified MBFF number: 0
[03/12 11:13:50  14108] Not identified SBFF number: 0
[03/12 11:13:50  14108] Not identified MBFF number: 0
[03/12 11:13:50  14108] Number of sequential cells which are not FFs: 104
[03/12 11:13:50  14108] 
[03/12 11:13:50  14108] Total number of combinational cells: 492
[03/12 11:13:50  14108] Total number of sequential cells: 303
[03/12 11:13:50  14108] Total number of tristate cells: 11
[03/12 11:13:50  14108] Total number of level shifter cells: 0
[03/12 11:13:50  14108] Total number of power gating cells: 0
[03/12 11:13:50  14108] Total number of isolation cells: 0
[03/12 11:13:50  14108] Total number of power switch cells: 0
[03/12 11:13:50  14108] Total number of pulse generator cells: 0
[03/12 11:13:50  14108] Total number of always on buffers: 0
[03/12 11:13:50  14108] Total number of retention cells: 0
[03/12 11:13:50  14108] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/12 11:13:50  14108] Total number of usable buffers: 18
[03/12 11:13:50  14108] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/12 11:13:50  14108] Total number of unusable buffers: 9
[03/12 11:13:50  14108] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/12 11:13:50  14108] Total number of usable inverters: 18
[03/12 11:13:50  14108] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/12 11:13:50  14108] Total number of unusable inverters: 9
[03/12 11:13:50  14108] List of identified usable delay cells:
[03/12 11:13:50  14108] Total number of identified usable delay cells: 0
[03/12 11:13:50  14108] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/12 11:13:50  14108] Total number of identified unusable delay cells: 9
[03/12 11:13:50  14108] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/12 11:13:50  14108] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/12 11:13:51  14108] Starting SI iteration 1 using Infinite Timing Windows
[03/12 11:13:51  14108] Begin IPO call back ...
[03/12 11:13:51  14108] End IPO call back ...
[03/12 11:13:51  14108] #################################################################################
[03/12 11:13:51  14108] # Design Stage: PostRoute
[03/12 11:13:51  14108] # Design Name: fullchip
[03/12 11:13:51  14108] # Design Mode: 65nm
[03/12 11:13:51  14108] # Analysis Mode: MMMC OCV 
[03/12 11:13:51  14108] # Parasitics Mode: No SPEF/RCDB
[03/12 11:13:51  14108] # Signoff Settings: SI On 
[03/12 11:13:51  14108] #################################################################################
[03/12 11:13:51  14108] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/12 11:13:51  14108] Extraction called for design 'fullchip' of instances=116394 and nets=63028 using extraction engine 'postRoute' at effort level 'low' .
[03/12 11:13:51  14108] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/12 11:13:51  14108] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/12 11:13:51  14108] Type 'man IMPEXT-6197' for more detail.
[03/12 11:13:51  14108] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[03/12 11:13:51  14108] * Layer Id             : 1 - M1
[03/12 11:13:51  14108]       Thickness        : 0.18
[03/12 11:13:51  14108]       Min Width        : 0.09
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 2 - M2
[03/12 11:13:51  14108]       Thickness        : 0.22
[03/12 11:13:51  14108]       Min Width        : 0.1
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 3 - M3
[03/12 11:13:51  14108]       Thickness        : 0.22
[03/12 11:13:51  14108]       Min Width        : 0.1
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 4 - M4
[03/12 11:13:51  14108]       Thickness        : 0.22
[03/12 11:13:51  14108]       Min Width        : 0.1
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 5 - M5
[03/12 11:13:51  14108]       Thickness        : 0.22
[03/12 11:13:51  14108]       Min Width        : 0.1
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 6 - M6
[03/12 11:13:51  14108]       Thickness        : 0.22
[03/12 11:13:51  14108]       Min Width        : 0.1
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 7 - M7
[03/12 11:13:51  14108]       Thickness        : 0.9
[03/12 11:13:51  14108]       Min Width        : 0.4
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] * Layer Id             : 8 - M8
[03/12 11:13:51  14108]       Thickness        : 0.9
[03/12 11:13:51  14108]       Min Width        : 0.4
[03/12 11:13:51  14108]       Layer Dielectric : 4.1
[03/12 11:13:51  14108] extractDetailRC Option : -outfile /tmp/innovus_temp_25747_ieng6-ece-03.ucsd.edu_qiw050_FzhTZS/fullchip_25747_d7vgEk.rcdb.d -maxResLength 200 
[03/12 11:13:51  14108] Innovus terminated by internal (SEGV) error/signal...
[03/12 11:13:52  14109] *** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x7c)[0xc36a35c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7fd38aa5d630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7fd390bfee2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7fd38f238382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7fd38f2386e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7fd38f23e2ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7fd390c0187f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fd389b81555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7fd386011700 (LWP 25824)):
#0  0x00007fd389c54b43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7fd37ec91700 (LWP 25827)):
#0  0x00007fd389c249fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fd389c24894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7fd37e38f700 (LWP 25828)):
#0  0x00007fd38aa5ce9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7fd37c881700 (LWP 25830)):
#0  0x00007fd38aa5d3c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7fd3693fb700 (LWP 25851)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fd38f11a7d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd38fdf8c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fd38f119ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7fd368bfa700 (LWP 25852)):
#0  0x00007fd389c54b43 in select () from /usr/lib64/libc.so.6
#1  0x00007fd38f2679b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd38f26be08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fd38f26c537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fd38f238382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fd38f2386e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fd38f1170cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fd38f213718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fd38f119ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7fd35a9a5700 (LWP 25880)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7fd35f1eb700 (LWP 25881)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7fd35f9ec700 (LWP 25882)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7fd3601ed700 (LWP 25883)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7fd34ce43700 (LWP 25884)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7fd34c642700 (LWP 25885)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7fd34be41700 (LWP 25886)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7fd34b640700 (LWP 25887)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7fd31e89e700 (LWP 29481)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7fd392a2e2c0 (LWP 25747)):
#0  0x00007fd389c24659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fd389ba1f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fd389ba2311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a35c in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fd390bfee2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fd38f238382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fd38f2386e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fd38f23e2ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fd390c0187f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 29481]
[New LWP 25887]
[New LWP 25886]
[New LWP 25885]
[New LWP 25884]
[New LWP 25883]
[New LWP 25882]
[New LWP 25881]
[New LWP 25880]
[New LWP 25852]
[New LWP 25851]
[New LWP 25830]
[New LWP 25828]
[New LWP 25827]
[New LWP 25824]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007fd389c24659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7fd386011700 (LWP 25824)):
#0  0x00007fd389c54b43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7fd37ec91700 (LWP 25827)):
#0  0x00007fd389c249fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fd389c24894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7fd37e38f700 (LWP 25828)):
#0  0x00007fd38aa5ce9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7fd37c881700 (LWP 25830)):
#0  0x00007fd38aa5d3c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7fd3693fb700 (LWP 25851)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fd38f11a7d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd38fdf8c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fd38f119ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7fd368bfa700 (LWP 25852)):
#0  0x00007fd389c54b43 in select () from /usr/lib64/libc.so.6
#1  0x00007fd38f2679b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fd38f26be08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fd38f26c537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fd38f238382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fd38f2386e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fd38f1170cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fd38f213718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fd38f119ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7fd35a9a5700 (LWP 25880)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7fd35f1eb700 (LWP 25881)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7fd35f9ec700 (LWP 25882)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7fd3601ed700 (LWP 25883)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7fd34ce43700 (LWP 25884)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7fd34c642700 (LWP 25885)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7fd34be41700 (LWP 25886)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7fd34b640700 (LWP 25887)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7fd31e89e700 (LWP 29481)):
#0  0x00007fd38aa59a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fd38aa55ea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fd389c5db0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7fd392a2e2c0 (LWP 25747)):
#0  0x00007fd389c24659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fd389ba1f62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fd389ba2311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a35c in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fd390bfee2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fd38f238382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fd38f2386e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fd38f23e2ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fd390c0187f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 25747] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 25747) detached]
