{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 15:40:21 2017 " "Info: Processing started: Fri Sep 22 15:40:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off initDigital -c initDigital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off initDigital -c initDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "tempNStime\[0\] " "Warning: Node \"tempNStime\[0\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempNStime\[1\] " "Warning: Node \"tempNStime\[1\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempNStime\[2\] " "Warning: Node \"tempNStime\[2\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempEWtime\[0\] " "Warning: Node \"tempEWtime\[0\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempEWtime\[1\] " "Warning: Node \"tempEWtime\[1\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "tempEWtime\[2\] " "Warning: Node \"tempEWtime\[2\]\" is a latch" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "stateQ\[1\] " "Info: Assuming node \"stateQ\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tempEWtime\[2\] stateQ\[0\] stateQ\[1\] 2.125 ns register " "Info: tsu for register \"tempEWtime\[2\]\" (data pin = \"stateQ\[0\]\", clock pin = \"stateQ\[1\]\") is 2.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.976 ns + Longest pin register " "Info: + Longest pin to register delay is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns stateQ\[0\] 1 PIN PIN_15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 6; PIN Node = 'stateQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateQ[0] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.511 ns) 2.976 ns tempEWtime\[2\] 2 REG LC_X1_Y5_N8 1 " "Info: 2: + IC(1.333 ns) + CELL(0.511 ns) = 2.976 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 55.21 % ) " "Info: Total cell delay = 1.643 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.333 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { stateQ[0] {} stateQ[0]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.333ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.812 ns + " "Info: + Micro setup delay of destination is 1.812 ns" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "stateQ\[1\] destination 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"stateQ\[1\]\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns stateQ\[1\] 1 CLK PIN_12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateQ[1] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.200 ns) 2.663 ns tempEWtime\[2\] 2 REG LC_X1_Y5_N8 1 " "Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 51.18 % ) " "Info: Total cell delay = 1.363 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 48.82 % ) " "Info: Total interconnect delay = 1.300 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { stateQ[0] {} stateQ[0]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.333ns } { 0.000ns 1.132ns 0.511ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "stateQ\[1\] ewTime\[2\] tempEWtime\[2\] 5.595 ns register " "Info: tco from clock \"stateQ\[1\]\" to destination pin \"ewTime\[2\]\" through register \"tempEWtime\[2\]\" is 5.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "stateQ\[1\] source 2.663 ns + Longest register " "Info: + Longest clock path from clock \"stateQ\[1\]\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns stateQ\[1\] 1 CLK PIN_12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateQ[1] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.200 ns) 2.663 ns tempEWtime\[2\] 2 REG LC_X1_Y5_N8 1 " "Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 51.18 % ) " "Info: Total cell delay = 1.363 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 48.82 % ) " "Info: Total interconnect delay = 1.300 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.932 ns + Longest register pin " "Info: + Longest register to pin delay is 2.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tempEWtime\[2\] 1 REG LC_X1_Y5_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(2.322 ns) 2.932 ns ewTime\[2\] 2 PIN PIN_17 0 " "Info: 2: + IC(0.610 ns) + CELL(2.322 ns) = 2.932 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'ewTime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { tempEWtime[2] ewTime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 79.20 % ) " "Info: Total cell delay = 2.322 ns ( 79.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.610 ns ( 20.80 % ) " "Info: Total interconnect delay = 0.610 ns ( 20.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { tempEWtime[2] ewTime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { tempEWtime[2] {} ewTime[2] {} } { 0.000ns 0.610ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.932 ns" { tempEWtime[2] ewTime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.932 ns" { tempEWtime[2] {} ewTime[2] {} } { 0.000ns 0.610ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tempEWtime\[2\] stateQ\[0\] stateQ\[1\] -0.313 ns register " "Info: th for register \"tempEWtime\[2\]\" (data pin = \"stateQ\[0\]\", clock pin = \"stateQ\[1\]\") is -0.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "stateQ\[1\] destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"stateQ\[1\]\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns stateQ\[1\] 1 CLK PIN_12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 8; CLK Node = 'stateQ\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateQ[1] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.200 ns) 2.663 ns tempEWtime\[2\] 2 REG LC_X1_Y5_N8 1 " "Info: 2: + IC(1.300 ns) + CELL(0.200 ns) = 2.663 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 51.18 % ) " "Info: Total cell delay = 1.363 ns ( 51.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 48.82 % ) " "Info: Total interconnect delay = 1.300 ns ( 48.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns stateQ\[0\] 1 PIN PIN_15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_15; Fanout = 6; PIN Node = 'stateQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateQ[0] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.511 ns) 2.976 ns tempEWtime\[2\] 2 REG LC_X1_Y5_N8 1 " "Info: 2: + IC(1.333 ns) + CELL(0.511 ns) = 2.976 ns; Loc. = LC_X1_Y5_N8; Fanout = 1; REG Node = 'tempEWtime\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "initDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/initDigtial/initDigital.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 55.21 % ) " "Info: Total cell delay = 1.643 ns ( 55.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 44.79 % ) " "Info: Total interconnect delay = 1.333 ns ( 44.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { stateQ[0] {} stateQ[0]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.333ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { stateQ[1] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { stateQ[1] {} stateQ[1]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.300ns } { 0.000ns 1.163ns 0.200ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { stateQ[0] tempEWtime[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { stateQ[0] {} stateQ[0]~combout {} tempEWtime[2] {} } { 0.000ns 0.000ns 1.333ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 15:40:21 2017 " "Info: Processing ended: Fri Sep 22 15:40:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
