Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\git\hjl\ipcore_dir\Ip_Clk_65M.v" into library work
Parsing module <Ip_Clk_65M>.
Analyzing Verilog file "C:/Users/Ken/Desktop/Tetris_1/Vga_Display.v" into library work
Parsing module <Vga_Display>.
Analyzing Verilog file "C:/Users/Ken/Desktop/Tetris_1/Vga_1024x768.v" into library work
Parsing module <Vga_1024x768>.
Analyzing Verilog file "C:/Users/Ken/Desktop/Tetris_1/Rom_Data.v" into library work
Parsing module <Rom_Data>.
Analyzing Verilog file "C:/Users/Ken/Desktop/Tetris_1/Clk_65M.v" into library work
Parsing module <Clk_65M>.
Analyzing Verilog file "C:/Users/Ken/Desktop/Tetris_1/Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <Clk_65M>.

Elaborating module <Ip_Clk_65M>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=20,CLKFX_MULTIPLY=13,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "F:\git\hjl\ipcore_dir\Ip_Clk_65M.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <Vga_1024x768>.

Elaborating module <Vga_Display>.
WARNING:HDLCompiler:413 - "C:/Users/Ken/Desktop/Tetris_1/Vga_Display.v" Line 134: Result of 11-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Ken/Desktop/Tetris_1/Vga_Display.v" Line 136: Result of 11-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Ken/Desktop/Tetris_1/Vga_Display.v" Line 136: Assignment to X_pix ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Ken/Desktop/Tetris_1/Top.v" Line 66: Assignment to Rom_En_top ignored, since the identifier is never used

Elaborating module <Rom_Data>.
WARNING:HDLCompiler:189 - "C:/Users/Ken/Desktop/Tetris_1/Top.v" Line 73: Size mismatch in connection of port <Data>. Formal port size is 32-bit while actual signal size is 8-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:/Users/Ken/Desktop/Tetris_1/Top.v".
INFO:Xst:3210 - "C:/Users/Ken/Desktop/Tetris_1/Top.v" line 58: Output port <Rom_En> of the instance <u3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <Clk_65M>.
    Related source file is "C:/Users/Ken/Desktop/Tetris_1/Clk_65M.v".
    Summary:
	no macro.
Unit <Clk_65M> synthesized.

Synthesizing Unit <Ip_Clk_65M>.
    Related source file is "F:\git\hjl\ipcore_dir\Ip_Clk_65M.v".
    Summary:
	no macro.
Unit <Ip_Clk_65M> synthesized.

Synthesizing Unit <Vga_1024x768>.
    Related source file is "C:/Users/Ken/Desktop/Tetris_1/Vga_1024x768.v".
        H_SYNC = 11'b00010001000
        H_BACK = 11'b00010100000
        H_DISP = 11'b10000000000
        H_FRONT = 11'b00000011000
        H_TOTAL = 11'b10101000000
        V_SYNC = 11'b00000000110
        V_BACK = 11'b00000011101
        V_DISP = 11'b01100000000
        V_FRONT = 11'b00000000011
        V_TOTAL = 11'b01100100110
    Found 11-bit register for signal <V_Cnt>.
    Found 11-bit register for signal <H_Cnt>.
    Found 11-bit adder for signal <H_Cnt[10]_GND_7_o_add_3_OUT> created at line 71.
    Found 11-bit adder for signal <V_Cnt[10]_GND_7_o_add_9_OUT> created at line 85.
    Found 11-bit comparator greater for signal <Hsync> created at line 58
    Found 11-bit comparator greater for signal <Vsync> created at line 60
    Found 11-bit comparator lessequal for signal <n0015> created at line 95
    Found 11-bit comparator greater for signal <H_Cnt[10]_PWR_7_o_LessThan_15_o> created at line 95
    Found 11-bit comparator lessequal for signal <n0019> created at line 96
    Found 11-bit comparator greater for signal <V_Cnt[10]_GND_7_o_LessThan_17_o> created at line 96
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Vga_1024x768> synthesized.

Synthesizing Unit <Vga_Display>.
    Related source file is "C:/Users/Ken/Desktop/Tetris_1/Vga_Display.v".
        H_BACK = 11'b00100101000
        V_BACK = 11'b00000100011
        DATA_W = 11'b10000000000
        DATA_H = 11'b01100000000
WARNING:Xst:647 - Input <Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Spriteon>.
    Found 3-bit subtractor for signal <Y_pix> created at line 50.
    Found 11-bit comparator lessequal for signal <n0000> created at line 67
    Found 11-bit comparator lessequal for signal <n0002> created at line 67
    Found 11-bit comparator lessequal for signal <n0005> created at line 68
    Found 11-bit comparator lessequal for signal <n0007> created at line 68
    Found 11-bit comparator lessequal for signal <n0013> created at line 85
    Found 11-bit comparator greater for signal <H_Cnt[10]_GND_8_o_LessThan_9_o> created at line 85
    Found 11-bit comparator greater for signal <PWR_8_o_H_Cnt[10]_LessThan_10_o> created at line 86
    Found 11-bit comparator lessequal for signal <n0018> created at line 86
    Found 11-bit comparator greater for signal <H_Cnt[10]_GND_8_o_LessThan_13_o> created at line 91
    Found 11-bit comparator lessequal for signal <n0026> created at line 96
    Found 11-bit comparator greater for signal <H_Cnt[10]_GND_8_o_LessThan_15_o> created at line 96
    Found 11-bit comparator greater for signal <GND_8_o_H_Cnt[10]_LessThan_16_o> created at line 97
    Found 11-bit comparator lessequal for signal <n0031> created at line 97
    Found 11-bit comparator lessequal for signal <n0035> created at line 102
    Found 11-bit comparator greater for signal <H_Cnt[10]_GND_8_o_LessThan_19_o> created at line 102
    Found 11-bit comparator greater for signal <GND_8_o_H_Cnt[10]_LessThan_20_o> created at line 103
    Found 11-bit comparator lessequal for signal <n0040> created at line 103
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred  17 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <Vga_Display> synthesized.

Synthesizing Unit <Rom_Data>.
    Related source file is "C:/Users/Ken/Desktop/Tetris_1/Rom_Data.v".
    Found 8x32-bit Read Only RAM for signal <Data>
    Summary:
	inferred   1 RAM(s).
Unit <Rom_Data> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 2
 3-bit subtractor                                      : 1
# Registers                                            : 3
 1-bit register                                        : 1
 11-bit register                                       : 2
# Comparators                                          : 23
 11-bit comparator greater                             : 11
 11-bit comparator lessequal                           : 12
# Multiplexers                                         : 12
 11-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <u4> is unconnected in block <Top>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Rom_Data>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Rom>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Data>          |          |
    -----------------------------------------------------------------------
Unit <Rom_Data> synthesized (advanced).

Synthesizing (advanced) Unit <Vga_1024x768>.
The following registers are absorbed into counter <H_Cnt>: 1 register on signal <H_Cnt>.
The following registers are absorbed into counter <V_Cnt>: 1 register on signal <V_Cnt>.
Unit <Vga_1024x768> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x32-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 3-bit subtractor                                      : 1
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 23
 11-bit comparator greater                             : 11
 11-bit comparator lessequal                           : 12
# Multiplexers                                         : 10
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Vga_1024x768> ...

Optimizing unit <Vga_Display> ...
WARNING:Xst:1710 - FF/Latch <u2/V_Cnt_10> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 101
#      GND                         : 1
#      LUT1                        : 4
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 5
#      LUT5                        : 7
#      LUT6                        : 37
#      MUXCY                       : 19
#      XORCY                       : 21
# FlipFlops/Latches                : 22
#      FD                          : 1
#      FDC                         : 11
#      FDCE                        : 10
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                   60  out of   9112     0%  
    Number used as Logic:                60  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     60
   Number with an unused Flip Flop:      38  out of     60    63%  
   Number with an unused LUT:             0  out of     60     0%  
   Number of fully used LUT-FF pairs:    22  out of     60    36%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_100M_top                       | DCM_SP:CLKFX           | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.657ns (Maximum Frequency: 376.308MHz)
   Minimum input arrival time before clock: 3.651ns
   Maximum output required time after clock: 8.284ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M_top'
  Clock period: 2.657ns (frequency: 376.308MHz)
  Total number of paths / destination ports: 1449 / 32
-------------------------------------------------------------------------
Delay:               4.088ns (Levels of Logic = 2)
  Source:            u2/H_Cnt_10 (FF)
  Destination:       u2/V_Cnt_9 (FF)
  Source Clock:      Clk_100M_top rising 0.6X
  Destination Clock: Clk_100M_top rising 0.6X

  Data Path: u2/H_Cnt_10 to u2/V_Cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  u2/H_Cnt_10 (u2/H_Cnt_10)
     LUT6:I1->O           12   0.203   0.909  u2/GND_7_o_GND_7_o_equal_3_o<10>_SW0 (N6)
     LUT6:I5->O            9   0.205   0.829  u2/GND_7_o_GND_7_o_equal_3_o<10> (u2/GND_7_o_GND_7_o_equal_3_o)
     FDCE:CE                   0.322          u2/V_Cnt_1
    ----------------------------------------
    Total                      4.088ns (1.177ns logic, 2.911ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M_top'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.651ns (Levels of Logic = 2)
  Source:            Reset_top (PAD)
  Destination:       u2/V_Cnt_9 (FF)
  Destination Clock: Clk_100M_top rising 0.6X

  Data Path: Reset_top to u2/V_Cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  Reset_top_IBUF (Reset_top_IBUF)
     LUT2:I0->O           21   0.203   1.113  Reset_G1 (Reset_G)
     FDC:CLR                   0.430          u2/H_Cnt_0
    ----------------------------------------
    Total                      3.651ns (1.855ns logic, 1.796ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_100M_top'
  Total number of paths / destination ports: 507 / 10
-------------------------------------------------------------------------
Offset:              8.284ns (Levels of Logic = 5)
  Source:            u2/V_Cnt_2 (FF)
  Destination:       Red_top<2> (PAD)
  Source Clock:      Clk_100M_top rising 0.6X

  Data Path: u2/V_Cnt_2 to Red_top<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.447   1.277  u2/V_Cnt_2 (u2/V_Cnt_2)
     LUT6:I1->O            1   0.203   0.684  u2/Effective2 (u2/Effective1)
     LUT6:I4->O            1   0.203   0.944  u2/Effective4 (u2/Effective3)
     LUT6:I0->O            3   0.203   0.898  u2/Effective6 (Effective_top)
     LUT4:I0->O            3   0.203   0.650  u3/Green<1>1 (Green_top_0_OBUF)
     OBUF:I->O                 2.571          Green_top_2_OBUF (Green_top<2>)
    ----------------------------------------
    Total                      8.284ns (3.830ns logic, 4.454ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M_top
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M_top   |    4.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.87 secs
 
--> 

Total memory usage is 257916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

