--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml hdmi_top.twx hdmi_top.ncd -o hdmi_top.twr hdmi_top.pcf
-ucf hdmi_top.ucf

Design file:              hdmi_top.ncd
Physical constraint file: hdmi_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock_50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<1>      |         6.108(R)|      SLOW  |         3.594(R)|      FAST  |clock_50a         |   0.000|
LED<2>      |         5.809(R)|      SLOW  |         3.427(R)|      FAST  |clock_50a         |   0.000|
LED<3>      |         6.112(R)|      SLOW  |         3.595(R)|      FAST  |clock_50a         |   0.000|
LED<4>      |         5.826(R)|      SLOW  |         3.457(R)|      FAST  |clock_50a         |   0.000|
LED<5>      |         5.841(R)|      SLOW  |         3.441(R)|      FAST  |clock_50a         |   0.000|
LED<6>      |         5.826(R)|      SLOW  |         3.457(R)|      FAST  |clock_50a         |   0.000|
LED<7>      |         5.878(R)|      SLOW  |         3.542(R)|      FAST  |clock_50a         |   0.000|
TMDSn<0>    |         6.238(R)|      SLOW  |         3.407(R)|      FAST  |clock_250         |   0.000|
TMDSn<1>    |         6.357(R)|      SLOW  |         3.449(R)|      FAST  |clock_250         |   0.000|
TMDSn<2>    |         5.937(R)|      SLOW  |         3.205(R)|      FAST  |clock_250         |   0.000|
TMDSn_clock |         5.975(R)|      SLOW  |         3.286(R)|      FAST  |clock_50a         |   0.000|
TMDSp<0>    |         6.196(R)|      SLOW  |         3.391(R)|      FAST  |clock_250         |   0.000|
TMDSp<1>    |         6.315(R)|      SLOW  |         3.433(R)|      FAST  |clock_250         |   0.000|
TMDSp<2>    |         5.895(R)|      SLOW  |         3.189(R)|      FAST  |clock_250         |   0.000|
TMDSp_clock |         5.933(R)|      SLOW  |         3.270(R)|      FAST  |clock_50a         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50       |    2.216|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 01 17:36:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



