// Seed: 4129960239
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = -1;
  logic id_9;
  ;
  assign id_8 = id_9[(1) : 1];
endmodule
module module_1 #(
    parameter id_12 = 32'd38,
    parameter id_16 = 32'd89,
    parameter id_4  = 32'd26,
    parameter id_6  = 32'd67
) (
    output logic id_0,
    output tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input uwire _id_4#(
        ._id_6(1),
        .id_7 (!1)
    )
);
  wire id_8;
  generate
    assign id_3 = -1;
  endgenerate
  id_9[-1] (
      1, id_9
  );
  logic id_10, id_11;
  assign id_3 = -1 === 1'h0;
  wire [-1 : id_6  +  id_4] _id_12;
  logic id_13;
  ;
  logic id_14;
  assign id_12 = id_7;
  if (1) begin : LABEL_0
    logic id_15;
    ;
  end else bit _id_16, id_17, id_18;
  wire id_19, id_20;
  always id_0 <= 1;
  wire id_21;
  ;
  supply1 [id_12 : id_16] id_22;
  assign id_12 = id_16;
  wire id_23, id_24;
  logic [7:0] id_25, id_26;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_21,
      id_20,
      id_14,
      id_20,
      id_23,
      id_11
  );
  for (id_27 = -1; -1; id_17 = id_26[1]) assign id_0 = -1'b0;
  if (1) wire id_28;
  else assign id_22 = id_18 & -1;
endmodule
