$date
	Fri Aug 08 19:21:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cim_array_ctrl $end
$var wire 8 ! WA1 [7:0] $end
$var wire 8 " WA0 [7:0] $end
$var wire 24 # D1 [23:0] $end
$var reg 24 $ D [23:0] $end
$var reg 8 % WA [7:0] $end
$var reg 1 & cima $end
$scope module uut $end
$var wire 24 ' D [23:0] $end
$var wire 8 ( WA [7:0] $end
$var wire 1 & cima $end
$var reg 24 ) D1 [23:0] $end
$var reg 8 * WA0 [7:0] $end
$var reg 8 + WA1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b10100101 *
b101010111100110111101111 )
b10100101 (
b101010111100110111101111 '
0&
b10100101 %
b101010111100110111101111 $
b101010111100110111101111 #
b10100101 "
b0 !
$end
#10000
b1011010 !
b1011010 +
b0 "
b0 *
b100100011010001010110 #
b100100011010001010110 )
1&
b1011010 %
b1011010 (
b100100011010001010110 $
b100100011010001010110 '
#20000
b111111111111111111111111 #
b111111111111111111111111 )
b0 !
b0 +
b11111111 "
b11111111 *
b11111111 %
b11111111 (
b111111111111111111111111 $
b111111111111111111111111 '
0&
#30000
b11000011 "
b11000011 *
b110000001111111111101110 #
b110000001111111111101110 )
b11000011 %
b11000011 (
b110000001111111111101110 $
b110000001111111111101110 '
#40000
b11000011 !
b11000011 +
b0 "
b0 *
1&
#70000
