$date
2021-10-27T14:30+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module ALU $end
 $var wire 1 ! _T $end
 $var wire 2 " io_sel $end
 $var wire 5 # _GEN_1 $end
 $var wire 10 $ io_xD $end
 $var wire 1 % clock $end
 $var wire 5 & io_xL $end
 $var wire 5 ' io_xR $end
 $var wire 5 ( _GEN_0 $end
 $var wire 1 ) reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
b00000 #
0)
b00000 (
b00000 &
b00000 '
0!
b0000000000 $
b00 "
$end
#0
1!
1)
#1
1%
#6
0%
#11
1%
#16
0%
#21
1%
#26
0%
#31
1%
#36
0%
#41
1%
#46
0%
b00011 &
b00010 '
b0000000110 $
0)
#51
1%
#56
0%
#61
1%
#66
0%
#71
1%
#76
0%
#81
1%
#86
0%
#91
1%
#96
0!
0%
b01 "
b00001 &
b00010 #
b00001 '
b0000000010 $
#101
1%
#106
0%
#111
1%
#116
0%
#121
1%
#126
0%
#131
1%
#136
0%
#141
1%
#146
0%
b10 "
b11111 #
b0000011111 $
b11111 (
#151
1%
#156
0%
#161
1%
#166
0%
#171
1%
#176
0%
#181
1%
#186
0%
#191
1%
#196
0%
