<stg><name>C_IO_L2_in_1_x0</name>


<trans_list>

<trans id="402" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="2" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="arb_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="arb_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
</and_exp><and_exp><literal name="tmp_675" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1564" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1564" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1563" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="8" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1563" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3355" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="10" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3429" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="10" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_14" val="0"/>
</and_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="icmp_ln3429" val="1"/>
</and_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="icmp_ln3355" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1559" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1559" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1568" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1568" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1570" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="15" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1570" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="17" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_674" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1562" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1562" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1561" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="21" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1561" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="23" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="24" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1569" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="27" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1569" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3473" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="30" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1560" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="34" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1560" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
:0 %data_split_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
:1 %data_split_V_1_189 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_189"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
:2 %data_split_V_1_190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_190"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
:3 %data_split_V_1_191 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_191"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_1_x0106, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_2_x019, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_1_x018, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_1_x0106, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_2_x019, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_1_x018, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="64">
<![CDATA[
:10 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="64">
<![CDATA[
:11 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln3307 = br void

]]></Node>
<StgValue><ssdm name="br_ln3307"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 0, void, i3 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln3307 = br i1 %icmp_ln890, void %.split66, void %.preheader69.preheader

]]></Node>
<StgValue><ssdm name="br_ln3307"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln3307 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2870

]]></Node>
<StgValue><ssdm name="specloopname_ln3307"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.split66:1 %br_ln3308 = br void

]]></Node>
<StgValue><ssdm name="br_ln3308"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="32">
<![CDATA[
.preheader69.preheader:0 %data_split_V_1_192 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_192"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="256" op_0_bw="32">
<![CDATA[
.preheader69.preheader:1 %data_split_V_1_193 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_193"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader:2 %br_ln3473 = br void %.preheader69

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split66, i3 %add_ln691_1797, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_14 = phi i1 %intra_trans_en, void %.split66, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en_14"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %arb_14 = phi i1 0, void %.split66, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_14"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln691_1797 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1797"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %icmp_ln890_1550 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_1550"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln3308 = br i1 %icmp_ln890_1550, void %.split64, void

]]></Node>
<StgValue><ssdm name="br_ln3308"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split64:0 %specloopname_ln3308 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1534

]]></Node>
<StgValue><ssdm name="specloopname_ln3308"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split64:1 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split64:2 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split64:3 %br_ln3312 = br i1 %arb_14, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln3312"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="arb_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln3314 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln3314"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="arb_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln3388 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln3388"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_52 = phi i4 %c3_54, void %.loopexit1216, i4 1, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_52"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader15:1 %tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_52, i32 3

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:2 %br_ln3314 = br i1 %tmp_675, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3314"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2556

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_12 = zext i4 %c3_52

]]></Node>
<StgValue><ssdm name="zext_ln886_12"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_12 = icmp_ugt  i6 %zext_ln886_12, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_12"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln3316 = br i1 %icmp_ln886_12, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3316"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln3319 = icmp_eq  i4 %c3_52, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln3319"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln3319 = br i1 %icmp_ln3319, void %.preheader12.preheader, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln3319"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
<literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0 %br_ln890 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_675" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
<literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln3329 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln3329"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
</and_exp><and_exp><literal name="tmp_675" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln3354 = br i1 %intra_trans_en_14, void %.loopexit1220, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln3354"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_12" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp><and_exp><literal name="tmp_675" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln3355 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln3355"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0 %c4_V_52 = phi i4 %add_ln691_1807, void, i4 0, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="c4_V_52"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1 %add_ln691_1807 = add i4 %c4_V_52, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1807"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:2 %icmp_ln890_1557 = icmp_eq  i4 %c4_V_52, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1557"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4 %br_ln3334 = br i1 %icmp_ln890_1557, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3334"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln3334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1536

]]></Node>
<StgValue><ssdm name="specloopname_ln3334"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln3336 = br void

]]></Node>
<StgValue><ssdm name="br_ln3336"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_51 = phi i4 %add_ln691_1805, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_51"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1805 = add i4 %c4_V_51, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1805"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="4">
<![CDATA[
.preheader13:2 %trunc_ln3329 = trunc i4 %c4_V_51

]]></Node>
<StgValue><ssdm name="trunc_ln3329"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader13:3 %tmp_634_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln3329, i4 0

]]></Node>
<StgValue><ssdm name="tmp_634_cast"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:4 %icmp_ln890_1556 = icmp_eq  i4 %c4_V_51, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1556"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:6 %br_ln3320 = br i1 %icmp_ln890_1556, void %.split47, void %.loopexit1216.loopexit64

]]></Node>
<StgValue><ssdm name="br_ln3320"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln3320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1564

]]></Node>
<StgValue><ssdm name="specloopname_ln3320"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln3322 = br void

]]></Node>
<StgValue><ssdm name="br_ln3322"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit64:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_54 = add i4 %c3_52, i4 1

]]></Node>
<StgValue><ssdm name="c3_54"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3319" val="1"/>
<literal name="icmp_ln890_1556" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3319" val="0"/>
<literal name="icmp_ln890_1557" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_142 = phi i5 %add_ln691_1808, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_142"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1808 = add i5 %c5_V_142, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1808"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1564 = icmp_eq  i5 %c5_V_142, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1564"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3336 = br i1 %icmp_ln890_1564, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln3336"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1564" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln3336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1554

]]></Node>
<StgValue><ssdm name="specloopname_ln3336"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_681 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_2_x019, i512 %tmp_681

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_141 = phi i5 %add_ln691_1806, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_141"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1806 = add i5 %c5_V_141, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1806"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln3329 = zext i5 %c5_V_141

]]></Node>
<StgValue><ssdm name="zext_ln3329"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln3329 = add i7 %tmp_634_cast, i7 %zext_ln3329

]]></Node>
<StgValue><ssdm name="add_ln3329"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln3329_1 = zext i7 %add_ln3329

]]></Node>
<StgValue><ssdm name="zext_ln3329_1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln3329_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1563 = icmp_eq  i5 %c5_V_141, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1563"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln3322 = br i1 %icmp_ln890_1563, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln3322"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1563" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln3322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2604

]]></Node>
<StgValue><ssdm name="specloopname_ln3322"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_680 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln3329 = store i512 %tmp_680, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln3329"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10:0 %c2_V_148 = phi i8 %c2_V_150, void, i8 0, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c2_V_148"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:1 %c2_V_150 = add i8 %c2_V_148, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_150"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:2 %icmp_ln3355 = icmp_eq  i8 %c2_V_148, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln3355"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4 %br_ln3355 = br i1 %icmp_ln3355, void %.split61, void %.loopexit1220.loopexit63

]]></Node>
<StgValue><ssdm name="br_ln3355"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split61:0 %specloopname_ln3355 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1535

]]></Node>
<StgValue><ssdm name="specloopname_ln3355"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.split61:1 %br_ln3361 = br void

]]></Node>
<StgValue><ssdm name="br_ln3361"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit63:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:0 %c2_V_147 = phi i8 %c2_V_149, void, i8 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c2_V_147"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1 %c2_V_149 = add i8 %c2_V_147, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_149"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2 %icmp_ln3429 = icmp_eq  i8 %c2_V_147, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln3429"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln3429 = br i1 %icmp_ln3429, void %.split38, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3429"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:0 %specloopname_ln3429 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2691

]]></Node>
<StgValue><ssdm name="specloopname_ln3429"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
.split38:1 %br_ln3435 = br void

]]></Node>
<StgValue><ssdm name="br_ln3435"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln3429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_14" val="0"/>
</and_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="icmp_ln3429" val="1"/>
</and_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="icmp_ln3355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %arb = xor i1 %arb_14, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_14" val="0"/>
</and_exp><and_exp><literal name="arb_14" val="1"/>
<literal name="icmp_ln3429" val="1"/>
</and_exp><and_exp><literal name="arb_14" val="0"/>
<literal name="icmp_ln3355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_138 = phi i2 0, void %.split61, i2 %add_ln691_1812, void

]]></Node>
<StgValue><ssdm name="c5_V_138"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1812 = add i2 %c5_V_138, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1812"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1559 = icmp_eq  i2 %c5_V_138, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1559"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3361 = br i1 %icmp_ln890_1559, void %.split59, void

]]></Node>
<StgValue><ssdm name="br_ln3361"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split59:0 %specloopname_ln3361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2889

]]></Node>
<StgValue><ssdm name="specloopname_ln3361"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1559" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split59:1 %br_ln3362 = br void

]]></Node>
<StgValue><ssdm name="br_ln3362"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_154 = phi i6 0, void %.split59, i6 %add_ln691_1814, void

]]></Node>
<StgValue><ssdm name="c6_V_154"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1814 = add i6 %c6_V_154, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1814"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1566 = icmp_eq  i6 %c6_V_154, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1566"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3362 = br i1 %icmp_ln890_1566, void %.split57, void

]]></Node>
<StgValue><ssdm name="br_ln3362"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln3362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1636

]]></Node>
<StgValue><ssdm name="specloopname_ln3362"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split57:1 %div_i_i19 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_154, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i19"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="6">
<![CDATA[
.split57:2 %empty = trunc i6 %c6_V_154

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.split57:3 %br_ln3364 = br void

]]></Node>
<StgValue><ssdm name="br_ln3364"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1566" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_92 = phi i4 0, void %.split57, i4 %add_ln691_1816, void

]]></Node>
<StgValue><ssdm name="c7_V_92"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1816 = add i4 %c7_V_92, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1816"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp_68 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_92, i4 %div_i_i19

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_635_cast = zext i8 %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_635_cast"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_ping_V_addr_28 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_635_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_28"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1568 = icmp_eq  i4 %c7_V_92, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1568"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln3364 = br i1 %icmp_ln890_1568, void %.split55, void

]]></Node>
<StgValue><ssdm name="br_ln3364"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1568" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="512" op_0_bw="7">
<![CDATA[
.split55:1 %in_data_V_108 = load i7 %local_C_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="in_data_V_108"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1568" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:0 %specloopname_ln3364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2633

]]></Node>
<StgValue><ssdm name="specloopname_ln3364"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="512" op_0_bw="7">
<![CDATA[
.split55:1 %in_data_V_108 = load i7 %local_C_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="in_data_V_108"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.split55:2 %br_ln3366 = br void

]]></Node>
<StgValue><ssdm name="br_ln3366"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_28 = phi i5 0, void %.split55, i5 %add_ln691_1819, void

]]></Node>
<StgValue><ssdm name="c8_V_28"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1819 = add i5 %c8_V_28, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1819"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1570 = icmp_eq  i5 %c8_V_28, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1570"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3366 = br i1 %icmp_ln890_1570, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln3366"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln3366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2606

]]></Node>
<StgValue><ssdm name="specloopname_ln3366"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.split53:1 %br_ln3373 = br void

]]></Node>
<StgValue><ssdm name="br_ln3373"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_92 = phi i2 0, void %.split53, i2 %add_ln691_1820, void %.split51

]]></Node>
<StgValue><ssdm name="n_V_92"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %in_data_V_108, void %.split53, i512 %zext_ln1497_92, void %.split51

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1820 = add i2 %n_V_92, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1820"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_93 = icmp_eq  i2 %n_V_92, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_93"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln3373 = br i1 %icmp_ln878_93, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln3373"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="256" op_0_bw="256">
<![CDATA[
.split51:0 %data_split_V_1_load_14 = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load_14"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256">
<![CDATA[
.split51:1 %data_split_V_1_189_load_1 = load i256 %data_split_V_1_189

]]></Node>
<StgValue><ssdm name="data_split_V_1_189_load_1"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2605

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="512">
<![CDATA[
.split51:3 %data_split_V_0 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2">
<![CDATA[
.split51:4 %trunc_ln3374 = trunc i2 %n_V_92

]]></Node>
<StgValue><ssdm name="trunc_ln3374"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split51:5 %data_split_V_1_201 = select i1 %trunc_ln3374, i256 %data_split_V_0, i256 %data_split_V_1_189_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_201"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split51:6 %data_split_V_1_202 = select i1 %trunc_ln3374, i256 %data_split_V_1_load_14, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="data_split_V_1_202"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split51:7 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="512" op_0_bw="256">
<![CDATA[
.split51:8 %zext_ln1497_92 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_92"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split51:9 %store_ln3374 = store i256 %data_split_V_1_201, i256 %data_split_V_1_189

]]></Node>
<StgValue><ssdm name="store_ln3374"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split51:10 %store_ln3374 = store i256 %data_split_V_1_202, i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="store_ln3374"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.split51:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_load = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_189_load = load i256 %data_split_V_1_189

]]></Node>
<StgValue><ssdm name="data_split_V_1_189_load"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln3378 = select i1 %empty, i256 %data_split_V_1_189_load, i256 %data_split_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln3378"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %select_ln3378

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3 = phi i4 %c3_53, void %.loopexit1218, i4 1, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader9:1 %tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:2 %br_ln3388 = br i1 %tmp_674, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln3388"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2597

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln3390 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln3390"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln3393 = icmp_eq  i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln3393"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln3393 = br i1 %icmp_ln3393, void %.preheader6.preheader, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln3393"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_674" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln3403 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln3403"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln3428 = br i1 %intra_trans_en_14, void %.loopexit1220, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln3428"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_14" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="intra_trans_en_14" val="1"/>
<literal name="tmp_674" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln3429 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln3429"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V_50 = phi i4 %add_ln691_1801, void, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V_50"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_1801 = add i4 %c4_V_50, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1801"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_1555 = icmp_eq  i4 %c4_V_50, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1555"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln3408 = br i1 %icmp_ln890_1555, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln3408"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln3408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2554

]]></Node>
<StgValue><ssdm name="specloopname_ln3408"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln3410 = br void

]]></Node>
<StgValue><ssdm name="br_ln3410"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1800, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1800 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1800"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln3403 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln3403"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_633_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln3403, i4 0

]]></Node>
<StgValue><ssdm name="tmp_633_cast"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1554 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1554"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln3394 = br i1 %icmp_ln890_1554, void %.split24, void %.loopexit1218.loopexit62

]]></Node>
<StgValue><ssdm name="br_ln3394"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln3394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1565

]]></Node>
<StgValue><ssdm name="specloopname_ln3394"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln3396 = br void

]]></Node>
<StgValue><ssdm name="br_ln3396"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit62:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_53 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_53"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3393" val="1"/>
<literal name="icmp_ln890_1554" val="1"/>
</and_exp><and_exp><literal name="icmp_ln3393" val="0"/>
<literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_140 = phi i5 %add_ln691_1804, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_140"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1804 = add i5 %c5_V_140, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1804"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1562 = icmp_eq  i5 %c5_V_140, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1562"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3410 = br i1 %icmp_ln890_1562, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln3410"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1562" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln3410 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2867

]]></Node>
<StgValue><ssdm name="specloopname_ln3410"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_683 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_2_x019, i512 %tmp_683

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_139 = phi i5 %add_ln691_1802, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V_139"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1802 = add i5 %c5_V_139, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1802"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln3403 = zext i5 %c5_V_139

]]></Node>
<StgValue><ssdm name="zext_ln3403"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln3403 = add i7 %tmp_633_cast, i7 %zext_ln3403

]]></Node>
<StgValue><ssdm name="add_ln3403"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln3403_1 = zext i7 %add_ln3403

]]></Node>
<StgValue><ssdm name="zext_ln3403_1"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_27 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln3403_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_27"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1561 = icmp_eq  i5 %c5_V_139, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1561"/></StgValue>
</operation>

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln3396 = br i1 %icmp_ln890_1561, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln3396"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1561" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="266" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln3396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2555

]]></Node>
<StgValue><ssdm name="specloopname_ln3396"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_682 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x018

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln3403 = store i512 %tmp_682, i7 %local_C_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="store_ln3403"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_137 = phi i2 0, void %.split38, i2 %add_ln691_1811, void

]]></Node>
<StgValue><ssdm name="c5_V_137"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1811 = add i2 %c5_V_137, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1811"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1558 = icmp_eq  i2 %c5_V_137, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1558"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3435 = br i1 %icmp_ln890_1558, void %.split36, void

]]></Node>
<StgValue><ssdm name="br_ln3435"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:0 %specloopname_ln3435 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2615

]]></Node>
<StgValue><ssdm name="specloopname_ln3435"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.split36:1 %br_ln3436 = br void

]]></Node>
<StgValue><ssdm name="br_ln3436"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1558" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_153 = phi i6 0, void %.split36, i6 %add_ln691_1813, void

]]></Node>
<StgValue><ssdm name="c6_V_153"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1813 = add i6 %c6_V_153, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1813"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1565 = icmp_eq  i6 %c6_V_153, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1565"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3436 = br i1 %icmp_ln890_1565, void %.split34, void

]]></Node>
<StgValue><ssdm name="br_ln3436"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:0 %specloopname_ln3436 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2549

]]></Node>
<StgValue><ssdm name="specloopname_ln3436"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:1 %div_i_i18 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_153, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i18"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="6">
<![CDATA[
.split34:2 %empty_3646 = trunc i6 %c6_V_153

]]></Node>
<StgValue><ssdm name="empty_3646"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.split34:3 %br_ln3438 = br void

]]></Node>
<StgValue><ssdm name="br_ln3438"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1565" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_91 = phi i4 0, void %.split34, i4 %add_ln691_1815, void

]]></Node>
<StgValue><ssdm name="c7_V_91"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1815 = add i4 %c7_V_91, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1815"/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V_91, i4 %div_i_i18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_pong_V_addr_14 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_cast

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_14"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1567 = icmp_eq  i4 %c7_V_91, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1567"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln3438 = br i1 %icmp_ln890_1567, void %.split32, void

]]></Node>
<StgValue><ssdm name="br_ln3438"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="7">
<![CDATA[
.split32:1 %in_data_V_107 = load i7 %local_C_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_107"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln3438 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2613

]]></Node>
<StgValue><ssdm name="specloopname_ln3438"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="512" op_0_bw="7">
<![CDATA[
.split32:1 %in_data_V_107 = load i7 %local_C_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_107"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
.split32:2 %br_ln3440 = br void

]]></Node>
<StgValue><ssdm name="br_ln3440"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_27 = phi i5 0, void %.split32, i5 %add_ln691_1817, void

]]></Node>
<StgValue><ssdm name="c8_V_27"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1817 = add i5 %c8_V_27, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1817"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1569 = icmp_eq  i5 %c8_V_27, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1569"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3440 = br i1 %icmp_ln890_1569, void %.split30, void

]]></Node>
<StgValue><ssdm name="br_ln3440"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:0 %specloopname_ln3440 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2713

]]></Node>
<StgValue><ssdm name="specloopname_ln3440"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1569" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.split30:1 %br_ln3447 = br void

]]></Node>
<StgValue><ssdm name="br_ln3447"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1569" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_91 = phi i2 0, void %.split30, i2 %add_ln691_1818, void %.split28

]]></Node>
<StgValue><ssdm name="n_V_91"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_119 = phi i512 %in_data_V_107, void %.split30, i512 %zext_ln1497_91, void %.split28

]]></Node>
<StgValue><ssdm name="p_Val2_119"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1818 = add i2 %n_V_91, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1818"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_92 = icmp_eq  i2 %n_V_91, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_92"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln3447 = br i1 %icmp_ln878_92, void %.split28, void

]]></Node>
<StgValue><ssdm name="br_ln3447"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="256" op_0_bw="256">
<![CDATA[
.split28:0 %data_split_V_1_190_load_1 = load i256 %data_split_V_1_190

]]></Node>
<StgValue><ssdm name="data_split_V_1_190_load_1"/></StgValue>
</operation>

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="256" op_0_bw="256">
<![CDATA[
.split28:1 %data_split_V_1_191_load_1 = load i256 %data_split_V_1_191

]]></Node>
<StgValue><ssdm name="data_split_V_1_191_load_1"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2735

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="256" op_0_bw="512">
<![CDATA[
.split28:3 %data_split_V_0_91 = trunc i512 %p_Val2_119

]]></Node>
<StgValue><ssdm name="data_split_V_0_91"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="2">
<![CDATA[
.split28:4 %trunc_ln3448 = trunc i2 %n_V_91

]]></Node>
<StgValue><ssdm name="trunc_ln3448"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split28:5 %data_split_V_1_198 = select i1 %trunc_ln3448, i256 %data_split_V_0_91, i256 %data_split_V_1_191_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_198"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split28:6 %data_split_V_1_199 = select i1 %trunc_ln3448, i256 %data_split_V_1_190_load_1, i256 %data_split_V_0_91

]]></Node>
<StgValue><ssdm name="data_split_V_1_199"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split28:7 %r_110 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_119, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_110"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="512" op_0_bw="256">
<![CDATA[
.split28:8 %zext_ln1497_91 = zext i256 %r_110

]]></Node>
<StgValue><ssdm name="zext_ln1497_91"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split28:9 %store_ln3448 = store i256 %data_split_V_1_198, i256 %data_split_V_1_191

]]></Node>
<StgValue><ssdm name="store_ln3448"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split28:10 %store_ln3448 = store i256 %data_split_V_1_199, i256 %data_split_V_1_190

]]></Node>
<StgValue><ssdm name="store_ln3448"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.split28:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
<literal name="empty_3646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_190_load = load i256 %data_split_V_1_190

]]></Node>
<StgValue><ssdm name="data_split_V_1_190_load"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
<literal name="empty_3646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_191_load = load i256 %data_split_V_1_191

]]></Node>
<StgValue><ssdm name="data_split_V_1_191_load"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln3452 = select i1 %empty_3646, i256 %data_split_V_1_191_load, i256 %data_split_V_1_190_load

]]></Node>
<StgValue><ssdm name="select_ln3452"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %select_ln3452

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="332" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader69:0 %c2_V = phi i8 %c2_V_146, void, i8 0, void %.preheader69.preheader

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69:1 %c2_V_146 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_146"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader69:2 %icmp_ln3473 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln3473"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69:4 %br_ln3473 = br i1 %icmp_ln3473, void %.split15, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln3473"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln3473 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2702

]]></Node>
<StgValue><ssdm name="specloopname_ln3473"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
.split15:1 %br_ln3479 = br void

]]></Node>
<StgValue><ssdm name="br_ln3479"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln3543 = ret

]]></Node>
<StgValue><ssdm name="ret_ln3543"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i2 0, void %.split15, i2 %add_ln691_1795, void

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_1795 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1795"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_1551 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1551"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3479 = br i1 %icmp_ln890_1551, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln3479"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln3479 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2599

]]></Node>
<StgValue><ssdm name="specloopname_ln3479"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split13:1 %br_ln3480 = br void

]]></Node>
<StgValue><ssdm name="br_ln3480"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 0, void %.split13, i6 %add_ln691_1796, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_1796 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1796"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_1552 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1552"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3480 = br i1 %icmp_ln890_1552, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln3480"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln3480 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2545

]]></Node>
<StgValue><ssdm name="specloopname_ln3480"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split11:1 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="6">
<![CDATA[
.split11:2 %empty_3647 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_3647"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.split11:3 %br_ln3482 = br void

]]></Node>
<StgValue><ssdm name="br_ln3482"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split11, i4 %add_ln691_1798, void

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_1798 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1798"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %c7_V, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="8">
<![CDATA[
:3 %tmp_632_cast = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_632_cast"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_632_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln890_1553 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1553"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln3482 = br i1 %icmp_ln890_1553, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln3482"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="7">
<![CDATA[
.split9:1 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="368" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln3482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2568

]]></Node>
<StgValue><ssdm name="specloopname_ln3482"/></StgValue>
</operation>

<operation id="369" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="512" op_0_bw="7">
<![CDATA[
.split9:1 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="370" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
.split9:2 %br_ln3484 = br void

]]></Node>
<StgValue><ssdm name="br_ln3484"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="371" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 0, void %.split9, i5 %add_ln691_1809, void

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1809 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1809"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1560 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1560"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3484 = br i1 %icmp_ln890_1560, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln3484"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln3484 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2714

]]></Node>
<StgValue><ssdm name="specloopname_ln3484"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.split7:1 %br_ln3491 = br void

]]></Node>
<StgValue><ssdm name="br_ln3491"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="379" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 0, void %.split7, i2 %add_ln691_1810, void %.split

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="380" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_120 = phi i512 %in_data_V, void %.split7, i512 %zext_ln1497, void %.split

]]></Node>
<StgValue><ssdm name="p_Val2_120"/></StgValue>
</operation>

<operation id="381" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1810 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1810"/></StgValue>
</operation>

<operation id="382" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="383" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln3491 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln3491"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="256" op_0_bw="256">
<![CDATA[
.split:0 %data_split_V_1_192_load_1 = load i256 %data_split_V_1_192

]]></Node>
<StgValue><ssdm name="data_split_V_1_192_load_1"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="256" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_1_193_load_1 = load i256 %data_split_V_1_193

]]></Node>
<StgValue><ssdm name="data_split_V_1_193_load_1"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2612

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %data_split_V_0_92 = trunc i512 %p_Val2_120

]]></Node>
<StgValue><ssdm name="data_split_V_0_92"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="2">
<![CDATA[
.split:4 %trunc_ln3492 = trunc i2 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln3492"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:5 %data_split_V_1_195 = select i1 %trunc_ln3492, i256 %data_split_V_0_92, i256 %data_split_V_1_193_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_195"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:6 %data_split_V_1_196 = select i1 %trunc_ln3492, i256 %data_split_V_1_192_load_1, i256 %data_split_V_0_92

]]></Node>
<StgValue><ssdm name="data_split_V_1_196"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %r_111 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_120, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_111"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="256">
<![CDATA[
.split:8 %zext_ln1497 = zext i256 %r_111

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:9 %store_ln3492 = store i256 %data_split_V_1_195, i256 %data_split_V_1_193

]]></Node>
<StgValue><ssdm name="store_ln3492"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:10 %store_ln3492 = store i256 %data_split_V_1_196, i256 %data_split_V_1_192

]]></Node>
<StgValue><ssdm name="store_ln3492"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3647" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_192_load = load i256 %data_split_V_1_192

]]></Node>
<StgValue><ssdm name="data_split_V_1_192_load"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3647" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_193_load = load i256 %data_split_V_1_193

]]></Node>
<StgValue><ssdm name="data_split_V_1_193_load"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln3496 = select i1 %empty_3647, i256 %data_split_V_1_193_load, i256 %data_split_V_1_192_load

]]></Node>
<StgValue><ssdm name="select_ln3496"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_1_x0106, i256 %select_ln3496

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
