# 8 BIT SIGNED MULTIPLIER

## Verilog Code
  ![image](https://github.com/user-attachments/assets/13ff31e5-ccc0-4d54-ae21-d1747824b583)
  ![image](https://github.com/user-attachments/assets/5bfe9307-5c75-427b-97dd-da14bb7e3e49)
  ![image](https://github.com/user-attachments/assets/04ae0fc6-b2c1-48ee-875f-11ff58402f86)

## RTL SCHEMATIC
  ![image](https://github.com/user-attachments/assets/5695ceb9-aff7-451f-9d90-ea3f0b9ce54a)

## TESTBENCH
  ![image](https://github.com/user-attachments/assets/873b3323-2c86-4a28-9194-e5ed22945e8e)
  ![image](https://github.com/user-attachments/assets/88caa165-d05d-4403-b556-91bc58a7a60e)

## SIMULATION RESULTS
  ![image](https://github.com/user-attachments/assets/d74d1704-4033-461e-9f31-3b3687a7b284)

## HARDWARE IMPLEMENTATION RESULTS
  ![image](https://github.com/user-attachments/assets/d4b6c145-ab18-4083-aa44-164b4a4dea0f)
  ![image](https://github.com/user-attachments/assets/a0b92741-d64c-46bd-9117-ea02d2508766)
  ![image](https://github.com/user-attachments/assets/a65841c9-e5a4-40b2-9d62-dff6c5723904)
  ![image](https://github.com/user-attachments/assets/2898f947-24fa-4a2e-8cd7-354a8c06b1f5)
  ![image](https://github.com/user-attachments/assets/9d85ef48-bf84-47a1-a8e5-8b6c1d188b39)




