
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Apr 20 2022 15:22:58 PDT (Apr 20 2022 22:22:58 UTC)

// Verification Directory fv/Tbl 

module Tbl(clock, reset, io_addr, io_out);
  input clock, reset;
  input [7:0] io_addr;
  output [7:0] io_out;
  wire clock, reset;
  wire [7:0] io_addr;
  wire [7:0] io_out;
  assign io_out[0] = io_addr[0];
  assign io_out[1] = io_addr[1];
  assign io_out[2] = io_addr[2];
  assign io_out[3] = io_addr[3];
  assign io_out[4] = io_addr[4];
  assign io_out[5] = io_addr[5];
  assign io_out[6] = io_addr[6];
  assign io_out[7] = io_addr[7];
endmodule

