INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/32bitALU/32bitALU.srcs/sources_1/new/32bitALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/32bitALU/32bitALU.srcs/sim_1/new/32bit_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_11/32bitALU/32bitALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
