Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Sat Jan 25 23:24:06 2025
| Host         : AB-Beast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ClockDivider_Block_wrapper_timing_summary_routed.rpt -pb ClockDivider_Block_wrapper_timing_summary_routed.pb -rpx ClockDivider_Block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ClockDivider_Block_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.096        0.000                      0                    2        0.312        0.000                      0                    2        3.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.096        0.000                      0                    2        0.312        0.000                      0                    2        3.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.642ns (35.204%)  route 1.182ns (64.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 10.278 - 8.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.964     2.475    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.518     2.993 f  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.661     3.654    ClockDivider_Block_i/ClockDivider_0/inst/counter
    SLICE_X112Y130       LUT1 (Prop_lut1_I0_O)        0.124     3.778 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_i_1/O
                         net (fo=2, routed)           0.521     4.298    ClockDivider_Block_i/ClockDivider_0/inst/p_0_in
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.838    10.278    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                         clock pessimism              0.197    10.475    
                         clock uncertainty           -0.035    10.439    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)       -0.045    10.394    ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.739ns  (required time - arrival time)
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.642ns (49.267%)  route 0.661ns (50.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 10.278 - 8.000 ) 
    Source Clock Delay      (SCD):    2.475ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.964     2.475    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.518     2.993 f  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.661     3.654    ClockDivider_Block_i/ClockDivider_0/inst/counter
    SLICE_X112Y130       LUT1 (Prop_lut1_I0_O)        0.124     3.778 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     3.778    ClockDivider_Block_i/ClockDivider_0/inst/p_0_in
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         1.440     9.440 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.838    10.278    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
                         clock pessimism              0.197    10.475    
                         clock uncertainty           -0.035    10.439    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)        0.077    10.516    ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  6.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.685    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     0.849 f  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.223     1.072    ClockDivider_Block_i/ClockDivider_0/inst/counter
    SLICE_X112Y130       LUT1 (Prop_lut1_I0_O)        0.045     1.117 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_i_1/O
                         net (fo=2, routed)           0.000     1.117    ClockDivider_Block_i/ClockDivider_0/inst/p_0_in
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.473     0.939    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
                         clock pessimism             -0.254     0.685    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.120     0.805    ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.678%)  route 0.394ns (65.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.685    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     0.849 f  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.223     1.072    ClockDivider_Block_i/ClockDivider_0/inst/counter
    SLICE_X112Y130       LUT1 (Prop_lut1_I0_O)        0.045     1.117 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_i_1/O
                         net (fo=2, routed)           0.171     1.288    ClockDivider_Block_i/ClockDivider_0/inst/p_0_in
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         0.466     0.466 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.473     0.939    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
                         clock pessimism             -0.254     0.685    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.052     0.737    ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  ClockDivider_Block_i/ClockDivider_0/inst/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PMODa0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 4.054ns (68.600%)  route 1.856ns (31.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.964     2.475    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.518     2.993 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           1.856     4.848    PMODa0_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.536     8.385 r  PMODa0_OBUF_inst/O
                         net (fo=0)                   0.000     8.385    PMODa0
    B15                                                               r  PMODa0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PMODa0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.819ns  (logic 1.401ns (77.031%)  route 0.418ns (22.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    D18                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  CLK_IN_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.685    ClockDivider_Block_i/ClockDivider_0/inst/CLK_IN
    SLICE_X112Y130       FDRE                                         r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     0.849 r  ClockDivider_Block_i/ClockDivider_0/inst/CLK_OUT_reg/Q
                         net (fo=1, routed)           0.418     1.267    PMODa0_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.237     2.504 r  PMODa0_OBUF_inst/O
                         net (fo=0)                   0.000     2.504    PMODa0
    B15                                                               r  PMODa0 (OUT)
  -------------------------------------------------------------------    -------------------





