# Copyright (c) 2016-2018, Xilinx, Inc.
# All rights reserved.

# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at

#     http://www.apache.org/licenses/LICENSE-2.0

# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

#*****************************************************************************************
# Vivado (TM) v2018.1 (64-bit)
#
# project.tcl: Tcl script for re-creating project 'vsi_proj'
#
# Generated by Vivado on Tue Aug 07 11:53:19 PDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (project.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "vsi_proj"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "project.tcl"

# Help information for this script
proc help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xczu9eg-ffvb1156-2-i-es2

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:zcu102_es2:part0:2.3" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "dsa.rom.debug_type" -value "0" -objects $obj
set_property -name "dsa.rom.prom_type" -value "0" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "XSim" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
set_property "ip_repo_paths" "[file normalize "$origin_dir/../../../../../../../group/xrlabs/tools/systemview_vsi_2018.1/common/ip_repo"]" $obj

# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Empty (no sources present)

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "top" -value "" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "xelab.dll" -value "0" -objects $obj
set_property -name "xsim.compile.tcl.pre" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvhdl.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvhdl.relax" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.more_options" -value "" -objects $obj
set_property -name "xsim.compile.xvlog.nosort" -value "1" -objects $obj
set_property -name "xsim.compile.xvlog.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.debug_level" -value "typical" -objects $obj
set_property -name "xsim.elaborate.load_glbl" -value "1" -objects $obj
set_property -name "xsim.elaborate.mt_level" -value "auto" -objects $obj
set_property -name "xsim.elaborate.rangecheck" -value "0" -objects $obj
set_property -name "xsim.elaborate.relax" -value "1" -objects $obj
set_property -name "xsim.elaborate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "xsim.elaborate.snapshot" -value "" -objects $obj
set_property -name "xsim.elaborate.xelab.more_options" -value "" -objects $obj
set_property -name "xsim.simulate.custom_tcl" -value "" -objects $obj
set_property -name "xsim.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "xsim.simulate.saif" -value "" -objects $obj
set_property -name "xsim.simulate.saif_all_signals" -value "0" -objects $obj
set_property -name "xsim.simulate.saif_scope" -value "" -objects $obj
set_property -name "xsim.simulate.tcl.post" -value "" -objects $obj
set_property -name "xsim.simulate.wdb" -value "" -objects $obj
set_property -name "xsim.simulate.xsim.more_options" -value "" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD system_2
proc cr_bd_system_2 { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name system_2

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design -bdsource vsi_system $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  vsi.com:platform:vsi_context:1.0\
  vsi.com:soft_ip:vsi_gen_ip:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: Software
proc create_hier_cell_Software { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Software() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 arg_1_seq_i
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 arg_1_seq_o

  # Create pins

  # Create instance: vsi_context, and set properties
  set vsi_context [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.OS {Linux} \
   CONFIG.archive_libraries {} \
   CONFIG.build_output {binary} \
   CONFIG.c_compiler_options {-std=c11 -static -g -DDEBUG -DHLS_NO_XIL_FPO_LIB -O0} \
   CONFIG.cc_compiler_options {-std=c++11 -g -DDEBUG -DHLS_NO_XIL_FPO_LIB -O0 -fpermissive} \
   CONFIG.cc_prefix {null} \
   CONFIG.cpu_type {1} \
   CONFIG.current_platform {ps_pl_simulation} \
   CONFIG.hostname {localhost} \
   CONFIG.include_directories {/proj/xbuilds/released/2018.1/GA/2018.1_0405_1/installs/lin64/Vivado/2018.1/include,} \
   CONFIG.is_cc {false} \
   CONFIG.is_main {true} \
   CONFIG.is_platform {false} \
   CONFIG.java_class_path {} \
   CONFIG.java_home {} \
   CONFIG.language {hls} \
   CONFIG.library_directories {} \
   CONFIG.map_exposed {api} \
   CONFIG.map_port {1999} \
   CONFIG.num_cpus {1} \
   CONFIG.python_version {2} \
   CONFIG.shared_libraries {} \
   CONFIG.sysroot {} \
   CONFIG.trace_divisor {8} \
   CONFIG.trace_poll_timer {100000} \
   CONFIG.type {1} \
   CONFIG.use_opencv {false} \
   CONFIG.use_v4l {false} \
 ] $vsi_context

  # Create instance: vsi_gen_ip_5, and set properties
  set vsi_gen_ip_5 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_5 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {test_source {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/main.cpp includes {stdlib.h stdio.h string.h iostream netdb.h stdint.h netinet/in.h netinet/ip.h sys/socket.h sys/types.h arpa/inet.h unistd.h time.h app.h } ret void args {input {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {1} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {2} \
   CONFIG.P00_param_name {input} \
   CONFIG.P00_param_size {0} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {} \
   CONFIG.P01_param_dir {2} \
   CONFIG.P01_param_name {} \
   CONFIG.P01_param_size {0} \
   CONFIG.P01_param_type {1} \
   CONFIG.P01_sideband {} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {} \
   CONFIG.P02_param_dir {2} \
   CONFIG.P02_param_name {} \
   CONFIG.P02_param_size {0} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_ctype {} \
   CONFIG.P03_param_dir {2} \
   CONFIG.P03_param_name {} \
   CONFIG.P03_param_size {0} \
   CONFIG.P03_param_type {1} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {} \
   CONFIG.P04_param_size {0} \
   CONFIG.P04_param_type {1} \
   CONFIG.P04_sideband {} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_5

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Software/vsi_gen_ip_5/arg_1_seq_o]

  # Create instance: vsi_gen_ip_6, and set properties
  set vsi_gen_ip_6 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_6 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {test_sink {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/main.cpp includes {stdlib.h stdio.h string.h iostream netdb.h stdint.h netinet/in.h netinet/ip.h sys/socket.h sys/types.h arpa/inet.h unistd.h time.h app.h } ret void args {output {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {1} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {output} \
   CONFIG.P00_param_size {0} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {} \
   CONFIG.P01_param_dir {2} \
   CONFIG.P01_param_name {} \
   CONFIG.P01_param_size {0} \
   CONFIG.P01_param_type {1} \
   CONFIG.P01_sideband {} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {} \
   CONFIG.P02_param_dir {2} \
   CONFIG.P02_param_name {} \
   CONFIG.P02_param_size {0} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_ctype {} \
   CONFIG.P03_param_dir {2} \
   CONFIG.P03_param_name {} \
   CONFIG.P03_param_size {0} \
   CONFIG.P03_param_type {1} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {} \
   CONFIG.P04_param_size {0} \
   CONFIG.P04_param_type {1} \
   CONFIG.P04_sideband {} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_6

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Software/vsi_gen_ip_6/arg_1_seq_i]

  # Create interface connections
  connect_bd_intf_net -intf_net arg_1_seq_i_1 [get_bd_intf_pins arg_1_seq_i] [get_bd_intf_pins vsi_gen_ip_6/arg_1_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_5_arg_1_seq_o [get_bd_intf_pins arg_1_seq_o] [get_bd_intf_pins vsi_gen_ip_5/arg_1_seq_o]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Fabric
proc create_hier_cell_Fabric { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Fabric() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 arg_1_seq_i
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 arg_6_seq_o

  # Create pins

  # Create instance: vsi_context_Fabric, and set properties
  set vsi_context_Fabric [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Fabric ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_hardware.png} \
   CONFIG.current_platform {ps_pl_simulation} \
   CONFIG.default_fifo_size {4096} \
   CONFIG.defines {} \
   CONFIG.design_top {} \
   CONFIG.fpga_board {xilinx.com:zcu102_es2:part0:2.3} \
   CONFIG.fpga_part {xczu9eg-ffvb1156-2-i-es2} \
   CONFIG.hostname {localhost} \
   CONFIG.impl_strategy {default} \
   CONFIG.include_directories {} \
   CONFIG.is_platform {false} \
   CONFIG.platform_post_tcl {} \
   CONFIG.sim_comp_lib {} \
   CONFIG.sim_file_list {} \
   CONFIG.sim_incl_dirs {} \
   CONFIG.sim_src_dir {} \
   CONFIG.simulator {1} \
   CONFIG.syn_incl_dirs {} \
   CONFIG.syn_src_dir {} \
   CONFIG.synth_post_tcl {} \
   CONFIG.synth_pre_tcl {} \
   CONFIG.system_post_tcl {} \
   CONFIG.target_platform {sim} \
   CONFIG.type {2} \
   CONFIG.use_xdma {false} \
 ] $vsi_context_Fabric

  # Create instance: vsi_gen_ip_1, and set properties
  set vsi_gen_ip_1 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_1 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {priority_queue_manager {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h app.h ip.hpp hls_math.h tuple } ret void args {input_length_stream {tname "hls::stream<short> &" tsize 96 tattr ""} diffserv_stream {tname "hls::stream<ap_uint<6> > &" tsize 96 tattr ""} buffer_id_stream {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} completed {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} output {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} outputLength {tname "hls::stream<short> &" tsize 96 tattr ""} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {6} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<short>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {input_length_stream} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<ap_uint<6> >} \
   CONFIG.P01_param_dir {1} \
   CONFIG.P01_param_name {diffserv_stream} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P02_param_dir {2} \
   CONFIG.P02_param_name {buffer_id_stream} \
   CONFIG.P02_param_size {96} \
   CONFIG.P02_param_type {3} \
   CONFIG.P03_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P03_param_name {completed} \
   CONFIG.P03_param_size {96} \
   CONFIG.P03_param_type {3} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {output} \
   CONFIG.P04_param_size {96} \
   CONFIG.P04_param_type {3} \
   CONFIG.P04_sideband {} \
   CONFIG.P05_param_ctype {hls::stream<short>} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {outputLength} \
   CONFIG.P05_param_size {96} \
   CONFIG.P05_param_type {3} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_1

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_2_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_3_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_4_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_5_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_1/arg_6_seq_o]

  # Create instance: vsi_gen_ip_2, and set properties
  set vsi_gen_ip_2 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_2 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {ingress {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h app.h ip.hpp hls_math.h tuple } ret void args {input {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} internal {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} input_length_stream1 {tname "hls::stream<short> &" tsize 96 tattr ""} input_length_stream2 {tname "hls::stream<short> &" tsize 96 tattr ""} diffserv_stream {tname "hls::stream<ap_uint<6> > &" tsize 96 tattr ""} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {5} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {input} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<StreamType>} \
   CONFIG.P01_param_dir {2} \
   CONFIG.P01_param_name {internal} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P01_sideband {data keep strb user last id dest} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {hls::stream<short>} \
   CONFIG.P02_param_dir {2} \
   CONFIG.P02_param_name {input_length_stream1} \
   CONFIG.P02_param_size {96} \
   CONFIG.P02_param_type {3} \
   CONFIG.P03_param_ctype {hls::stream<short>} \
   CONFIG.P03_param_dir {2} \
   CONFIG.P03_param_name {input_length_stream2} \
   CONFIG.P03_param_size {96} \
   CONFIG.P03_param_type {3} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {hls::stream<ap_uint<6> >} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {diffserv_stream} \
   CONFIG.P04_param_size {96} \
   CONFIG.P04_param_type {3} \
   CONFIG.P04_sideband {} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_2

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_2_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_3_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_4_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_5_seq_o]

  # Create instance: vsi_gen_ip_3, and set properties
  set vsi_gen_ip_3 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_3 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {ingress_writer {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h app.h ip.hpp hls_math.h tuple } ret void args {internal {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} input_length_stream {tname "hls::stream<short> &" tsize 96 tattr ""} buffer_id_stream {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} buffer_storage {tname "ap_uint<8 * 8> [256][16]" tsize 32768 tattr ""} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {4} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {internal} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<short>} \
   CONFIG.P01_param_dir {1} \
   CONFIG.P01_param_name {input_length_stream} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P02_param_dir {1} \
   CONFIG.P02_param_name {buffer_id_stream} \
   CONFIG.P02_param_size {96} \
   CONFIG.P02_param_type {3} \
   CONFIG.P03_param_access {2} \
   CONFIG.P03_param_ctype {ap_uint<8 * 8> [256]} \
   CONFIG.P03_param_dir {2} \
   CONFIG.P03_param_name {buffer_storage} \
   CONFIG.P03_param_size {32768} \
   CONFIG.P03_param_type {1} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {} \
   CONFIG.P04_param_size {0} \
   CONFIG.P04_param_type {1} \
   CONFIG.P04_sideband {} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_3

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_2_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_3_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_4_seq_o]

  # Create instance: vsi_gen_ip_4, and set properties
  set vsi_gen_ip_4 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_4 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {egress {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h app.h ip.hpp hls_math.h tuple } ret void args {buffer_id_stream {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} length_stream {tname "hls::stream<short> &" tsize 96 tattr ""} buffer_storage {tname "ap_uint<8 * 8> [256][16]" tsize 32768 tattr ""} completed {tname "hls::stream<bufferIDT> &" tsize 96 tattr ""} output {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/common,} \
   CONFIG.NUM_PARAMS {5} \
   CONFIG.P00_param_access {1} \
   CONFIG.P00_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {buffer_id_stream} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<short>} \
   CONFIG.P01_param_dir {1} \
   CONFIG.P01_param_name {length_stream} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_param_access {2} \
   CONFIG.P02_param_ctype {ap_uint<8 * 8> [256]} \
   CONFIG.P02_param_dir {1} \
   CONFIG.P02_param_name {buffer_storage} \
   CONFIG.P02_param_size {32768} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_ctype {hls::stream<bufferIDT>} \
   CONFIG.P03_param_dir {2} \
   CONFIG.P03_param_name {completed} \
   CONFIG.P03_param_size {96} \
   CONFIG.P03_param_type {3} \
   CONFIG.P03_sideband {} \
   CONFIG.P04_param_ctype {hls::stream<StreamType>} \
   CONFIG.P04_param_dir {2} \
   CONFIG.P04_param_name {output} \
   CONFIG.P04_param_size {96} \
   CONFIG.P04_param_type {3} \
   CONFIG.P04_sideband {data keep strb user last id dest} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {2} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/traffic_manager,} \
 ] $vsi_gen_ip_4

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_2_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_3_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_4_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_5_seq_o]

  # Create interface connections
  connect_bd_intf_net -intf_net arg_1_seq_i_1 [get_bd_intf_pins arg_1_seq_i] [get_bd_intf_pins vsi_gen_ip_2/arg_1_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_1_arg_3_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_3_seq_o] [get_bd_intf_pins vsi_gen_ip_3/arg_3_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_1_arg_5_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_5_seq_o] [get_bd_intf_pins vsi_gen_ip_4/arg_1_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_1_arg_6_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_6_seq_o] [get_bd_intf_pins vsi_gen_ip_4/arg_2_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_2_seq_o [get_bd_intf_pins vsi_gen_ip_2/arg_2_seq_o] [get_bd_intf_pins vsi_gen_ip_3/arg_1_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_3_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_1_seq_i] [get_bd_intf_pins vsi_gen_ip_2/arg_3_seq_o]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_4_seq_o [get_bd_intf_pins vsi_gen_ip_2/arg_4_seq_o] [get_bd_intf_pins vsi_gen_ip_3/arg_2_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_5_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_2_seq_i] [get_bd_intf_pins vsi_gen_ip_2/arg_5_seq_o]
  connect_bd_intf_net -intf_net vsi_gen_ip_3_arg_4_seq_o [get_bd_intf_pins vsi_gen_ip_3/arg_4_seq_o] [get_bd_intf_pins vsi_gen_ip_4/arg_3_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_4_arg_4_seq_o [get_bd_intf_pins vsi_gen_ip_1/arg_4_seq_i] [get_bd_intf_pins vsi_gen_ip_4/arg_4_seq_o]
  connect_bd_intf_net -intf_net vsi_gen_ip_4_arg_5_seq_o [get_bd_intf_pins arg_6_seq_o] [get_bd_intf_pins vsi_gen_ip_4/arg_5_seq_o]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create instance: Fabric
  create_hier_cell_Fabric [current_bd_instance .] Fabric

  # Create instance: Software
  create_hier_cell_Software [current_bd_instance .] Software

  # Create interface connections
  connect_bd_intf_net -intf_net Fabric_arg_6_seq_o [get_bd_intf_pins Fabric/arg_6_seq_o] [get_bd_intf_pins Software/arg_1_seq_i]
  connect_bd_intf_net -intf_net Software_arg_1_seq_o [get_bd_intf_pins Fabric/arg_1_seq_i] [get_bd_intf_pins Software/arg_1_seq_o]

  # Create port connections

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_system_2()
cr_bd_system_2 ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files system_2.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files system_2.bd ] 
set_property IS_ENABLED "1" [get_files system_2.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files system_2.bd ] 
set_property IS_LOCKED "0" [get_files system_2.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files system_2.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files system_2.bd ] 
set_property PFM_NAME "" [get_files system_2.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files system_2.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files system_2.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files system_2.bd ] 
set_property USED_IN_SIMULATION "1" [get_files system_2.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files system_2.bd ] 



# Proc to create BD system_1
proc cr_bd_system_1 { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name system_1

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design -bdsource vsi_system $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_bram_ctrl:4.0\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:lmb_bram_if_cntlr:4.0\
  xilinx.com:ip:lmb_v10:3.0\
  xilinx.com:ip:microblaze:10.0\
  vsi.com:platform:vsi_context:1.0\
  vsi.com:soft_ip:vsi_gen_ip:1.0\
  vsi.com:vsi_software_lib:tcp_server:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: ingress_buffer_memory
proc create_hier_cell_ingress_buffer_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_ingress_buffer_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  # Create pins

  # Create instance: axi_bram_ctrl_1, and set properties
  set axi_bram_ctrl_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_1 ]

  # Create instance: blk_mem_gen_1, and set properties
  set blk_mem_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_1

  # Create interface connections
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA1 [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB1 [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: ingress_block_memory
proc create_hier_cell_ingress_block_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_ingress_block_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  # Create pins

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0 ]

  # Create instance: blk_mem_gen_0, and set properties
  set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_0

  # Create interface connections
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_2_M00_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: egress_buffer_memory
proc create_hier_cell_egress_buffer_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_egress_buffer_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  # Create pins

  # Create instance: axi_bram_ctrl_2, and set properties
  set axi_bram_ctrl_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_2 ]

  # Create instance: blk_mem_gen_2, and set properties
  set blk_mem_gen_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_2 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_2

  # Create interface connections
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA2 [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB2 [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_2/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_2/S_AXI]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: egress_block_memory
proc create_hier_cell_egress_block_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_egress_block_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  # Create pins

  # Create instance: axi_bram_ctrl_3, and set properties
  set axi_bram_ctrl_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_3 ]

  # Create instance: blk_mem_gen_3, and set properties
  set blk_mem_gen_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_3 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_3

  # Create interface connections
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA3 [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_3/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB3 [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_3/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_3_M00_AXI [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_bram_ctrl_3/S_AXI]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Software
proc create_hier_cell_Software { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Software() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 arg_1_mem
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 server_data_in
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 server_data_out

  # Create pins

  # Create instance: tcp_server_0, and set properties
  set tcp_server_0 [ create_bd_cell -type ip -vlnv vsi.com:vsi_software_lib:tcp_server:1.0 tcp_server_0 ]

  set_property -dict [ list \
   CONFIG.HAS_TSTRB {1} \
 ] [get_bd_intf_pins /Software/tcp_server_0/server_data_in]

  set_property -dict [ list \
   CONFIG.HAS_TSTRB {1} \
 ] [get_bd_intf_pins /Software/tcp_server_0/server_data_out]

  # Create instance: vsi_context, and set properties
  set vsi_context [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.OS {Linux} \
   CONFIG.archive_libraries {} \
   CONFIG.build_output {binary} \
   CONFIG.c_compiler_options {-std=c11 -static -g -DDEBUG -O0} \
   CONFIG.cc_compiler_options {-std=c++11 -static -g -DDEBUG -O0 -fpermissive} \
   CONFIG.cc_prefix {null} \
   CONFIG.cpu_type {1} \
   CONFIG.current_platform {ps_pl_simulation} \
   CONFIG.hostname {localhost} \
   CONFIG.include_directories {} \
   CONFIG.is_cc {false} \
   CONFIG.is_main {true} \
   CONFIG.is_platform {false} \
   CONFIG.java_class_path {} \
   CONFIG.java_home {} \
   CONFIG.language {hls} \
   CONFIG.library_directories {} \
   CONFIG.map_exposed {api} \
   CONFIG.map_port {1999} \
   CONFIG.num_cpus {1} \
   CONFIG.python_version {2} \
   CONFIG.shared_libraries {} \
   CONFIG.sysroot {} \
   CONFIG.trace_divisor {8} \
   CONFIG.trace_poll_timer {100000} \
   CONFIG.type {1} \
   CONFIG.use_opencv {false} \
   CONFIG.use_v4l {false} \
 ] $vsi_context

  # Create instance: vsi_gen_ip_0, and set properties
  set vsi_gen_ip_0 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_0 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {null} \
   CONFIG.ENV_SOURCE_DIR {$(VSI_INSTALL)/target/common/hls_examples/memory,} \
   CONFIG.LOGO_FILE {data/vsi_python.png} \
   CONFIG.NUM_PARAMS {1} \
   CONFIG.P00_param_access {4} \
   CONFIG.P00_param_ctype {vsi::device} \
   CONFIG.P00_param_dir {3} \
   CONFIG.P00_param_name {mem} \
   CONFIG.P00_param_size {8} \
   CONFIG.P00_param_type {3} \
   CONFIG.P01_param_ctype {hls::stream<int>} \
   CONFIG.P01_param_name {ctl_in} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_param_ctype {hls::stream<int>} \
   CONFIG.P02_param_dir {2} \
   CONFIG.P02_param_name {ctl_out} \
   CONFIG.P02_param_size {96} \
   CONFIG.P02_param_type {3} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/group/xrlabs/tools/systemview_vsi_2018.1/target/common/hls_examples/memory,} \
   CONFIG.language {python} \
 ] $vsi_gen_ip_0

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {0} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.MAX_BURST_LENGTH {1} \
 ] [get_bd_intf_pins /Software/vsi_gen_ip_0/arg_1_ctrl]

  # Create interface connections
  connect_bd_intf_net -intf_net server_data_in_1 [get_bd_intf_pins server_data_in] [get_bd_intf_pins tcp_server_0/server_data_in]
  connect_bd_intf_net -intf_net tcp_server_0_server_data_out [get_bd_intf_pins server_data_out] [get_bd_intf_pins tcp_server_0/server_data_out]
  connect_bd_intf_net -intf_net vsi_gen_ip_0_arg_1_ctrl [get_bd_intf_pins arg_1_mem] [get_bd_intf_pins vsi_gen_ip_0/arg_1_ctrl]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Fabric
proc create_hier_cell_Fabric { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Fabric() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_0
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 axis_switch_0_M00_AXIS
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 axis_switch_0_S00_AXIS

  # Create pins

  # Create instance: axi_bram_ctrl_4, and set properties
  set axi_bram_ctrl_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_4 ]
  set_property -dict [ list \
   CONFIG.ECC_TYPE {0} \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_4

  # Create instance: axi_bram_ctrl_5, and set properties
  set axi_bram_ctrl_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_5 ]
  set_property -dict [ list \
   CONFIG.SINGLE_PORT_BRAM {1} \
 ] $axi_bram_ctrl_5

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {2} \
 ] $axi_interconnect_0

  # Create instance: axi_interconnect_1, and set properties
  set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {2} \
 ] $axi_interconnect_1

  # Create instance: axi_interconnect_2, and set properties
  set axi_interconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_2 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
 ] $axi_interconnect_2

  # Create instance: axi_interconnect_3, and set properties
  set axi_interconnect_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_3 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
 ] $axi_interconnect_3

  # Create instance: axi_interconnect_4, and set properties
  set axi_interconnect_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_4 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {2} \
   CONFIG.NUM_SI {1} \
 ] $axi_interconnect_4

  # Create instance: blk_mem_gen_4, and set properties
  set blk_mem_gen_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_4 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_4

  # Create instance: blk_mem_gen_5, and set properties
  set blk_mem_gen_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_5 ]
  set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
 ] $blk_mem_gen_5

  # Create instance: egress_block_memory
  create_hier_cell_egress_block_memory $hier_obj egress_block_memory

  # Create instance: egress_buffer_memory
  create_hier_cell_egress_buffer_memory $hier_obj egress_buffer_memory

  # Create instance: ingress_block_memory
  create_hier_cell_ingress_block_memory $hier_obj ingress_block_memory

  # Create instance: ingress_buffer_memory
  create_hier_cell_ingress_buffer_memory $hier_obj ingress_buffer_memory

  # Create instance: lmb_bram_if_cntlr_0, and set properties
  set lmb_bram_if_cntlr_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0 ]
  set_property -dict [ list \
   CONFIG.C_NUM_LMB {2} \
 ] $lmb_bram_if_cntlr_0

  # Create instance: lmb_bram_if_cntlr_1, and set properties
  set lmb_bram_if_cntlr_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_1 ]
  set_property -dict [ list \
   CONFIG.C_NUM_LMB {2} \
 ] $lmb_bram_if_cntlr_1

  # Create instance: lmb_v10_0, and set properties
  set lmb_v10_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_0 ]

  # Create instance: lmb_v10_1, and set properties
  set lmb_v10_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_1 ]

  # Create instance: lmb_v10_2, and set properties
  set lmb_v10_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_2 ]

  # Create instance: lmb_v10_3, and set properties
  set lmb_v10_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 lmb_v10_3 ]

  # Create instance: microblaze_0, and set properties
  set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]
  set_property -dict [ list \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_FSL_LINKS {2} \
 ] $microblaze_0

  # Create instance: microblaze_1, and set properties
  set microblaze_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_1 ]
  set_property -dict [ list \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_FSL_LINKS {1} \
 ] $microblaze_1

  # Create instance: vsi_context_Fabric_1, and set properties
  set vsi_context_Fabric_1 [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Fabric_1 ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_hardware.png} \
   CONFIG.OS {Linux} \
   CONFIG.archive_libraries {} \
   CONFIG.build_output {binary} \
   CONFIG.c_compiler_options {-std=c11 -static -g -DDEBUG -O0} \
   CONFIG.cc_compiler_options {-std=c++11 -static -g -DDEBUG -O0 -fpermissive} \
   CONFIG.cc_prefix {null} \
   CONFIG.cpu_type {1} \
   CONFIG.current_platform {ps_pl_simulation} \
   CONFIG.default_fifo_size {4096} \
   CONFIG.defines {} \
   CONFIG.design_top {} \
   CONFIG.fpga_board {xilinx.com:zcu102_es2:part0:2.3} \
   CONFIG.fpga_part {xczu9eg-ffvb1156-2-i-es2} \
   CONFIG.hostname {localhost} \
   CONFIG.impl_strategy {default} \
   CONFIG.include_directories {} \
   CONFIG.is_cc {false} \
   CONFIG.is_main {true} \
   CONFIG.is_platform {false} \
   CONFIG.java_class_path {} \
   CONFIG.java_home {} \
   CONFIG.language {hls} \
   CONFIG.library_directories {} \
   CONFIG.map_exposed {api} \
   CONFIG.map_port {1999} \
   CONFIG.num_cpus {1} \
   CONFIG.platform_post_tcl {} \
   CONFIG.python_version {2} \
   CONFIG.shared_libraries {} \
   CONFIG.sim_comp_lib {} \
   CONFIG.sim_file_list {} \
   CONFIG.sim_incl_dirs {} \
   CONFIG.sim_src_dir {} \
   CONFIG.simulator {1} \
   CONFIG.syn_incl_dirs {} \
   CONFIG.syn_src_dir {} \
   CONFIG.synth_post_tcl {} \
   CONFIG.synth_pre_tcl {} \
   CONFIG.sysroot {} \
   CONFIG.system_post_tcl {} \
   CONFIG.target_platform {sim} \
   CONFIG.trace_divisor {8} \
   CONFIG.trace_poll_timer {100000} \
   CONFIG.type {2} \
   CONFIG.use_opencv {false} \
   CONFIG.use_v4l {false} \
   CONFIG.use_xdma {false} \
 ] $vsi_context_Fabric_1

  # Create instance: vsi_gen_ip_2, and set properties
  set vsi_gen_ip_2 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_2 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {ingress_buffer_reader {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/udt/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h sys/socket.h netinet/in.h netinet/ip.h app.h ip.hpp cam.h core.h common.h udt.h } ret void args {out {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} buffer_storage {tname "ap_uint<8 * BYTESPERCYCLE> [512][32]" tsize 65536 tattr ""} blocks {tname "struct Block [32]" tsize 1024 tattr ""} }}} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {3} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {2} \
   CONFIG.P00_param_name {out} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {3} \
   CONFIG.P01_param_ctype {ap_uint<8 * BYTESPERCYCLE> [512]} \
   CONFIG.P01_param_name {buffer_storage} \
   CONFIG.P01_param_size {65536} \
   CONFIG.P01_param_type {1} \
   CONFIG.P02_param_access {3} \
   CONFIG.P02_param_ctype {struct Block} \
   CONFIG.P02_param_name {blocks} \
   CONFIG.P02_param_size {1024} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_2

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_1_seq_o]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_2_mem]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_2/arg_3_mem]

  # Create instance: vsi_gen_ip_3, and set properties
  set vsi_gen_ip_3 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_3 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {egress_buffer_reader {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/udt/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h sys/socket.h netinet/in.h netinet/ip.h app.h ip.hpp cam.h core.h common.h udt.h } ret void args {out {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} params {tname "hls::stream<ap_uint<32> > &" tsize 96 tattr ""} control {tname "hls::stream<int> &" tsize 96 tattr ""} buffer_storage {tname "ap_uint<8 * BYTESPERCYCLE> [512][32]" tsize 65536 tattr ""} blocks {tname "struct Block [32]" tsize 1024 tattr ""} }}} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt/,} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {5} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {2} \
   CONFIG.P00_param_name {out} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_change_trigger {false} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<ap_uint<32> >} \
   CONFIG.P01_param_name {params} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_change_trigger {true} \
   CONFIG.P02_param_access {1} \
   CONFIG.P02_param_ctype {hls::stream<int>} \
   CONFIG.P02_param_name {control} \
   CONFIG.P02_param_size {96} \
   CONFIG.P02_param_type {3} \
   CONFIG.P03_change_trigger {false} \
   CONFIG.P03_param_access {3} \
   CONFIG.P03_param_ctype {ap_uint<8 * BYTESPERCYCLE> [512]} \
   CONFIG.P03_param_dir {3} \
   CONFIG.P03_param_name {buffer_storage} \
   CONFIG.P03_param_size {65536} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_access {3} \
   CONFIG.P04_param_ctype {struct Block} \
   CONFIG.P04_param_dir {3} \
   CONFIG.P04_param_name {blocks} \
   CONFIG.P04_param_size {1024} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_access {3} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {3} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_3

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_1_seq_o]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_2_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_3_seq_i]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_4_mem]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_3/arg_5_mem]

  # Create instance: vsi_gen_ip_4, and set properties
  set vsi_gen_ip_4 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_4 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {egress_buffer_writer {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/udt/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h sys/socket.h netinet/in.h netinet/ip.h app.h ip.hpp cam.h core.h common.h udt.h } ret void args {in {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} buffer_storage {tname "ap_uint<8 * BYTESPERCYCLE> [512][32]" tsize 65536 tattr ""} blocks {tname "struct Block [32]" tsize 1024 tattr ""} }}} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {3} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_name {in} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {3} \
   CONFIG.P01_param_ctype {ap_uint<8 * BYTESPERCYCLE> [512]} \
   CONFIG.P01_param_dir {3} \
   CONFIG.P01_param_name {buffer_storage} \
   CONFIG.P01_param_size {65536} \
   CONFIG.P01_param_type {1} \
   CONFIG.P02_param_access {3} \
   CONFIG.P02_param_ctype {struct Block} \
   CONFIG.P02_param_dir {3} \
   CONFIG.P02_param_name {blocks} \
   CONFIG.P02_param_size {1024} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_4

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_2_mem]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_4/arg_3_mem]

  # Create instance: vsi_gen_ip_5, and set properties
  set vsi_gen_ip_5 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_5 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {test_source {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/udt/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h sys/socket.h netinet/in.h netinet/ip.h app.h ip.hpp cam.h core.h common.h udt.h } ret void args {out {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} }}} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {2} \
   CONFIG.P00_param_name {out} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_change_trigger {false} \
   CONFIG.P01_param_access {4} \
   CONFIG.P01_param_ctype {} \
   CONFIG.P01_param_name {} \
   CONFIG.P01_param_size {0} \
   CONFIG.P01_param_type {1} \
   CONFIG.P02_change_trigger {false} \
   CONFIG.P02_param_access {4} \
   CONFIG.P02_param_ctype {} \
   CONFIG.P02_param_name {} \
   CONFIG.P02_param_size {0} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_change_trigger {true} \
   CONFIG.P03_param_access {4} \
   CONFIG.P03_param_ctype {} \
   CONFIG.P03_param_name {} \
   CONFIG.P03_param_size {0} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_access {3} \
   CONFIG.P04_param_ctype {} \
   CONFIG.P04_param_dir {3} \
   CONFIG.P04_param_name {} \
   CONFIG.P04_param_size {0} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_access {3} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {3} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_5

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_5/arg_1_seq_o]

  # Create instance: vsi_gen_ip_6, and set properties
  set vsi_gen_ip_6 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_6 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {test_sink {type CXX_SRC file /proj/xsjhdstaff2/stephenn/networking/apps/udt/app.cpp includes {stdint.h stdlib.h iostream iomanip string.h stdio.h sys/socket.h netinet/in.h netinet/ip.h app.h ip.hpp cam.h core.h common.h udt.h } ret void args {in {tname "hls::stream<StreamType> &" tsize 96 tattr "data keep strb user last id dest"} }}} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {1} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {in} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_change_trigger {false} \
   CONFIG.P01_param_access {4} \
   CONFIG.P01_param_ctype {} \
   CONFIG.P01_param_name {} \
   CONFIG.P01_param_size {0} \
   CONFIG.P01_param_type {1} \
   CONFIG.P02_change_trigger {false} \
   CONFIG.P02_param_access {4} \
   CONFIG.P02_param_ctype {} \
   CONFIG.P02_param_name {} \
   CONFIG.P02_param_size {0} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_change_trigger {true} \
   CONFIG.P03_param_access {4} \
   CONFIG.P03_param_ctype {} \
   CONFIG.P03_param_name {} \
   CONFIG.P03_param_size {0} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_access {3} \
   CONFIG.P04_param_ctype {} \
   CONFIG.P04_param_dir {3} \
   CONFIG.P04_param_name {} \
   CONFIG.P04_param_size {0} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_access {3} \
   CONFIG.P05_param_ctype {} \
   CONFIG.P05_param_dir {3} \
   CONFIG.P05_param_name {} \
   CONFIG.P05_param_size {0} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_6

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_6/arg_1_seq_i]

  # Create instance: vsi_gen_ip_7, and set properties
  set vsi_gen_ip_7 [ create_bd_cell -type ip -vlnv vsi.com:soft_ip:vsi_gen_ip:1.0 vsi_gen_ip_7 ]
  set_property -dict [ list \
   CONFIG.C_FUNC_NAME {null} \
   CONFIG.C_FUNC_REFRESH {0} \
   CONFIG.ENV_INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.ENV_SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt/,} \
   CONFIG.EXEC_TRIGGER {2} \
   CONFIG.INCLUDE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,/proj/xsjhdstaff2/stephenn/networking/zc706_apps/common,} \
   CONFIG.LOGO_FILE {data/vsi_hls.png} \
   CONFIG.NUM_PARAMS {4} \
   CONFIG.P00_param_ctype {hls::stream<StreamType>} \
   CONFIG.P00_param_dir {1} \
   CONFIG.P00_param_name {in} \
   CONFIG.P00_param_size {96} \
   CONFIG.P00_param_type {3} \
   CONFIG.P00_sideband {data keep strb user last id dest} \
   CONFIG.P01_param_access {1} \
   CONFIG.P01_param_ctype {hls::stream<int>} \
   CONFIG.P01_param_dir {1} \
   CONFIG.P01_param_name {params} \
   CONFIG.P01_param_size {96} \
   CONFIG.P01_param_type {3} \
   CONFIG.P02_param_access {3} \
   CONFIG.P02_param_ctype {ap_uint<8 * BYTESPERCYCLE> [512]} \
   CONFIG.P02_param_dir {3} \
   CONFIG.P02_param_name {buffer_storage} \
   CONFIG.P02_param_size {65536} \
   CONFIG.P02_param_type {1} \
   CONFIG.P03_param_access {3} \
   CONFIG.P03_param_ctype {struct Block} \
   CONFIG.P03_param_dir {3} \
   CONFIG.P03_param_name {blocks} \
   CONFIG.P03_param_size {1024} \
   CONFIG.P03_param_type {1} \
   CONFIG.P04_param_type {1} \
   CONFIG.P05_param_type {1} \
   CONFIG.P06_param_type {1} \
   CONFIG.P07_param_type {1} \
   CONFIG.P08_param_type {1} \
   CONFIG.P09_param_type {1} \
   CONFIG.P0A_param_type {1} \
   CONFIG.P0B_param_type {1} \
   CONFIG.P0C_param_type {1} \
   CONFIG.P0D_param_type {1} \
   CONFIG.P0E_param_type {1} \
   CONFIG.P0F_param_type {1} \
   CONFIG.SOURCE_DIR {/proj/xsjhdstaff2/stephenn/networking/apps/udt,} \
   CONFIG.language {hls} \
 ] $vsi_gen_ip_7

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_7/arg_1_seq_i]

  set_property -dict [ list \
   CONFIG.TDATA_NUM_BYTES {4} \
   CONFIG.TDEST_WIDTH {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.HAS_TKEEP {1} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_7/arg_2_seq_i]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_7/arg_3_mem]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_gen_ip_7/arg_4_mem]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn [get_bd_intf_pins lmb_bram_if_cntlr_0/SLMB] [get_bd_intf_pins lmb_v10_1/LMB_Sl_0]
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins lmb_bram_if_cntlr_0/SLMB1] [get_bd_intf_pins lmb_v10_0/LMB_Sl_0]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins lmb_bram_if_cntlr_1/SLMB1] [get_bd_intf_pins lmb_v10_3/LMB_Sl_0]
  connect_bd_intf_net -intf_net Conn_1 [get_bd_intf_pins lmb_bram_if_cntlr_1/SLMB] [get_bd_intf_pins lmb_v10_2/LMB_Sl_0]
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins vsi_gen_ip_4/arg_2_mem]
  connect_bd_intf_net -intf_net S00_AXI_3 [get_bd_intf_pins axi_interconnect_3/S00_AXI] [get_bd_intf_pins vsi_gen_ip_4/arg_3_mem]
  connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins axi_interconnect_2/S01_AXI] [get_bd_intf_pins vsi_gen_ip_2/arg_3_mem]
  connect_bd_intf_net -intf_net S_AXI_0_1 [get_bd_intf_pins S_AXI_0] [get_bd_intf_pins axi_interconnect_4/S00_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_4_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_4/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_4/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_bram_ctrl_4_BRAM_PORTA_1 [get_bd_intf_pins axi_bram_ctrl_5/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_5/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins ingress_buffer_memory/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins egress_buffer_memory/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_2_M00_AXI [get_bd_intf_pins axi_interconnect_2/M00_AXI] [get_bd_intf_pins ingress_block_memory/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_3_M00_AXI [get_bd_intf_pins axi_interconnect_3/M00_AXI] [get_bd_intf_pins egress_block_memory/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_4_M00_AXI [get_bd_intf_pins axi_bram_ctrl_5/S_AXI] [get_bd_intf_pins axi_interconnect_4/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_4_M01_AXI [get_bd_intf_pins axi_bram_ctrl_4/S_AXI] [get_bd_intf_pins axi_interconnect_4/M01_AXI]
  connect_bd_intf_net -intf_net axis_switch_0_M00_AXIS_1 [get_bd_intf_pins axis_switch_0_M00_AXIS] [get_bd_intf_pins vsi_gen_ip_7/arg_1_seq_i]
  connect_bd_intf_net -intf_net lmb_bram_if_cntlr_0_BRAM_PORT [get_bd_intf_pins blk_mem_gen_4/BRAM_PORTA] [get_bd_intf_pins lmb_bram_if_cntlr_0/BRAM_PORT]
  connect_bd_intf_net -intf_net lmb_bram_if_cntlr_0_BRAM_PORT_1 [get_bd_intf_pins blk_mem_gen_5/BRAM_PORTA] [get_bd_intf_pins lmb_bram_if_cntlr_1/BRAM_PORT]
  connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins lmb_v10_2/LMB_M] [get_bd_intf_pins microblaze_0/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_DLMB1 [get_bd_intf_pins lmb_v10_1/LMB_M] [get_bd_intf_pins microblaze_1/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins lmb_v10_3/LMB_M] [get_bd_intf_pins microblaze_0/ILMB]
  connect_bd_intf_net -intf_net microblaze_0_ILMB1 [get_bd_intf_pins lmb_v10_0/LMB_M] [get_bd_intf_pins microblaze_1/ILMB]
  connect_bd_intf_net -intf_net microblaze_0_M0_AXIS [get_bd_intf_pins microblaze_0/M0_AXIS] [get_bd_intf_pins vsi_gen_ip_3/arg_2_seq_i]
  connect_bd_intf_net -intf_net microblaze_0_M1_AXIS [get_bd_intf_pins microblaze_0/M1_AXIS] [get_bd_intf_pins vsi_gen_ip_3/arg_3_seq_i]
  connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins axi_interconnect_3/S02_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DP]
  connect_bd_intf_net -intf_net microblaze_1_M0_AXIS [get_bd_intf_pins microblaze_1/M0_AXIS] [get_bd_intf_pins vsi_gen_ip_7/arg_2_seq_i]
  connect_bd_intf_net -intf_net microblaze_1_M_AXI_DP [get_bd_intf_pins axi_interconnect_2/S02_AXI] [get_bd_intf_pins microblaze_1/M_AXI_DP]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_1_seq_o [get_bd_intf_pins vsi_gen_ip_2/arg_1_seq_o] [get_bd_intf_pins vsi_gen_ip_6/arg_1_seq_i]
  connect_bd_intf_net -intf_net vsi_gen_ip_2_arg_2_mem [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins vsi_gen_ip_2/arg_2_mem]
  connect_bd_intf_net -intf_net vsi_gen_ip_3_arg_1_seq_o [get_bd_intf_pins axis_switch_0_S00_AXIS] [get_bd_intf_pins vsi_gen_ip_3/arg_1_seq_o]
  connect_bd_intf_net -intf_net vsi_gen_ip_3_arg_4_mem [get_bd_intf_pins axi_interconnect_1/S01_AXI] [get_bd_intf_pins vsi_gen_ip_3/arg_4_mem]
  connect_bd_intf_net -intf_net vsi_gen_ip_3_arg_5_mem [get_bd_intf_pins axi_interconnect_3/S01_AXI] [get_bd_intf_pins vsi_gen_ip_3/arg_5_mem]
  connect_bd_intf_net -intf_net vsi_gen_ip_5_arg_1_seq_o [get_bd_intf_pins vsi_gen_ip_4/arg_1_seq_i] [get_bd_intf_pins vsi_gen_ip_5/arg_1_seq_o]
  connect_bd_intf_net -intf_net vsi_gen_ip_7_arg_3_mem [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins vsi_gen_ip_7/arg_3_mem]
  connect_bd_intf_net -intf_net vsi_gen_ip_7_arg_4_mem [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins vsi_gen_ip_7/arg_4_mem]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create instance: Fabric
  create_hier_cell_Fabric [current_bd_instance .] Fabric

  # Create instance: Software
  create_hier_cell_Software [current_bd_instance .] Software

  # Create interface connections
  connect_bd_intf_net -intf_net Fabric_axis_switch_0_S00_AXIS1 [get_bd_intf_pins Fabric/axis_switch_0_S00_AXIS] [get_bd_intf_pins Software/server_data_in]
  connect_bd_intf_net -intf_net Software_arg_1_mem [get_bd_intf_pins Fabric/S_AXI_0] [get_bd_intf_pins Software/arg_1_mem]
  connect_bd_intf_net -intf_net axis_switch_0_M00_AXIS_1 [get_bd_intf_pins Fabric/axis_switch_0_M00_AXIS] [get_bd_intf_pins Software/server_data_out]

  # Create port connections

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_system_1()
cr_bd_system_1 ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files system_1.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files system_1.bd ] 
set_property IS_ENABLED "1" [get_files system_1.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files system_1.bd ] 
set_property IS_LOCKED "0" [get_files system_1.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files system_1.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files system_1.bd ] 
set_property PFM_NAME "" [get_files system_1.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files system_1.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files system_1.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files system_1.bd ] 
set_property USED_IN_SIMULATION "1" [get_files system_1.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files system_1.bd ] 



# Proc to create BD ps_pl_sw_simulation
proc cr_bd_ps_pl_sw_simulation { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name ps_pl_sw_simulation

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design -bdsource vsi_platform $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  vsi.com:vsi_software_lib:interconnect:1.0\
  vsi.com:platform:vsi_context:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: Software
proc create_hier_cell_Software { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Software() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir IO -type data data

  # Create instance: interconnect_0, and set properties
  set interconnect_0 [ create_bd_cell -type ip -vlnv vsi.com:vsi_software_lib:interconnect:1.0 interconnect_0 ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/defaultmaster.png} \
   CONFIG.defaultroute {true} \
   CONFIG.master {true} \
 ] $interconnect_0

  # Create instance: vsi_context_Software, and set properties
  set vsi_context_Software [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Software ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.is_platform {true} \
   CONFIG.type {1} \
 ] $vsi_context_Software

  # Create port connections
  connect_bd_net -net Net [get_bd_pins data] [get_bd_pins interconnect_0/data]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Fabric
proc create_hier_cell_Fabric { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Fabric() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir IO -type data data

  # Create instance: interconnect_0, and set properties
  set interconnect_0 [ create_bd_cell -type ip -vlnv vsi.com:vsi_software_lib:interconnect:1.0 interconnect_0 ]

  # Create instance: vsi_context_Fabric, and set properties
  set vsi_context_Fabric [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Fabric ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.is_platform {true} \
   CONFIG.type {1} \
 ] $vsi_context_Fabric

  # Create port connections
  connect_bd_net -net Net [get_bd_pins data] [get_bd_pins interconnect_0/data]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create instance: Fabric
  create_hier_cell_Fabric [current_bd_instance .] Fabric

  # Create instance: Software
  create_hier_cell_Software [current_bd_instance .] Software

  # Create port connections
  connect_bd_net -net Net [get_bd_pins Fabric/data] [get_bd_pins Software/data]

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_ps_pl_sw_simulation()
cr_bd_ps_pl_sw_simulation ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files ps_pl_sw_simulation.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files ps_pl_sw_simulation.bd ] 
set_property IS_ENABLED "1" [get_files ps_pl_sw_simulation.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files ps_pl_sw_simulation.bd ] 
set_property IS_LOCKED "0" [get_files ps_pl_sw_simulation.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files ps_pl_sw_simulation.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files ps_pl_sw_simulation.bd ] 
set_property PFM_NAME "" [get_files ps_pl_sw_simulation.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files ps_pl_sw_simulation.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files ps_pl_sw_simulation.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files ps_pl_sw_simulation.bd ] 
set_property USED_IN_SIMULATION "1" [get_files ps_pl_sw_simulation.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files ps_pl_sw_simulation.bd ] 



# Proc to create BD ps_pl_simulation
proc cr_bd_ps_pl_simulation { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name ps_pl_simulation

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design -bdsource vsi_platform $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  vsi.com:platform:vsi_context:1.0\
  vsi.com:ip:vsi_xil_bfm:1.12\
  vsi.com:vsi_software_lib:vsi_common_driver:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: Software
proc create_hier_cell_Software { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Software() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI

  # Create pins

  # Create instance: vsi_common_driver_0, and set properties
  set vsi_common_driver_0 [ create_bd_cell -type ip -vlnv vsi.com:vsi_software_lib:vsi_common_driver:1.0 vsi_common_driver_0 ]
  set_property -dict [ list \
   CONFIG.driver_type {4} \
 ] $vsi_common_driver_0

  # Create instance: vsi_context_Software, and set properties
  set vsi_context_Software [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Software ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.c_compiler_options {-std=c11 -static -g -DDEBUG -DHLS_NO_XIL_FPO_LIB -O0} \
   CONFIG.cc_compiler_options {-std=c++11 -g -DDEBUG -DHLS_NO_XIL_FPO_LIB -O0 -fpermissive} \
   CONFIG.include_directories {/proj/xbuilds/released/2018.1/GA/2018.1_0405_1/installs/lin64/Vivado/2018.1/include,} \
   CONFIG.is_platform {true} \
   CONFIG.type {1} \
 ] $vsi_context_Software

  # Create interface connections
  connect_bd_intf_net -intf_net vsi_common_driver_0_M_AXI [get_bd_intf_pins M_AXI] [get_bd_intf_pins vsi_common_driver_0/M_AXI]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Fabric
proc create_hier_cell_Fabric { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Fabric() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 plat_axi

  # Create pins

  # Create instance: vsi_context_Fabric, and set properties
  set vsi_context_Fabric [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Fabric ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_hardware.png} \
   CONFIG.fpga_board {xilinx.com:zcu102_es2:part0:2.3} \
   CONFIG.fpga_part {xczu9eg-ffvb1156-2-i-es2} \
   CONFIG.is_platform {true} \
   CONFIG.target_platform {sim} \
   CONFIG.type {2} \
 ] $vsi_context_Fabric

  # Create instance: vsi_xil_bfm_0, and set properties
  set vsi_xil_bfm_0 [ create_bd_cell -type ip -vlnv vsi.com:ip:vsi_xil_bfm:1.12 vsi_xil_bfm_0 ]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_xil_bfm_0/m_axi]

  set_property -dict [ list \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
 ] [get_bd_intf_pins /Fabric/vsi_xil_bfm_0/plat_axi]

  # Create interface connections
  connect_bd_intf_net -intf_net plat_axi_1 [get_bd_intf_pins plat_axi] [get_bd_intf_pins vsi_xil_bfm_0/plat_axi]

  # Create port connections
  connect_bd_net -net vsi_xil_bfm_0_gen_clk [get_bd_pins vsi_xil_bfm_0/gen_clk] [get_bd_pins vsi_xil_bfm_0/m_axi_aclk]
  connect_bd_net -net vsi_xil_bfm_0_gen_resetn [get_bd_pins vsi_xil_bfm_0/gen_resetn] [get_bd_pins vsi_xil_bfm_0/m_axi_aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports

  # Create instance: Fabric
  create_hier_cell_Fabric [current_bd_instance .] Fabric

  # Create instance: Software
  create_hier_cell_Software [current_bd_instance .] Software

  # Create interface connections
  connect_bd_intf_net -intf_net Software_M_AXI [get_bd_intf_pins Fabric/plat_axi] [get_bd_intf_pins Software/M_AXI]

  # Create port connections

  # Create address segments


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_ps_pl_simulation()
cr_bd_ps_pl_simulation ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files ps_pl_simulation.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files ps_pl_simulation.bd ] 
set_property IS_ENABLED "1" [get_files ps_pl_simulation.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files ps_pl_simulation.bd ] 
set_property IS_LOCKED "0" [get_files ps_pl_simulation.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files ps_pl_simulation.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files ps_pl_simulation.bd ] 
set_property PFM_NAME "" [get_files ps_pl_simulation.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files ps_pl_simulation.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files ps_pl_simulation.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files ps_pl_simulation.bd ] 
set_property USED_IN_SIMULATION "1" [get_files ps_pl_simulation.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files ps_pl_simulation.bd ] 



# Proc to create BD ps_pl_platform
proc cr_bd_ps_pl_platform { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name ps_pl_platform

  common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design -bdsource vsi_platform $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_ethernet:7.1\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:axis_switch:1.1\
  xilinx.com:ip:clk_wiz:6.0\
  vsi.com:platform:vsi_context:1.0\
  vsi.com:vsi_software_lib:vsi_common_driver:1.0\
  xilinx.com:ip:axi_timer:2.0\
  xilinx.com:ip:util_reduced_logic:2.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:zynq_ultra_ps_e:3.2\
  xilinx.com:ip:c_counter_binary:12.0\
  xilinx.com:ip:xlslice:1.0\
  "

   set list_ips_missing ""
   common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: rx_clk_led
proc create_hier_cell_rx_clk_led { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_rx_clk_led() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk CLK
  create_bd_pin -dir O -from 0 -to 0 Dout

  # Create instance: c_counter_binary_0, and set properties
  set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
  set_property -dict [ list \
   CONFIG.Final_Count_Value {1} \
   CONFIG.Output_Width {32} \
   CONFIG.Restrict_Count {false} \
 ] $c_counter_binary_0

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {24} \
   CONFIG.DIN_TO {24} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_0

  # Create port connections
  connect_bd_net -net CLK_1 [get_bd_pins CLK] [get_bd_pins c_counter_binary_0/CLK]
  connect_bd_net -net c_counter_binary_0_Q [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins Dout] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: mgt_tx_clk_led
proc create_hier_cell_mgt_tx_clk_led { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_mgt_tx_clk_led() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk CLK
  create_bd_pin -dir O -from 0 -to 0 Dout

  # Create instance: c_counter_binary_0, and set properties
  set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
  set_property -dict [ list \
   CONFIG.Final_Count_Value {1} \
   CONFIG.Output_Width {32} \
   CONFIG.Restrict_Count {false} \
 ] $c_counter_binary_0

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {24} \
   CONFIG.DIN_TO {24} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_0

  # Create port connections
  connect_bd_net -net CLK_1 [get_bd_pins CLK] [get_bd_pins c_counter_binary_0/CLK]
  connect_bd_net -net c_counter_binary_0_Q [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins Dout] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_clk_led
proc create_hier_cell_axi_clk_led { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_axi_clk_led() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I -type clk CLK
  create_bd_pin -dir O -from 0 -to 0 Dout

  # Create instance: c_counter_binary_0, and set properties
  set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
  set_property -dict [ list \
   CONFIG.Final_Count_Value {1} \
   CONFIG.Output_Width {32} \
   CONFIG.Restrict_Count {false} \
 ] $c_counter_binary_0

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {24} \
   CONFIG.DIN_TO {24} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_0

  # Create port connections
  connect_bd_net -net CLK_1 [get_bd_pins CLK] [get_bd_pins c_counter_binary_0/CLK]
  connect_bd_net -net c_counter_binary_0_Q [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins Dout] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: zynq_ps
proc create_hier_cell_zynq_ps { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_zynq_ps() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S00_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S01_AXI
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S02_AXI

  # Create pins
  create_bd_pin -dir I In0
  create_bd_pin -dir I In1
  create_bd_pin -dir I In2
  create_bd_pin -dir I In3
  create_bd_pin -dir O -type clk clk_50
  create_bd_pin -dir O -type clk clk_75
  create_bd_pin -dir O -from 94 -to 0 emio_gpio_o
  create_bd_pin -dir O -from 0 -to 0 -type rst peripheral_reset
  create_bd_pin -dir O -from 0 -to 0 -type rst perph_aresetn_75

  # Create instance: axi_pl_ps, and set properties
  set axi_pl_ps [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_pl_ps ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
 ] $axi_pl_ps

  # Create instance: ps_axi_periph, and set properties
  set ps_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps_axi_periph ]
  set_property -dict [ list \
   CONFIG.NUM_MI {3} \
 ] $ps_axi_periph

  # Create instance: ps_irq_concat, and set properties
  set ps_irq_concat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 ps_irq_concat ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {4} \
 ] $ps_irq_concat

  # Create instance: ps_rst_75, and set properties
  set ps_rst_75 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 ps_rst_75 ]

  # Create instance: zusp_ps, and set properties
  set zusp_ps [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zusp_ps ]
  set_property -dict [ list \
   CONFIG.CAN0_BOARD_INTERFACE {custom} \
   CONFIG.CAN1_BOARD_INTERFACE {custom} \
   CONFIG.CSU_BOARD_INTERFACE {custom} \
   CONFIG.DP_BOARD_INTERFACE {custom} \
   CONFIG.GEM0_BOARD_INTERFACE {custom} \
   CONFIG.GEM1_BOARD_INTERFACE {custom} \
   CONFIG.GEM2_BOARD_INTERFACE {custom} \
   CONFIG.GEM3_BOARD_INTERFACE {custom} \
   CONFIG.GPIO_BOARD_INTERFACE {custom} \
   CONFIG.IIC0_BOARD_INTERFACE {custom} \
   CONFIG.IIC1_BOARD_INTERFACE {custom} \
   CONFIG.NAND_BOARD_INTERFACE {custom} \
   CONFIG.PCIE_BOARD_INTERFACE {custom} \
   CONFIG.PJTAG_BOARD_INTERFACE {custom} \
   CONFIG.PMU_BOARD_INTERFACE {custom} \
   CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
   CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} \
   CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
   CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
   CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
   CONFIG.PSU_IMPORT_BOARD_PRESET {} \
   CONFIG.PSU_MIO_0_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_0_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_0_SLEW {slow} \
   CONFIG.PSU_MIO_10_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_10_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_10_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_10_SLEW {slow} \
   CONFIG.PSU_MIO_11_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_11_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_11_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_11_SLEW {slow} \
   CONFIG.PSU_MIO_12_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_12_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_12_SLEW {slow} \
   CONFIG.PSU_MIO_13_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_13_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_13_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_13_SLEW {slow} \
   CONFIG.PSU_MIO_14_DIRECTION {inout} \
   CONFIG.PSU_MIO_14_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_14_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_14_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_14_SLEW {slow} \
   CONFIG.PSU_MIO_15_DIRECTION {inout} \
   CONFIG.PSU_MIO_15_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_15_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_15_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_15_SLEW {slow} \
   CONFIG.PSU_MIO_16_DIRECTION {inout} \
   CONFIG.PSU_MIO_16_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_16_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_16_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_16_SLEW {slow} \
   CONFIG.PSU_MIO_17_DIRECTION {inout} \
   CONFIG.PSU_MIO_17_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_17_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_17_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_17_SLEW {slow} \
   CONFIG.PSU_MIO_18_DIRECTION {in} \
   CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_18_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_18_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_18_SLEW {slow} \
   CONFIG.PSU_MIO_19_DIRECTION {out} \
   CONFIG.PSU_MIO_19_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_19_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_19_SLEW {slow} \
   CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_1_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_1_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_1_SLEW {slow} \
   CONFIG.PSU_MIO_20_DIRECTION {out} \
   CONFIG.PSU_MIO_20_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_20_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_20_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_20_SLEW {slow} \
   CONFIG.PSU_MIO_21_DIRECTION {in} \
   CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_21_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_21_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_21_SLEW {slow} \
   CONFIG.PSU_MIO_22_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_22_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_22_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_22_SLEW {slow} \
   CONFIG.PSU_MIO_23_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_23_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_23_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_23_SLEW {slow} \
   CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_24_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_24_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_24_SLEW {slow} \
   CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_25_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_25_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_25_SLEW {slow} \
   CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_26_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_26_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_26_SLEW {slow} \
   CONFIG.PSU_MIO_27_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_27_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_27_SLEW {slow} \
   CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_28_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_28_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_28_SLEW {slow} \
   CONFIG.PSU_MIO_29_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_29_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_29_SLEW {slow} \
   CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_2_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_2_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_2_SLEW {slow} \
   CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_30_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_30_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_30_SLEW {slow} \
   CONFIG.PSU_MIO_31_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_31_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_31_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_31_SLEW {slow} \
   CONFIG.PSU_MIO_32_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_32_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_32_SLEW {slow} \
   CONFIG.PSU_MIO_33_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_33_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_33_SLEW {slow} \
   CONFIG.PSU_MIO_34_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_34_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_34_SLEW {slow} \
   CONFIG.PSU_MIO_35_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_35_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_35_SLEW {slow} \
   CONFIG.PSU_MIO_36_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_36_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_36_SLEW {slow} \
   CONFIG.PSU_MIO_37_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_37_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_37_SLEW {slow} \
   CONFIG.PSU_MIO_38_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_38_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_38_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_38_SLEW {slow} \
   CONFIG.PSU_MIO_39_DIRECTION {inout} \
   CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_39_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_39_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_39_SLEW {slow} \
   CONFIG.PSU_MIO_3_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_3_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_3_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_3_SLEW {slow} \
   CONFIG.PSU_MIO_40_DIRECTION {inout} \
   CONFIG.PSU_MIO_40_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_40_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_40_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_40_SLEW {slow} \
   CONFIG.PSU_MIO_41_DIRECTION {inout} \
   CONFIG.PSU_MIO_41_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_41_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_41_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_41_SLEW {slow} \
   CONFIG.PSU_MIO_42_DIRECTION {inout} \
   CONFIG.PSU_MIO_42_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_42_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_42_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_42_SLEW {slow} \
   CONFIG.PSU_MIO_43_DIRECTION {out} \
   CONFIG.PSU_MIO_43_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_43_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_43_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_43_SLEW {slow} \
   CONFIG.PSU_MIO_44_DIRECTION {in} \
   CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_44_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_44_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_44_SLEW {slow} \
   CONFIG.PSU_MIO_45_DIRECTION {in} \
   CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_45_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_45_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_45_SLEW {slow} \
   CONFIG.PSU_MIO_46_DIRECTION {inout} \
   CONFIG.PSU_MIO_46_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_46_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_46_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_46_SLEW {slow} \
   CONFIG.PSU_MIO_47_DIRECTION {inout} \
   CONFIG.PSU_MIO_47_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_47_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_47_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_47_SLEW {slow} \
   CONFIG.PSU_MIO_48_DIRECTION {inout} \
   CONFIG.PSU_MIO_48_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_48_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_48_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_48_SLEW {slow} \
   CONFIG.PSU_MIO_49_DIRECTION {inout} \
   CONFIG.PSU_MIO_49_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_49_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_49_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_49_SLEW {slow} \
   CONFIG.PSU_MIO_4_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_4_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_4_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_4_SLEW {slow} \
   CONFIG.PSU_MIO_50_DIRECTION {inout} \
   CONFIG.PSU_MIO_50_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_50_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_50_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_50_SLEW {slow} \
   CONFIG.PSU_MIO_51_DIRECTION {out} \
   CONFIG.PSU_MIO_51_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_51_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_51_SLEW {slow} \
   CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_52_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_52_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_52_SLEW {slow} \
   CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_53_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_53_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_53_SLEW {slow} \
   CONFIG.PSU_MIO_54_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_54_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_54_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_54_SLEW {slow} \
   CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_55_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_55_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_55_SLEW {slow} \
   CONFIG.PSU_MIO_56_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_56_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_56_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_56_SLEW {slow} \
   CONFIG.PSU_MIO_57_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_57_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_57_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_57_SLEW {slow} \
   CONFIG.PSU_MIO_58_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_58_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_58_SLEW {slow} \
   CONFIG.PSU_MIO_59_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_59_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_59_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_59_SLEW {slow} \
   CONFIG.PSU_MIO_5_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_5_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_5_SLEW {slow} \
   CONFIG.PSU_MIO_60_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_60_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_60_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_60_SLEW {slow} \
   CONFIG.PSU_MIO_61_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_61_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_61_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_61_SLEW {slow} \
   CONFIG.PSU_MIO_62_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_62_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_62_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_62_SLEW {slow} \
   CONFIG.PSU_MIO_63_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_63_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_63_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_63_SLEW {slow} \
   CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_64_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_64_SLEW {slow} \
   CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_65_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_65_SLEW {slow} \
   CONFIG.PSU_MIO_66_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_66_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_66_SLEW {slow} \
   CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_67_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_67_SLEW {slow} \
   CONFIG.PSU_MIO_68_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_68_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_68_SLEW {slow} \
   CONFIG.PSU_MIO_69_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_69_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_69_SLEW {slow} \
   CONFIG.PSU_MIO_6_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_6_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_6_SLEW {slow} \
   CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_70_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_70_SLEW {slow} \
   CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_71_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_71_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_71_SLEW {slow} \
   CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_72_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_72_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_72_SLEW {slow} \
   CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_73_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_73_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_73_SLEW {slow} \
   CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_74_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_74_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_74_SLEW {slow} \
   CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_75_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_75_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_75_SLEW {slow} \
   CONFIG.PSU_MIO_76_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_76_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_76_SLEW {slow} \
   CONFIG.PSU_MIO_77_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_77_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_77_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_77_SLEW {slow} \
   CONFIG.PSU_MIO_7_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_7_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_7_SLEW {slow} \
   CONFIG.PSU_MIO_8_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_8_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_8_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_8_SLEW {slow} \
   CONFIG.PSU_MIO_9_DRIVE_STRENGTH {12} \
   CONFIG.PSU_MIO_9_INPUT_TYPE {schmitt} \
   CONFIG.PSU_MIO_9_PULLUPDOWN {pullup} \
   CONFIG.PSU_MIO_9_SLEW {slow} \
   CONFIG.PSU_MIO_TREE_PERIPHERALS {##############I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1##################SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1##########################} \
   CONFIG.PSU_MIO_TREE_SIGNALS {##############scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd##################sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out##########################} \
   CONFIG.PSU_PERIPHERAL_BOARD_PRESET {} \
   CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
   CONFIG.PSU_SMC_CYCLE_T0 {NA} \
   CONFIG.PSU_SMC_CYCLE_T1 {NA} \
   CONFIG.PSU_SMC_CYCLE_T2 {NA} \
   CONFIG.PSU_SMC_CYCLE_T3 {NA} \
   CONFIG.PSU_SMC_CYCLE_T4 {NA} \
   CONFIG.PSU_SMC_CYCLE_T5 {NA} \
   CONFIG.PSU_SMC_CYCLE_T6 {NA} \
   CONFIG.PSU_VALUE_SILVERSION {3} \
   CONFIG.PSU__ACPU0__POWER__ON {1} \
   CONFIG.PSU__ACPU1__POWER__ON {1} \
   CONFIG.PSU__ACPU2__POWER__ON {1} \
   CONFIG.PSU__ACPU3__POWER__ON {1} \
   CONFIG.PSU__ACTUAL__IP {1} \
   CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
   CONFIG.PSU__AFI0_COHERENCY {0} \
   CONFIG.PSU__AFI1_COHERENCY {0} \
   CONFIG.PSU__AUX_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__CAN0_LOOP_CAN1__ENABLE {0} \
   CONFIG.PSU__CAN0__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
   CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988000} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
   CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI0_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI1_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI2_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI3_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI4_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ {667} \
   CONFIG.PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__AFI5_REF__ENABLE {0} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__APM_CTRL__FREQMHZ {1} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997500} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997500} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328000} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
   CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {533.328000} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {63} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ {25} \
   CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {VPLL} \
   CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {10} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ {27} \
   CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {320} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ {320} \
   CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {533.328000} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {DPLL} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.995000} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {600} \
   CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0 {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ {-1} \
   CONFIG.PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL {NA} \
   CONFIG.PSU__CRF_APB__GTGREF0__ENABLE {NA} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328000} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
   CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {VPLL} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {64} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {2} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.995000} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__AFI6__ENABLE {0} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {51.723621} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {29} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {52} \
   CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.995000} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {400} \
   CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997500} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ {1000} \
   CONFIG.PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.985000} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ {1500} \
   CONFIG.PSU__CRL_APB__DLL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
   CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997500} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {267} \
   CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.995000} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ {500} \
   CONFIG.PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {166.665000} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {9} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {167} \
   CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {74.999250} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {20} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {75} \
   CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {49.999500} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {28} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {50} \
   CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {300} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {300} \
   CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {84} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {27.138} \
   CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
   CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {3} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {199.998000} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {214} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ {200} \
   CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {RPLL} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {33.333000} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {1} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {PSS_REF_CLK} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999000} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
   CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ {250} \
   CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {5} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {15} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
   CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
   CONFIG.PSU__CRL_APB__USB3__ENABLE {0} \
   CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {0} \
   CONFIG.PSU__CSU_COHERENCY {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ENABLE {0} \
   CONFIG.PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM {0} \
   CONFIG.PSU__CSU__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__AL {0} \
   CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BG_ADDR_COUNT {2} \
   CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
   CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
   CONFIG.PSU__DDRC__CL {15} \
   CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
   CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
   CONFIG.PSU__DDRC__COMPONENTS {Components} \
   CONFIG.PSU__DDRC__CWL {14} \
   CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
   CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
   CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
   CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
   CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
   CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__DEVICE_CAPACITY {4096 MBits} \
   CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
   CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
   CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
   CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
   CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
   CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
   CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
   CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
   CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
   CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
   CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
   CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
   CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
   CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
   CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
   CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
   CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
   CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
   CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
   CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
   CONFIG.PSU__DDRC__DRAM_WIDTH {8 Bits} \
   CONFIG.PSU__DDRC__ECC {Disabled} \
   CONFIG.PSU__DDRC__ECC_SCRUB {0} \
   CONFIG.PSU__DDRC__ENABLE {1} \
   CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
   CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
   CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
   CONFIG.PSU__DDRC__EN_2ND_CLK {0} \
   CONFIG.PSU__DDRC__FGRM {1X} \
   CONFIG.PSU__DDRC__FREQ_MHZ {1066.50} \
   CONFIG.PSU__DDRC__LP_ASR {manual normal} \
   CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
   CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
   CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
   CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
   CONFIG.PSU__DDRC__PLL_BYPASS {0} \
   CONFIG.PSU__DDRC__PWR_DOWN_EN {0} \
   CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
   CONFIG.PSU__DDRC__RD_DQS_CENTER {0} \
   CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} \
   CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
   CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
   CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
   CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
   CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
   CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
   CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
   CONFIG.PSU__DDRC__T_FAW {21.0} \
   CONFIG.PSU__DDRC__T_RAS_MIN {33} \
   CONFIG.PSU__DDRC__T_RC {47.060} \
   CONFIG.PSU__DDRC__T_RCD {15} \
   CONFIG.PSU__DDRC__T_RP {15} \
   CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
   CONFIG.PSU__DDRC__VIDEO_BUFFER_SIZE {0} \
   CONFIG.PSU__DDRC__VREF {1} \
   CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
   CONFIG.PSU__DDR_QOS_ENABLE {0} \
   CONFIG.PSU__DDR_QOS_HP0_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP0_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP1_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP2_WRQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_RDQOS {} \
   CONFIG.PSU__DDR_QOS_HP3_WRQOS {} \
   CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {} \
   CONFIG.PSU__DDR_QOS_WR_THRSHLD {} \
   CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
   CONFIG.PSU__DEVICE_TYPE {EG} \
   CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {0} \
   CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {0} \
   CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__DLL__ISUSED {1} \
   CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENABLE__DDR__REFRESH__SIGNALS {0} \
   CONFIG.PSU__ENET0__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET0__PTP__ENABLE {0} \
   CONFIG.PSU__ENET0__TSU__ENABLE {0} \
   CONFIG.PSU__ENET1__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET1__PTP__ENABLE {0} \
   CONFIG.PSU__ENET1__TSU__ENABLE {0} \
   CONFIG.PSU__ENET2__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET2__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET2__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET2__PTP__ENABLE {0} \
   CONFIG.PSU__ENET2__TSU__ENABLE {0} \
   CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
   CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {0} \
   CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__ENET3__PTP__ENABLE {0} \
   CONFIG.PSU__ENET3__TSU__ENABLE {0} \
   CONFIG.PSU__EN_AXI_STATUS_PORTS {0} \
   CONFIG.PSU__EN_EMIO_TRACE {0} \
   CONFIG.PSU__EP__IP {0} \
   CONFIG.PSU__EXPAND__CORESIGHT {0} \
   CONFIG.PSU__EXPAND__FPD_SLAVES {0} \
   CONFIG.PSU__EXPAND__GIC {0} \
   CONFIG.PSU__EXPAND__LOWER_LPS_SLAVES {1} \
   CONFIG.PSU__EXPAND__UPPER_LPS_SLAVES {0} \
   CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
   CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100} \
   CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100} \
   CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__FPGA_PL0_ENABLE {1} \
   CONFIG.PSU__FPGA_PL1_ENABLE {1} \
   CONFIG.PSU__FPGA_PL2_ENABLE {0} \
   CONFIG.PSU__FPGA_PL3_ENABLE {0} \
   CONFIG.PSU__FP__POWER__ON {1} \
   CONFIG.PSU__FTM__CTI_IN_0 {0} \
   CONFIG.PSU__FTM__CTI_IN_1 {0} \
   CONFIG.PSU__FTM__CTI_IN_2 {0} \
   CONFIG.PSU__FTM__CTI_IN_3 {0} \
   CONFIG.PSU__FTM__CTI_OUT_0 {0} \
   CONFIG.PSU__FTM__CTI_OUT_1 {0} \
   CONFIG.PSU__FTM__CTI_OUT_2 {0} \
   CONFIG.PSU__FTM__CTI_OUT_3 {0} \
   CONFIG.PSU__FTM__GPI {0} \
   CONFIG.PSU__FTM__GPO {0} \
   CONFIG.PSU__GEM0_COHERENCY {0} \
   CONFIG.PSU__GEM1_COHERENCY {0} \
   CONFIG.PSU__GEM2_COHERENCY {0} \
   CONFIG.PSU__GEM3_COHERENCY {0} \
   CONFIG.PSU__GEM__TSU__ENABLE {0} \
   CONFIG.PSU__GEN_IPI_0__MASTER {APU} \
   CONFIG.PSU__GEN_IPI_10__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_1__MASTER {RPU0} \
   CONFIG.PSU__GEN_IPI_2__MASTER {RPU1} \
   CONFIG.PSU__GEN_IPI_3__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_4__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_5__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_6__MASTER {PMU} \
   CONFIG.PSU__GEN_IPI_7__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_8__MASTER {NONE} \
   CONFIG.PSU__GEN_IPI_9__MASTER {NONE} \
   CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO_WIDTH {95} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__GPIO_EMIO__PERIPHERAL__IO {<Select>} \
   CONFIG.PSU__GPIO_EMIO__WIDTH {[94:0]} \
   CONFIG.PSU__GPU_PP0__POWER__ON {1} \
   CONFIG.PSU__GPU_PP1__POWER__ON {1} \
   CONFIG.PSU__GT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__GT__PRE_EMPH_LVL_4 {} \
   CONFIG.PSU__GT__VLT_SWNG_LVL_4 {} \
   CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} \
   CONFIG.PSU__HPM0_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM0_LPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_READ_THREADS {4} \
   CONFIG.PSU__HPM1_FPD__NUM_WRITE_THREADS {4} \
   CONFIG.PSU__I2C0_LOOP_I2C1__ENABLE {0} \
   CONFIG.PSU__I2C0__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
   CONFIG.PSU__I2C1__GRP_INT__ENABLE {0} \
   CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
   CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
   CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100} \
   CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100} \
   CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__IRQ_P2F_ADMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_AIB_AXI__INT {0} \
   CONFIG.PSU__IRQ_P2F_AMS__INT {0} \
   CONFIG.PSU__IRQ_P2F_APM_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_COMM__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CPUMNT__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_CTI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_EXTERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_L2ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_PMU__INT {0} \
   CONFIG.PSU__IRQ_P2F_APU_REGS__INT {0} \
   CONFIG.PSU__IRQ_P2F_ATB_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN0__INT {0} \
   CONFIG.PSU__IRQ_P2F_CAN1__INT {0} \
   CONFIG.PSU__IRQ_P2F_CLKMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSUPMU_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_CSU__INT {0} \
   CONFIG.PSU__IRQ_P2F_DDR_SS__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPDMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_DPORT__INT {0} \
   CONFIG.PSU__IRQ_P2F_EFUSE__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT0__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT1__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT2__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_ENT3__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_FPD_ATB_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_FP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_GDMA_CHAN__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPIO__INT {0} \
   CONFIG.PSU__IRQ_P2F_GPU__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C0__INT {0} \
   CONFIG.PSU__IRQ_P2F_I2C1__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APB__INT {0} \
   CONFIG.PSU__IRQ_P2F_LPD_APM__INT {0} \
   CONFIG.PSU__IRQ_P2F_LP_WDT__INT {0} \
   CONFIG.PSU__IRQ_P2F_NAND__INT {0} \
   CONFIG.PSU__IRQ_P2F_OCM_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_DMA__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_LEGACY__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSC__INT {0} \
   CONFIG.PSU__IRQ_P2F_PCIE_MSI__INT {0} \
   CONFIG.PSU__IRQ_P2F_PL_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_QSPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_IPI__INT {0} \
   CONFIG.PSU__IRQ_P2F_RPU_PERMON__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_ALARM__INT {0} \
   CONFIG.PSU__IRQ_P2F_RTC_SECONDS__INT {0} \
   CONFIG.PSU__IRQ_P2F_SATA__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1_WAKE__INT {0} \
   CONFIG.PSU__IRQ_P2F_SDIO1__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI0__INT {0} \
   CONFIG.PSU__IRQ_P2F_SPI1__INT {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC0__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC1__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC2__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_TTC3__INT2 {0} \
   CONFIG.PSU__IRQ_P2F_UART0__INT {0} \
   CONFIG.PSU__IRQ_P2F_UART1__INT {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_ENDPOINT__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT0 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_OTG__INT1 {0} \
   CONFIG.PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_FPD__INT {0} \
   CONFIG.PSU__IRQ_P2F_XMPU_LPD__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_FPD_SMMU__INT {0} \
   CONFIG.PSU__IRQ_P2F__INTF_PPD_CCI__INT {0} \
   CONFIG.PSU__L2_BANK0__POWER__ON {1} \
   CONFIG.PSU__LPDMA0_COHERENCY {0} \
   CONFIG.PSU__LPDMA1_COHERENCY {0} \
   CONFIG.PSU__LPDMA2_COHERENCY {0} \
   CONFIG.PSU__LPDMA3_COHERENCY {0} \
   CONFIG.PSU__LPDMA4_COHERENCY {0} \
   CONFIG.PSU__LPDMA5_COHERENCY {0} \
   CONFIG.PSU__LPDMA6_COHERENCY {0} \
   CONFIG.PSU__LPDMA7_COHERENCY {0} \
   CONFIG.PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT {APB} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100} \
   CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100} \
   CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__MAXIGP2__DATA_WIDTH {128} \
   CONFIG.PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST {1} \
   CONFIG.PSU__NAND_COHERENCY {0} \
   CONFIG.PSU__NAND__CHIP_ENABLE__ENABLE {0} \
   CONFIG.PSU__NAND__DATA_STROBE__ENABLE {0} \
   CONFIG.PSU__NAND__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__NAND__READY0_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY1_BUSY__ENABLE {0} \
   CONFIG.PSU__NAND__READY_BUSY__ENABLE {0} \
   CONFIG.PSU__NUM_FABRIC_RESETS {1} \
   CONFIG.PSU__OCM_BANK0__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK1__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK2__POWER__ON {1} \
   CONFIG.PSU__OCM_BANK3__POWER__ON {1} \
   CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
   CONFIG.PSU__PCIE__ACS_VIOLAION {0} \
   CONFIG.PSU__PCIE__ACS_VIOLATION {0} \
   CONFIG.PSU__PCIE__AER_CAPABILITY {0} \
   CONFIG.PSU__PCIE__ATOMICOP_EGRESS_BLOCKED {0} \
   CONFIG.PSU__PCIE__BAR0_64BIT {0} \
   CONFIG.PSU__PCIE__BAR0_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR0_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR0_VAL {} \
   CONFIG.PSU__PCIE__BAR1_64BIT {0} \
   CONFIG.PSU__PCIE__BAR1_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR1_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR1_VAL {} \
   CONFIG.PSU__PCIE__BAR2_64BIT {0} \
   CONFIG.PSU__PCIE__BAR2_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR2_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR2_VAL {} \
   CONFIG.PSU__PCIE__BAR3_64BIT {0} \
   CONFIG.PSU__PCIE__BAR3_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR3_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR3_VAL {} \
   CONFIG.PSU__PCIE__BAR4_64BIT {0} \
   CONFIG.PSU__PCIE__BAR4_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR4_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR4_VAL {} \
   CONFIG.PSU__PCIE__BAR5_64BIT {0} \
   CONFIG.PSU__PCIE__BAR5_ENABLE {0} \
   CONFIG.PSU__PCIE__BAR5_PREFETCHABLE {0} \
   CONFIG.PSU__PCIE__BAR5_VAL {} \
   CONFIG.PSU__PCIE__CLASS_CODE_BASE {} \
   CONFIG.PSU__PCIE__CLASS_CODE_INTERFACE {} \
   CONFIG.PSU__PCIE__CLASS_CODE_SUB {} \
   CONFIG.PSU__PCIE__CLASS_CODE_VALUE {} \
   CONFIG.PSU__PCIE__COMPLETER_ABORT {0} \
   CONFIG.PSU__PCIE__COMPLTION_TIMEOUT {0} \
   CONFIG.PSU__PCIE__CORRECTABLE_INT_ERR {0} \
   CONFIG.PSU__PCIE__CRS_SW_VISIBILITY {0} \
   CONFIG.PSU__PCIE__DEVICE_ID {} \
   CONFIG.PSU__PCIE__ECRC_CHECK {0} \
   CONFIG.PSU__PCIE__ECRC_ERR {0} \
   CONFIG.PSU__PCIE__ECRC_GEN {0} \
   CONFIG.PSU__PCIE__EROM_ENABLE {0} \
   CONFIG.PSU__PCIE__EROM_VAL {} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_ERR {0} \
   CONFIG.PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR {0} \
   CONFIG.PSU__PCIE__HEADER_LOG_OVERFLOW {0} \
   CONFIG.PSU__PCIE__INTX_GENERATION {0} \
   CONFIG.PSU__PCIE__LANE0__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE1__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE2__ENABLE {0} \
   CONFIG.PSU__PCIE__LANE3__ENABLE {0} \
   CONFIG.PSU__PCIE__MC_BLOCKED_TLP {0} \
   CONFIG.PSU__PCIE__MSIX_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MSIX_PBA_BAR_INDICATOR {} \
   CONFIG.PSU__PCIE__MSIX_PBA_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_OFFSET {0} \
   CONFIG.PSU__PCIE__MSIX_TABLE_SIZE {0} \
   CONFIG.PSU__PCIE__MSI_64BIT_ADDR_CAPABLE {0} \
   CONFIG.PSU__PCIE__MSI_CAPABILITY {0} \
   CONFIG.PSU__PCIE__MULTIHEADER {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE {1} \
   CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE {0} \
   CONFIG.PSU__PCIE__PERM_ROOT_ERR_UPDATE {0} \
   CONFIG.PSU__PCIE__RECEIVER_ERR {0} \
   CONFIG.PSU__PCIE__RECEIVER_OVERFLOW {0} \
   CONFIG.PSU__PCIE__RESET__POLARITY {Active Low} \
   CONFIG.PSU__PCIE__REVISION_ID {} \
   CONFIG.PSU__PCIE__SUBSYSTEM_ID {} \
   CONFIG.PSU__PCIE__SUBSYSTEM_VENDOR_ID {} \
   CONFIG.PSU__PCIE__SURPRISE_DOWN {0} \
   CONFIG.PSU__PCIE__TLP_PREFIX_BLOCKED {0} \
   CONFIG.PSU__PCIE__UNCORRECTABL_INT_ERR {0} \
   CONFIG.PSU__PCIE__VENDOR_ID {} \
   CONFIG.PSU__PJTAG__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PL_CLK0_BUF {TRUE} \
   CONFIG.PSU__PL_CLK1_BUF {TRUE} \
   CONFIG.PSU__PL_CLK2_BUF {FALSE} \
   CONFIG.PSU__PL_CLK3_BUF {FALSE} \
   CONFIG.PSU__PL__POWER__ON {1} \
   CONFIG.PSU__PMU_COHERENCY {0} \
   CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
   CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
   CONFIG.PSU__PMU__GPI0__ENABLE {0} \
   CONFIG.PSU__PMU__GPI1__ENABLE {0} \
   CONFIG.PSU__PMU__GPI2__ENABLE {0} \
   CONFIG.PSU__PMU__GPI3__ENABLE {0} \
   CONFIG.PSU__PMU__GPI4__ENABLE {0} \
   CONFIG.PSU__PMU__GPI5__ENABLE {0} \
   CONFIG.PSU__PMU__GPO0__ENABLE {0} \
   CONFIG.PSU__PMU__GPO1__ENABLE {0} \
   CONFIG.PSU__PMU__GPO2__ENABLE {0} \
   CONFIG.PSU__PMU__GPO3__ENABLE {0} \
   CONFIG.PSU__PMU__GPO4__ENABLE {0} \
   CONFIG.PSU__PMU__GPO5__ENABLE {0} \
   CONFIG.PSU__PMU__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
   CONFIG.PSU__PRESET_APPLIED {0} \
   CONFIG.PSU__PROTECTION__DDR_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__DEBUG {0} \
   CONFIG.PSU__PROTECTION__ENABLE {0} \
   CONFIG.PSU__PROTECTION__FPD_SEGMENTS {SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
   CONFIG.PSU__PROTECTION__LOCK_UNUSED_SEGMENTS {0} \
   CONFIG.PSU__PROTECTION__LPD_SEGMENTS {SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware} \
   CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
   CONFIG.PSU__PROTECTION__MASTERS_TZ {GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure} \
   CONFIG.PSU__PROTECTION__OCM_SEGMENTS {NONE} \
   CONFIG.PSU__PROTECTION__PRESUBSYSTEMS {NONE} \
   CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9000000;F907FFFF;1} \
   CONFIG.PSU__PROTECTION__SUBSYSTEMS {PMU Firmware:PMU} \
   CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
   CONFIG.PSU__PSS_ALT_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
   CONFIG.PSU__QSPI_COHERENCY {0} \
   CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
   CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__REPORT__DBGLOG {0} \
   CONFIG.PSU__RPU_COHERENCY {0} \
   CONFIG.PSU__RPU__POWER__ON {1} \
   CONFIG.PSU__SATA__LANE0__ENABLE {0} \
   CONFIG.PSU__SATA__LANE1__ENABLE {0} \
   CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP1__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP4__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP5__DATA_WIDTH {128} \
   CONFIG.PSU__SAXIGP6__DATA_WIDTH {128} \
   CONFIG.PSU__SD0_COHERENCY {0} \
   CONFIG.PSU__SD0__GRP_CD__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
   CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
   CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SD0__RESET__ENABLE {0} \
   CONFIG.PSU__SD1_COHERENCY {0} \
   CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
   CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
   CONFIG.PSU__SD1__GRP_POW__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_POW__IO {MIO 43} \
   CONFIG.PSU__SD1__GRP_WP__ENABLE {1} \
   CONFIG.PSU__SD1__GRP_WP__IO {MIO 44} \
   CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
   CONFIG.PSU__SD1__RESET__ENABLE {0} \
   CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
   CONFIG.PSU__SPI0_LOOP_SPI1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS0__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
   CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
   CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SWDT0__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
   CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
   CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__SWDT1__PERIPHERAL__IO {NA} \
   CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
   CONFIG.PSU__TCM0A__POWER__ON {1} \
   CONFIG.PSU__TCM0B__POWER__ON {1} \
   CONFIG.PSU__TCM1A__POWER__ON {1} \
   CONFIG.PSU__TCM1B__POWER__ON {1} \
   CONFIG.PSU__TESTSCAN__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRACE_PIPELINE_WIDTH {8} \
   CONFIG.PSU__TRACE__INTERNAL_WIDTH {32} \
   CONFIG.PSU__TRACE__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__TRISTATE__INVERTED {1} \
   CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC0__PERIPHERAL__IO {MIO 6 .. 7} \
   CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC1__PERIPHERAL__IO {MIO 12 .. 13} \
   CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC2__PERIPHERAL__IO {MIO 50 .. 51} \
   CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
   CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__TTC3__PERIPHERAL__IO {MIO 56 .. 57} \
   CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
   CONFIG.PSU__UART0_LOOP_UART1__ENABLE {0} \
   CONFIG.PSU__UART0__BAUD_RATE {115200} \
   CONFIG.PSU__UART0__MODEM__ENABLE {0} \
   CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
   CONFIG.PSU__UART1__BAUD_RATE {115200} \
   CONFIG.PSU__UART1__MODEM__ENABLE {0} \
   CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
   CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 20 .. 21} \
   CONFIG.PSU__USB0_COHERENCY {0} \
   CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB1_COHERENCY {0} \
   CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
   CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP0 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP1 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP2 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP3 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP4 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP5 {0} \
   CONFIG.PSU__USE_DIFF_RW_CLK_GP6 {0} \
   CONFIG.PSU__USE__ADMA {0} \
   CONFIG.PSU__USE__APU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__AUDIO {0} \
   CONFIG.PSU__USE__CLK {0} \
   CONFIG.PSU__USE__CLK0 {0} \
   CONFIG.PSU__USE__CLK1 {0} \
   CONFIG.PSU__USE__CLK2 {0} \
   CONFIG.PSU__USE__CLK3 {0} \
   CONFIG.PSU__USE__CROSS_TRIGGER {0} \
   CONFIG.PSU__USE__DDR_INTF_REQUESTED {0} \
   CONFIG.PSU__USE__DEBUG__TEST {0} \
   CONFIG.PSU__USE__EVENT_RPU {0} \
   CONFIG.PSU__USE__FABRIC__RST {1} \
   CONFIG.PSU__USE__FTM {0} \
   CONFIG.PSU__USE__GDMA {0} \
   CONFIG.PSU__USE__IRQ {0} \
   CONFIG.PSU__USE__IRQ0 {1} \
   CONFIG.PSU__USE__IRQ1 {0} \
   CONFIG.PSU__USE__M_AXI_GP0 {0} \
   CONFIG.PSU__USE__M_AXI_GP1 {0} \
   CONFIG.PSU__USE__M_AXI_GP2 {1} \
   CONFIG.PSU__USE__PROC_EVENT_BUS {0} \
   CONFIG.PSU__USE__RPU_LEGACY_INTERRUPT {0} \
   CONFIG.PSU__USE__RST0 {0} \
   CONFIG.PSU__USE__RST1 {0} \
   CONFIG.PSU__USE__RST2 {0} \
   CONFIG.PSU__USE__RST3 {0} \
   CONFIG.PSU__USE__RTC {0} \
   CONFIG.PSU__USE__STM {0} \
   CONFIG.PSU__USE__S_AXI_ACE {0} \
   CONFIG.PSU__USE__S_AXI_ACP {0} \
   CONFIG.PSU__USE__S_AXI_GP0 {0} \
   CONFIG.PSU__USE__S_AXI_GP1 {0} \
   CONFIG.PSU__USE__S_AXI_GP2 {1} \
   CONFIG.PSU__USE__S_AXI_GP3 {0} \
   CONFIG.PSU__USE__S_AXI_GP4 {0} \
   CONFIG.PSU__USE__S_AXI_GP5 {0} \
   CONFIG.PSU__USE__S_AXI_GP6 {0} \
   CONFIG.PSU__USE__VIDEO {0} \
   CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
   CONFIG.PSU__VIDEO_REF_CLK__FREQMHZ {33.333} \
   CONFIG.QSPI_BOARD_INTERFACE {custom} \
   CONFIG.SATA_BOARD_INTERFACE {custom} \
   CONFIG.SD0_BOARD_INTERFACE {custom} \
   CONFIG.SD1_BOARD_INTERFACE {custom} \
   CONFIG.SPI0_BOARD_INTERFACE {custom} \
   CONFIG.SPI1_BOARD_INTERFACE {custom} \
   CONFIG.SUBPRESET2 {Custom} \
   CONFIG.SWDT0_BOARD_INTERFACE {custom} \
   CONFIG.SWDT1_BOARD_INTERFACE {custom} \
   CONFIG.TRACE_BOARD_INTERFACE {custom} \
   CONFIG.TTC0_BOARD_INTERFACE {custom} \
   CONFIG.TTC1_BOARD_INTERFACE {custom} \
   CONFIG.TTC2_BOARD_INTERFACE {custom} \
   CONFIG.TTC3_BOARD_INTERFACE {custom} \
   CONFIG.UART0_BOARD_INTERFACE {custom} \
   CONFIG.UART1_BOARD_INTERFACE {custom} \
   CONFIG.USB0_BOARD_INTERFACE {custom} \
   CONFIG.USB1_BOARD_INTERFACE {custom} \
 ] $zusp_ps

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins S00_AXI] [get_bd_intf_pins axi_pl_ps/S00_AXI]
  connect_bd_intf_net -intf_net S00_AXI_2 [get_bd_intf_pins ps_axi_periph/S00_AXI] [get_bd_intf_pins zusp_ps/M_AXI_HPM0_LPD]
  connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins S01_AXI] [get_bd_intf_pins axi_pl_ps/S01_AXI]
  connect_bd_intf_net -intf_net S02_AXI_1 [get_bd_intf_pins S02_AXI] [get_bd_intf_pins axi_pl_ps/S02_AXI]
  connect_bd_intf_net -intf_net axi_pl_ps_M00_AXI [get_bd_intf_pins axi_pl_ps/M00_AXI] [get_bd_intf_pins zusp_ps/S_AXI_HP0_FPD]
  connect_bd_intf_net -intf_net ps_axi_periph_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins ps_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net ps_axi_periph_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins ps_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net ps_axi_periph_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins ps_axi_periph/M02_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins clk_75] [get_bd_pins axi_pl_ps/ACLK] [get_bd_pins axi_pl_ps/M00_ACLK] [get_bd_pins axi_pl_ps/S00_ACLK] [get_bd_pins axi_pl_ps/S01_ACLK] [get_bd_pins axi_pl_ps/S02_ACLK] [get_bd_pins ps_axi_periph/ACLK] [get_bd_pins ps_axi_periph/M00_ACLK] [get_bd_pins ps_axi_periph/M01_ACLK] [get_bd_pins ps_axi_periph/M02_ACLK] [get_bd_pins ps_axi_periph/S00_ACLK] [get_bd_pins ps_rst_75/slowest_sync_clk] [get_bd_pins zusp_ps/maxihpm0_lpd_aclk] [get_bd_pins zusp_ps/pl_clk0] [get_bd_pins zusp_ps/saxihp0_fpd_aclk]
  connect_bd_net -net ARESETN_1 [get_bd_pins axi_pl_ps/ARESETN] [get_bd_pins ps_axi_periph/ARESETN] [get_bd_pins ps_rst_75/interconnect_aresetn]
  connect_bd_net -net In0_1 [get_bd_pins In0] [get_bd_pins ps_irq_concat/In0]
  connect_bd_net -net In1_1 [get_bd_pins In1] [get_bd_pins ps_irq_concat/In1]
  connect_bd_net -net In2_1 [get_bd_pins In2] [get_bd_pins ps_irq_concat/In2]
  connect_bd_net -net In3_1 [get_bd_pins In3] [get_bd_pins ps_irq_concat/In3]
  connect_bd_net -net M00_ARESETN_1 [get_bd_pins perph_aresetn_75] [get_bd_pins axi_pl_ps/M00_ARESETN] [get_bd_pins axi_pl_ps/S00_ARESETN] [get_bd_pins axi_pl_ps/S01_ARESETN] [get_bd_pins axi_pl_ps/S02_ARESETN] [get_bd_pins ps_axi_periph/M00_ARESETN] [get_bd_pins ps_axi_periph/M01_ARESETN] [get_bd_pins ps_axi_periph/M02_ARESETN] [get_bd_pins ps_axi_periph/S00_ARESETN] [get_bd_pins ps_rst_75/peripheral_aresetn]
  connect_bd_net -net ps_irq_concat_dout [get_bd_pins ps_irq_concat/dout] [get_bd_pins zusp_ps/pl_ps_irq0]
  connect_bd_net -net ps_rst_75_peripheral_reset [get_bd_pins peripheral_reset] [get_bd_pins ps_rst_75/peripheral_reset]
  connect_bd_net -net zusp_ps_pl_clk1 [get_bd_pins clk_50] [get_bd_pins zusp_ps/pl_clk1]
  connect_bd_net -net zusp_ps_pl_resetn0 [get_bd_pins ps_rst_75/ext_reset_in] [get_bd_pins zusp_ps/pl_resetn0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: other_perph
proc create_hier_cell_other_perph { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_other_perph() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI

  # Create pins
  create_bd_pin -dir I -type clk CLK
  create_bd_pin -dir I -type clk CLK1
  create_bd_pin -dir O -from 0 -to 0 Dout1
  create_bd_pin -dir O -from 0 -to 0 Dout2
  create_bd_pin -dir O -from 0 -to 0 Dout3
  create_bd_pin -dir O Res
  create_bd_pin -dir O -from 0 -to 0 dout
  create_bd_pin -dir O -type intr interrupt
  create_bd_pin -dir I -type clk s_axi_aclk
  create_bd_pin -dir I -type rst s_axi_aresetn

  # Create instance: axi_clk_led
  create_hier_cell_axi_clk_led $hier_obj axi_clk_led

  # Create instance: axi_timer_1, and set properties
  set axi_timer_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_1 ]

  # Create instance: mgt_tx_clk_led
  create_hier_cell_mgt_tx_clk_led $hier_obj mgt_tx_clk_led

  # Create instance: reset_invert_led, and set properties
  set reset_invert_led [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_reduced_logic:2.0 reset_invert_led ]
  set_property -dict [ list \
   CONFIG.C_SIZE {1} \
 ] $reset_invert_led

  # Create instance: rx_clk_led
  create_hier_cell_rx_clk_led $hier_obj rx_clk_led

  # Create instance: sfp_tx_disable, and set properties
  set sfp_tx_disable [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 sfp_tx_disable ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {1} \
 ] $sfp_tx_disable

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins S_AXI] [get_bd_intf_pins axi_timer_1/S_AXI]

  # Create port connections
  connect_bd_net -net CLK1_1 [get_bd_pins CLK1] [get_bd_pins mgt_tx_clk_led/CLK]
  connect_bd_net -net CLK_1 [get_bd_pins CLK] [get_bd_pins rx_clk_led/CLK]
  connect_bd_net -net axi_clk_led_Dout [get_bd_pins Dout3] [get_bd_pins axi_clk_led/Dout]
  connect_bd_net -net axi_timer_1_interrupt [get_bd_pins interrupt] [get_bd_pins axi_timer_1/interrupt]
  connect_bd_net -net mgt_tx_clk_led_Dout [get_bd_pins Dout2] [get_bd_pins mgt_tx_clk_led/Dout]
  connect_bd_net -net reset_invert_led_Res [get_bd_pins Res] [get_bd_pins reset_invert_led/Res]
  connect_bd_net -net rx_clk_led_Dout [get_bd_pins Dout1] [get_bd_pins rx_clk_led/Dout]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins s_axi_aclk] [get_bd_pins axi_clk_led/CLK] [get_bd_pins axi_timer_1/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins axi_timer_1/s_axi_aresetn] [get_bd_pins reset_invert_led/Op1]
  connect_bd_net -net sfp_tx_disable_dout [get_bd_pins dout] [get_bd_pins sfp_tx_disable/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Software
proc create_hier_cell_Software { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Software() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins

  # Create instance: vsi_common_driver_0, and set properties
  set vsi_common_driver_0 [ create_bd_cell -type ip -vlnv vsi.com:vsi_software_lib:vsi_common_driver:1.0 vsi_common_driver_0 ]
  set_property -dict [ list \
   CONFIG.driver_type {2} \
 ] $vsi_common_driver_0

  # Create instance: vsi_context_Software, and set properties
  set vsi_context_Software [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Software ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_cpp.png} \
   CONFIG.cc_prefix {aarch64-linux-gnu-} \
   CONFIG.cpu_type {3} \
   CONFIG.is_cc {true} \
   CONFIG.is_platform {true} \
   CONFIG.type {1} \
 ] $vsi_context_Software

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: Fabric
proc create_hier_cell_Fabric { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_msg_id "BD_TCL-102" "ERROR" "create_hier_cell_Fabric() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 mgt_clk
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp

  # Create pins
  create_bd_pin -dir O -from 0 -to 0 axi_lite_clk_led
  create_bd_pin -dir O axil_reset_led
  create_bd_pin -dir O -from 0 -to 0 mgt_clk_led
  create_bd_pin -dir O -from 0 -to 0 rx_clk_led
  create_bd_pin -dir O -from 0 -to 0 sfp_tx_dis

  # Create instance: axi_eth_0, and set properties
  set axi_eth_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernet:7.1 axi_eth_0 ]
  set_property -dict [ list \
   CONFIG.PHYADDR {2} \
   CONFIG.PHY_TYPE {1000BaseX} \
   CONFIG.RXCSUM {Full} \
   CONFIG.RXMEM {32k} \
   CONFIG.Statistics_Reset {true} \
   CONFIG.TXCSUM {Full} \
   CONFIG.TXMEM {32k} \
   CONFIG.gtlocation {X0Y4} \
   CONFIG.gtrefclkrate {156.25} \
 ] $axi_eth_0

  set_property -dict [ list \
   CONFIG.TYPE {ETH_MGT_CLK} \
 ] [get_bd_intf_pins /Fabric/axi_eth_0/mgt_clk]

  set_property -dict [ list \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.ADDR_WIDTH {18} \
 ] [get_bd_intf_pins /Fabric/axi_eth_0/s_axi]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] [get_bd_pins /Fabric/axi_eth_0/axi_rxd_arstn]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] [get_bd_pins /Fabric/axi_eth_0/axi_rxs_arstn]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] [get_bd_pins /Fabric/axi_eth_0/axi_txc_arstn]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] [get_bd_pins /Fabric/axi_eth_0/axi_txd_arstn]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {m_axis_rxd:m_axis_rxs:s_axis_txc:s_axis_txd} \
   CONFIG.ASSOCIATED_RESET {axi_rxd_arstn:axi_rxs_arstn:axi_txc_arstn:axi_txd_arstn} \
 ] [get_bd_pins /Fabric/axi_eth_0/axis_clk]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
 ] [get_bd_pins /Fabric/axi_eth_0/gtref_clk_out]

  set_property -dict [ list \
   CONFIG.SENSITIVITY {LEVEL_HIGH} \
 ] [get_bd_pins /Fabric/axi_eth_0/interrupt]

  set_property -dict [ list \
   CONFIG.SENSITIVITY {EDGE_RISING} \
 ] [get_bd_pins /Fabric/axi_eth_0/mac_irq]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] [get_bd_pins /Fabric/axi_eth_0/pma_reset_out]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {62500000} \
 ] [get_bd_pins /Fabric/axi_eth_0/rxuserclk2_out]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {62500000} \
 ] [get_bd_pins /Fabric/axi_eth_0/rxuserclk_out]

  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {s_axi} \
   CONFIG.ASSOCIATED_RESET {s_axi_lite_resetn} \
 ] [get_bd_pins /Fabric/axi_eth_0/s_axi_lite_clk]

  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] [get_bd_pins /Fabric/axi_eth_0/s_axi_lite_resetn]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {125000000} \
 ] [get_bd_pins /Fabric/axi_eth_0/userclk2_out]

  set_property -dict [ list \
   CONFIG.FREQ_HZ {62500000} \
 ] [get_bd_pins /Fabric/axi_eth_0/userclk_out]

  # Create instance: axi_eth_0_dma, and set properties
  set axi_eth_0_dma [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_eth_0_dma ]
  set_property -dict [ list \
   CONFIG.c_include_mm2s_dre {1} \
   CONFIG.c_include_s2mm_dre {1} \
   CONFIG.c_sg_length_width {16} \
   CONFIG.c_sg_use_stsapp_length {1} \
 ] $axi_eth_0_dma

  # Create instance: axis_switch_0, and set properties
  set axis_switch_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0 ]

  # Create instance: clk_wiz_0, and set properties
  set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
  set_property -dict [ list \
   CONFIG.CLKIN1_JITTER_PS {133.33000000000001} \
   CONFIG.CLKOUT1_JITTER {197.937} \
   CONFIG.CLKOUT1_PHASE_ERROR {300.330} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} \
   CONFIG.MMCM_CLKFBOUT_MULT_F {124.875} \
   CONFIG.MMCM_CLKIN1_PERIOD {13.334} \
   CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {26.750} \
   CONFIG.MMCM_DIVCLK_DIVIDE {7} \
   CONFIG.PRIM_IN_FREQ {74.999} \
   CONFIG.USE_PHASE_ALIGNMENT {true} \
 ] $clk_wiz_0

  # Create instance: other_perph
  create_hier_cell_other_perph $hier_obj other_perph

  # Create instance: vsi_context_Fabric, and set properties
  set vsi_context_Fabric [ create_bd_cell -type ip -vlnv vsi.com:platform:vsi_context:1.0 vsi_context_Fabric ]
  set_property -dict [ list \
   CONFIG.LOGO_FILE {data/vsi_context_hardware.png} \
   CONFIG.fpga_board {xilinx.com:zcu102_es2:part0:2.3} \
   CONFIG.fpga_part {xczu9eg-ffvb1156-2-i-es2} \
   CONFIG.is_platform {true} \
   CONFIG.type {2} \
 ] $vsi_context_Fabric

  # Create instance: zynq_ps
  create_hier_cell_zynq_ps $hier_obj zynq_ps

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins mgt_clk] [get_bd_intf_pins axi_eth_0/mgt_clk]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins sfp] [get_bd_intf_pins axi_eth_0/sfp]
  connect_bd_intf_net -intf_net S00_AXIS_1 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_switch_0/S00_AXIS]
  connect_bd_intf_net -intf_net S_AXI_1 [get_bd_intf_pins other_perph/S_AXI] [get_bd_intf_pins zynq_ps/M02_AXI]
  connect_bd_intf_net -intf_net axi_eth_0_dma_M_AXIS_CNTRL [get_bd_intf_pins axi_eth_0/s_axis_txc] [get_bd_intf_pins axi_eth_0_dma/M_AXIS_CNTRL]
  connect_bd_intf_net -intf_net axi_eth_0_dma_M_AXIS_MM2S [get_bd_intf_pins axi_eth_0/s_axis_txd] [get_bd_intf_pins axi_eth_0_dma/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_eth_0_dma_M_AXI_MM2S [get_bd_intf_pins axi_eth_0_dma/M_AXI_MM2S] [get_bd_intf_pins zynq_ps/S01_AXI]
  connect_bd_intf_net -intf_net axi_eth_0_dma_M_AXI_S2MM [get_bd_intf_pins axi_eth_0_dma/M_AXI_S2MM] [get_bd_intf_pins zynq_ps/S02_AXI]
  connect_bd_intf_net -intf_net axi_eth_0_dma_M_AXI_SG [get_bd_intf_pins axi_eth_0_dma/M_AXI_SG] [get_bd_intf_pins zynq_ps/S00_AXI]
  connect_bd_intf_net -intf_net axi_eth_0_m_axis_rxd [get_bd_intf_pins axi_eth_0/m_axis_rxd] [get_bd_intf_pins axi_eth_0_dma/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net axi_eth_0_m_axis_rxs [get_bd_intf_pins axi_eth_0/m_axis_rxs] [get_bd_intf_pins axi_eth_0_dma/S_AXIS_STS]
  connect_bd_intf_net -intf_net axis_switch_0_M00_AXIS [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_switch_0/M00_AXIS]
  connect_bd_intf_net -intf_net zynq_ps_M00_AXI [get_bd_intf_pins axi_eth_0_dma/S_AXI_LITE] [get_bd_intf_pins zynq_ps/M00_AXI]
  connect_bd_intf_net -intf_net zynq_ps_M01_AXI [get_bd_intf_pins axi_eth_0/s_axi] [get_bd_intf_pins zynq_ps/M01_AXI]

  # Create port connections
  connect_bd_net -net axi_eth_0_dma_mm2s_cntrl_reset_out_n [get_bd_pins axi_eth_0/axi_txc_arstn] [get_bd_pins axi_eth_0_dma/mm2s_cntrl_reset_out_n]
  connect_bd_net -net axi_eth_0_dma_mm2s_introut [get_bd_pins axi_eth_0_dma/mm2s_introut] [get_bd_pins zynq_ps/In0]
  connect_bd_net -net axi_eth_0_dma_mm2s_prmry_reset_out_n [get_bd_pins axi_eth_0/axi_txd_arstn] [get_bd_pins axi_eth_0_dma/mm2s_prmry_reset_out_n]
  connect_bd_net -net axi_eth_0_dma_s2mm_introut [get_bd_pins axi_eth_0_dma/s2mm_introut] [get_bd_pins zynq_ps/In1]
  connect_bd_net -net axi_eth_0_dma_s2mm_prmry_reset_out_n [get_bd_pins axi_eth_0/axi_rxd_arstn] [get_bd_pins axi_eth_0_dma/s2mm_prmry_reset_out_n]
  connect_bd_net -net axi_eth_0_dma_s2mm_sts_reset_out_n [get_bd_pins axi_eth_0/axi_rxs_arstn] [get_bd_pins axi_eth_0_dma/s2mm_sts_reset_out_n]
  connect_bd_net -net axi_eth_0_interrupt [get_bd_pins axi_eth_0/interrupt] [get_bd_pins zynq_ps/In2]
  connect_bd_net -net axi_eth_0_rxuserclk2_out [get_bd_pins axi_eth_0/rxuserclk2_out] [get_bd_pins other_perph/CLK]
  connect_bd_net -net axi_eth_0_userclk2_out [get_bd_pins axi_eth_0/userclk2_out] [get_bd_pins other_perph/CLK1]
  connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_eth_0/ref_clk] [get_bd_pins clk_wiz_0/clk_out1]
  connect_bd_net -net other_perph_Dout1 [get_bd_pins rx_clk_led] [get_bd_pins other_perph/Dout1]
  connect_bd_net -net other_perph_Dout2 [get_bd_pins mgt_clk_led] [get_bd_pins other_perph/Dout2]
  connect_bd_net -net other_perph_Dout3 [get_bd_pins axi_lite_clk_led] [get_bd_pins other_perph/Dout3]
  connect_bd_net -net other_perph_Res [get_bd_pins axil_reset_led] [get_bd_pins other_perph/Res]
  connect_bd_net -net other_perph_dout [get_bd_pins sfp_tx_dis] [get_bd_pins other_perph/dout]
  connect_bd_net -net other_perph_interrupt [get_bd_pins other_perph/interrupt] [get_bd_pins zynq_ps/In3]
  connect_bd_net -net s_axi_aclk_1 [get_bd_pins axi_eth_0/axis_clk] [get_bd_pins axi_eth_0/s_axi_lite_clk] [get_bd_pins axi_eth_0_dma/m_axi_mm2s_aclk] [get_bd_pins axi_eth_0_dma/m_axi_s2mm_aclk] [get_bd_pins axi_eth_0_dma/m_axi_sg_aclk] [get_bd_pins axi_eth_0_dma/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins other_perph/s_axi_aclk] [get_bd_pins zynq_ps/clk_75]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins axi_eth_0/s_axi_lite_resetn] [get_bd_pins axi_eth_0_dma/axi_resetn] [get_bd_pins other_perph/s_axi_aresetn] [get_bd_pins zynq_ps/perph_aresetn_75]
  connect_bd_net -net zynq_ps_peripheral_reset [get_bd_pins clk_wiz_0/reset] [get_bd_pins zynq_ps/peripheral_reset]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set mgt_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 mgt_clk ]
  set sfp [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sfp_rtl:1.0 sfp ]

  # Create ports
  set axi_lite_clk_led [ create_bd_port -dir O -from 0 -to 0 axi_lite_clk_led ]
  set axil_reset_led [ create_bd_port -dir O axil_reset_led ]
  set mgt_clk_led [ create_bd_port -dir O -from 0 -to 0 mgt_clk_led ]
  set rx_clk_led [ create_bd_port -dir O -from 0 -to 0 rx_clk_led ]
  set sfp_tx_dis [ create_bd_port -dir O -from 0 -to 0 sfp_tx_dis ]

  # Create instance: Fabric
  create_hier_cell_Fabric [current_bd_instance .] Fabric

  # Create instance: Software
  create_hier_cell_Software [current_bd_instance .] Software

  # Create interface connections
  connect_bd_intf_net -intf_net Fabric_sfp [get_bd_intf_ports sfp] [get_bd_intf_pins Fabric/sfp]
  connect_bd_intf_net -intf_net mgt_clk_1 [get_bd_intf_ports mgt_clk] [get_bd_intf_pins Fabric/mgt_clk]

  # Create port connections
  connect_bd_net -net Fabric_axi_lite_clk_led [get_bd_ports axi_lite_clk_led] [get_bd_pins Fabric/axi_lite_clk_led]
  connect_bd_net -net Fabric_axil_reset_led [get_bd_ports axil_reset_led] [get_bd_pins Fabric/axil_reset_led]
  connect_bd_net -net Fabric_mgt_clk_led [get_bd_ports mgt_clk_led] [get_bd_pins Fabric/mgt_clk_led]
  connect_bd_net -net Fabric_rx_clk_led [get_bd_ports rx_clk_led] [get_bd_pins Fabric/rx_clk_led]
  connect_bd_net -net Fabric_sfp_tx_dis [get_bd_ports sfp_tx_dis] [get_bd_pins Fabric/sfp_tx_dis]

  # Create address segments
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9B0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6] SEG_zusp_ps_HP0_AFIFM6
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9B0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6] SEG_zusp_ps_HP0_AFIFM6
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9B0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AFIFM6] SEG_zusp_ps_HP0_AFIFM6
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA50000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS] SEG_zusp_ps_HP0_AMS
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA50000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS] SEG_zusp_ps_HP0_AMS
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA50000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_AMS] SEG_zusp_ps_HP0_AMS
  create_bd_addr_seg -range 0x00040000 -offset 0xFFA00000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_APM] SEG_zusp_ps_HP0_APM
  create_bd_addr_seg -range 0x00040000 -offset 0xFFA00000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_APM] SEG_zusp_ps_HP0_APM
  create_bd_addr_seg -range 0x00040000 -offset 0xFFA00000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_APM] SEG_zusp_ps_HP0_APM
  create_bd_addr_seg -range 0x00020000 -offset 0xFF5E0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CRL_APB] SEG_zusp_ps_HP0_CRL_APB
  create_bd_addr_seg -range 0x00020000 -offset 0xFF5E0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CRL_APB] SEG_zusp_ps_HP0_CRL_APB
  create_bd_addr_seg -range 0x00020000 -offset 0xFF5E0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CRL_APB] SEG_zusp_ps_HP0_CRL_APB
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCA0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU] SEG_zusp_ps_HP0_CSU
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCA0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU] SEG_zusp_ps_HP0_CSU
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCA0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSU] SEG_zusp_ps_HP0_CSU
  create_bd_addr_seg -range 0x00020000 -offset 0xFFC80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA] SEG_zusp_ps_HP0_CSUDMA
  create_bd_addr_seg -range 0x00020000 -offset 0xFFC80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA] SEG_zusp_ps_HP0_CSUDMA
  create_bd_addr_seg -range 0x00020000 -offset 0xFFC80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_CSUDMA] SEG_zusp_ps_HP0_CSUDMA
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW] SEG_zusp_ps_HP0_DDR_LOW
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW] SEG_zusp_ps_HP0_DDR_LOW
  create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_DDR_LOW] SEG_zusp_ps_HP0_DDR_LOW
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE] SEG_zusp_ps_HP0_EFUSE
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE] SEG_zusp_ps_HP0_EFUSE
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_EFUSE] SEG_zusp_ps_HP0_EFUSE
  create_bd_addr_seg -range 0x00010000 -offset 0xFF020000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0] SEG_zusp_ps_HP0_I2C0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF020000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0] SEG_zusp_ps_HP0_I2C0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF020000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C0] SEG_zusp_ps_HP0_I2C0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF030000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1] SEG_zusp_ps_HP0_I2C1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF030000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1] SEG_zusp_ps_HP0_I2C1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF030000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_I2C1] SEG_zusp_ps_HP0_I2C1
  create_bd_addr_seg -range 0x00080000 -offset 0xFF180000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR] SEG_zusp_ps_HP0_IOUSLCR
  create_bd_addr_seg -range 0x00080000 -offset 0xFF180000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR] SEG_zusp_ps_HP0_IOUSLCR
  create_bd_addr_seg -range 0x00080000 -offset 0xFF180000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IOUSLCR] SEG_zusp_ps_HP0_IOUSLCR
  create_bd_addr_seg -range 0x00100000 -offset 0xFF300000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI] SEG_zusp_ps_HP0_IPI
  create_bd_addr_seg -range 0x00100000 -offset 0xFF300000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI] SEG_zusp_ps_HP0_IPI
  create_bd_addr_seg -range 0x00100000 -offset 0xFF300000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI] SEG_zusp_ps_HP0_IPI
  create_bd_addr_seg -range 0x00010000 -offset 0xFF990000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS] SEG_zusp_ps_HP0_IPI_BUFFERS
  create_bd_addr_seg -range 0x00010000 -offset 0xFF990000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS] SEG_zusp_ps_HP0_IPI_BUFFERS
  create_bd_addr_seg -range 0x00010000 -offset 0xFF990000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_IPI_BUFFERS] SEG_zusp_ps_HP0_IPI_BUFFERS
  create_bd_addr_seg -range 0x00080000 -offset 0xFFA80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA] SEG_zusp_ps_HP0_LDMA
  create_bd_addr_seg -range 0x00080000 -offset 0xFFA80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA] SEG_zusp_ps_HP0_LDMA
  create_bd_addr_seg -range 0x00080000 -offset 0xFFA80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LDMA] SEG_zusp_ps_HP0_LDMA
  create_bd_addr_seg -range 0x00100000 -offset 0xFF400000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR] SEG_zusp_ps_HP0_LPD_SLCR
  create_bd_addr_seg -range 0x00100000 -offset 0xFF400000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR] SEG_zusp_ps_HP0_LPD_SLCR
  create_bd_addr_seg -range 0x00100000 -offset 0xFF400000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_SLCR] SEG_zusp_ps_HP0_LPD_SLCR
  create_bd_addr_seg -range 0x00010000 -offset 0xFF980000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU] SEG_zusp_ps_HP0_LPD_XPPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFF980000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU] SEG_zusp_ps_HP0_LPD_XPPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFF980000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU] SEG_zusp_ps_HP0_LPD_XPPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9C0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK] SEG_zusp_ps_HP0_LPD_XPPU_SINK
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9C0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK] SEG_zusp_ps_HP0_LPD_XPPU_SINK
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9C0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_LPD_XPPU_SINK] SEG_zusp_ps_HP0_LPD_XPPU_SINK
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCF0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG] SEG_zusp_ps_HP0_MBISTJTAG
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCF0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG] SEG_zusp_ps_HP0_MBISTJTAG
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCF0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_MBISTJTAG] SEG_zusp_ps_HP0_MBISTJTAG
  create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM] SEG_zusp_ps_HP0_OCM
  create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM] SEG_zusp_ps_HP0_OCM
  create_bd_addr_seg -range 0x00040000 -offset 0xFFFC0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM] SEG_zusp_ps_HP0_OCM
  create_bd_addr_seg -range 0x00010000 -offset 0xFF960000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL] SEG_zusp_ps_HP0_OCM_CTRL
  create_bd_addr_seg -range 0x00010000 -offset 0xFF960000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL] SEG_zusp_ps_HP0_OCM_CTRL
  create_bd_addr_seg -range 0x00010000 -offset 0xFF960000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_CTRL] SEG_zusp_ps_HP0_OCM_CTRL
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA70000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG] SEG_zusp_ps_HP0_OCM_XMPU_CFG
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA70000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG] SEG_zusp_ps_HP0_OCM_XMPU_CFG
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA70000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_OCM_XMPU_CFG] SEG_zusp_ps_HP0_OCM_XMPU_CFG
  create_bd_addr_seg -range 0x00040000 -offset 0xFFD80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL] SEG_zusp_ps_HP0_PMU_GLOBAL
  create_bd_addr_seg -range 0x00040000 -offset 0xFFD80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL] SEG_zusp_ps_HP0_PMU_GLOBAL
  create_bd_addr_seg -range 0x00040000 -offset 0xFFD80000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_PMU_GLOBAL] SEG_zusp_ps_HP0_PMU_GLOBAL
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9A0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU] SEG_zusp_ps_HP0_RPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9A0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU] SEG_zusp_ps_HP0_RPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFF9A0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RPU] SEG_zusp_ps_HP0_RPU
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCE0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA] SEG_zusp_ps_HP0_RSA
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCE0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA] SEG_zusp_ps_HP0_RSA
  create_bd_addr_seg -range 0x00010000 -offset 0xFFCE0000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RSA] SEG_zusp_ps_HP0_RSA
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA60000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC] SEG_zusp_ps_HP0_RTC
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA60000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC] SEG_zusp_ps_HP0_RTC
  create_bd_addr_seg -range 0x00010000 -offset 0xFFA60000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_RTC] SEG_zusp_ps_HP0_RTC
  create_bd_addr_seg -range 0x00010000 -offset 0xFF170000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1] SEG_zusp_ps_HP0_SD1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF170000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1] SEG_zusp_ps_HP0_SD1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF170000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_SD1] SEG_zusp_ps_HP0_SD1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF110000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0] SEG_zusp_ps_HP0_TTC0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF110000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0] SEG_zusp_ps_HP0_TTC0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF110000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC0] SEG_zusp_ps_HP0_TTC0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF120000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1] SEG_zusp_ps_HP0_TTC1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF120000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1] SEG_zusp_ps_HP0_TTC1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF120000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC1] SEG_zusp_ps_HP0_TTC1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF130000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2] SEG_zusp_ps_HP0_TTC2
  create_bd_addr_seg -range 0x00010000 -offset 0xFF130000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2] SEG_zusp_ps_HP0_TTC2
  create_bd_addr_seg -range 0x00010000 -offset 0xFF130000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC2] SEG_zusp_ps_HP0_TTC2
  create_bd_addr_seg -range 0x00010000 -offset 0xFF140000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3] SEG_zusp_ps_HP0_TTC3
  create_bd_addr_seg -range 0x00010000 -offset 0xFF140000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3] SEG_zusp_ps_HP0_TTC3
  create_bd_addr_seg -range 0x00010000 -offset 0xFF140000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_TTC3] SEG_zusp_ps_HP0_TTC3
  create_bd_addr_seg -range 0x00010000 -offset 0xFF000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0] SEG_zusp_ps_HP0_UART0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0] SEG_zusp_ps_HP0_UART0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF000000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART0] SEG_zusp_ps_HP0_UART0
  create_bd_addr_seg -range 0x00010000 -offset 0xFF010000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_MM2S] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1] SEG_zusp_ps_HP0_UART1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF010000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_SG] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1] SEG_zusp_ps_HP0_UART1
  create_bd_addr_seg -range 0x00010000 -offset 0xFF010000 [get_bd_addr_spaces Fabric/axi_eth_0_dma/Data_S2MM] [get_bd_addr_segs Fabric/zynq_ps/zusp_ps/SAXIGP2/HP0_UART1] SEG_zusp_ps_HP0_UART1
  create_bd_addr_seg -range 0x00040000 -offset 0x80000000 [get_bd_addr_spaces Fabric/zynq_ps/zusp_ps/Data] [get_bd_addr_segs Fabric/axi_eth_0/s_axi/Reg0] SEG_axi_eth_0_Reg0
  create_bd_addr_seg -range 0x00010000 -offset 0x80040000 [get_bd_addr_spaces Fabric/zynq_ps/zusp_ps/Data] [get_bd_addr_segs Fabric/axi_eth_0_dma/S_AXI_LITE/Reg] SEG_axi_eth_0_dma_Reg
  create_bd_addr_seg -range 0x00010000 -offset 0x80050000 [get_bd_addr_spaces Fabric/zynq_ps/zusp_ps/Data] [get_bd_addr_segs Fabric/other_perph/axi_timer_1/S_AXI/Reg] SEG_axi_timer_1_Reg


  # Restore current instance
  current_bd_instance $oldCurInst

  save_bd_design
common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."

  close_bd_design $design_name 
}
# End of cr_bd_ps_pl_platform()
cr_bd_ps_pl_platform ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files ps_pl_platform.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files ps_pl_platform.bd ] 
set_property IS_ENABLED "1" [get_files ps_pl_platform.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files ps_pl_platform.bd ] 
set_property IS_LOCKED "0" [get_files ps_pl_platform.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files ps_pl_platform.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files ps_pl_platform.bd ] 
set_property PFM_NAME "" [get_files ps_pl_platform.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files ps_pl_platform.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files ps_pl_platform.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files ps_pl_platform.bd ] 
set_property USED_IN_SIMULATION "1" [get_files ps_pl_platform.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files ps_pl_platform.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xczu9eg-ffvb1156-2-i-es2 -flow {Vivado Synthesis 2017} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2017" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2017" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xczu9eg-ffvb1156-2-i-es2 -flow {Vivado Implementation 2017} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2017" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Default settings for Implementation." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2017" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
