# Tiny Tapeout project information
project:
  author:       "Paul Campbell"
  title:        "VC 16-bit CPU"
  language:     "Verilog"
  description:  "VC 16-bit CPU - RISV-C cpu"
  discord:      "Taniwha"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_vc32_cpu" 
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - tt_um_vc_cpu.v
    - vc.v
    - dcache.sv
    - decode.sv
    - execute.sv 
    - icache.sv
    - mmu.sv
    - qspi.sv 
    - uart.sv 
    - intr.sv 

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "ReadData0"
  ui[1]: "ReadData1"
  ui[2]: "ReadData2"
  ui[3]: "ReadData3"
  ui[4]: "ReadData4"
  ui[5]: "ReadData5"
  ui[6]: "ReadData6"
  ui[7]: "ReadData7"

  # Outputs
  uo[0]: "AddressData0"
  uo[1]: "AddressData1"
  uo[2]: "AddressData2"
  uo[3]: "AddressData3"
  uo[4]: "AddressData4"
  uo[5]: "AddressData5"
  uo[6]: "AddressData6"
  uo[7]: "AddressData7"

  # Bidirectional pins
  uio[0]: "AddressLSB"
  uio[1]: "WriteStrobe"
  uio[2]: "AddressLatchHi"
  uio[3]: "AddressLatchLo"
  uio[4]: "unused4"
  uio[5]: "unused5"
  uio[6]: "unused6"
  uio[7]: "InterruptIn"

# Do not change!
yaml_version: 6
