Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 16 14:06:42 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file small_calculator_fpga_control_sets_placed.rpt
| Design       : small_calculator_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+------------------+------------------+----------------+
|  SMCAL/CU/neg_led_0         |               |                  |                1 |              2 |
|  DEBOUNCER/debounced_button |               |                  |                2 |             12 |
|  SMCAL/CU/control           |               |                  |                2 |             14 |
|  DEBOUNCER/debounced_button | SMCAL/CU/Q[4] |                  |                2 |             32 |
|  clk100MHz_IBUF_BUFG        |               | rst_IBUF         |               10 |             66 |
|  clk_BUFG                   |               |                  |               16 |            134 |
+-----------------------------+---------------+------------------+------------------+----------------+


