// Seed: 24993372
module module_0 (
    input tri   id_0,
    input tri   id_1,
    input uwire id_2
);
  wire id_4;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input tri1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8
);
  assign id_7 = id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
endmodule
