#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1750970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1750b00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17422d0 .functor NOT 1, L_0x17aa7d0, C4<0>, C4<0>, C4<0>;
L_0x17aa5b0 .functor XOR 2, L_0x17aa450, L_0x17aa510, C4<00>, C4<00>;
L_0x17aa6c0 .functor XOR 2, L_0x17aa5b0, L_0x17aa620, C4<00>, C4<00>;
v0x17a2eb0_0 .net *"_ivl_10", 1 0, L_0x17aa620;  1 drivers
v0x17a2fb0_0 .net *"_ivl_12", 1 0, L_0x17aa6c0;  1 drivers
v0x17a3090_0 .net *"_ivl_2", 1 0, L_0x17a61d0;  1 drivers
v0x17a3150_0 .net *"_ivl_4", 1 0, L_0x17aa450;  1 drivers
v0x17a3230_0 .net *"_ivl_6", 1 0, L_0x17aa510;  1 drivers
v0x17a3360_0 .net *"_ivl_8", 1 0, L_0x17aa5b0;  1 drivers
v0x17a3440_0 .net "a", 0 0, v0x179e190_0;  1 drivers
v0x17a34e0_0 .net "b", 0 0, v0x179e230_0;  1 drivers
v0x17a3580_0 .net "c", 0 0, v0x179e2d0_0;  1 drivers
v0x17a3620_0 .var "clk", 0 0;
v0x17a36c0_0 .net "d", 0 0, v0x179e410_0;  1 drivers
v0x17a3760_0 .net "out_pos_dut", 0 0, L_0x17aa2d0;  1 drivers
v0x17a3800_0 .net "out_pos_ref", 0 0, L_0x17a4d30;  1 drivers
v0x17a38a0_0 .net "out_sop_dut", 0 0, L_0x17a80b0;  1 drivers
v0x17a3940_0 .net "out_sop_ref", 0 0, L_0x1778940;  1 drivers
v0x17a39e0_0 .var/2u "stats1", 223 0;
v0x17a3a80_0 .var/2u "strobe", 0 0;
v0x17a3b20_0 .net "tb_match", 0 0, L_0x17aa7d0;  1 drivers
v0x17a3bf0_0 .net "tb_mismatch", 0 0, L_0x17422d0;  1 drivers
v0x17a3c90_0 .net "wavedrom_enable", 0 0, v0x179e6e0_0;  1 drivers
v0x17a3d60_0 .net "wavedrom_title", 511 0, v0x179e780_0;  1 drivers
L_0x17a61d0 .concat [ 1 1 0 0], L_0x17a4d30, L_0x1778940;
L_0x17aa450 .concat [ 1 1 0 0], L_0x17a4d30, L_0x1778940;
L_0x17aa510 .concat [ 1 1 0 0], L_0x17aa2d0, L_0x17a80b0;
L_0x17aa620 .concat [ 1 1 0 0], L_0x17a4d30, L_0x1778940;
L_0x17aa7d0 .cmp/eeq 2, L_0x17a61d0, L_0x17aa6c0;
S_0x1750c90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1750b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17426b0 .functor AND 1, v0x179e2d0_0, v0x179e410_0, C4<1>, C4<1>;
L_0x1742a90 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x1742e70 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17430f0 .functor AND 1, L_0x1742a90, L_0x1742e70, C4<1>, C4<1>;
L_0x175b500 .functor AND 1, L_0x17430f0, v0x179e2d0_0, C4<1>, C4<1>;
L_0x1778940 .functor OR 1, L_0x17426b0, L_0x175b500, C4<0>, C4<0>;
L_0x17a41b0 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a4220 .functor OR 1, L_0x17a41b0, v0x179e410_0, C4<0>, C4<0>;
L_0x17a4330 .functor AND 1, v0x179e2d0_0, L_0x17a4220, C4<1>, C4<1>;
L_0x17a43f0 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a44c0 .functor OR 1, L_0x17a43f0, v0x179e230_0, C4<0>, C4<0>;
L_0x17a4530 .functor AND 1, L_0x17a4330, L_0x17a44c0, C4<1>, C4<1>;
L_0x17a46b0 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a4720 .functor OR 1, L_0x17a46b0, v0x179e410_0, C4<0>, C4<0>;
L_0x17a4640 .functor AND 1, v0x179e2d0_0, L_0x17a4720, C4<1>, C4<1>;
L_0x17a48b0 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a49b0 .functor OR 1, L_0x17a48b0, v0x179e410_0, C4<0>, C4<0>;
L_0x17a4a70 .functor AND 1, L_0x17a4640, L_0x17a49b0, C4<1>, C4<1>;
L_0x17a4c20 .functor XNOR 1, L_0x17a4530, L_0x17a4a70, C4<0>, C4<0>;
v0x1741c00_0 .net *"_ivl_0", 0 0, L_0x17426b0;  1 drivers
v0x1742000_0 .net *"_ivl_12", 0 0, L_0x17a41b0;  1 drivers
v0x17423e0_0 .net *"_ivl_14", 0 0, L_0x17a4220;  1 drivers
v0x17427c0_0 .net *"_ivl_16", 0 0, L_0x17a4330;  1 drivers
v0x1742ba0_0 .net *"_ivl_18", 0 0, L_0x17a43f0;  1 drivers
v0x1742f80_0 .net *"_ivl_2", 0 0, L_0x1742a90;  1 drivers
v0x1743200_0 .net *"_ivl_20", 0 0, L_0x17a44c0;  1 drivers
v0x179c700_0 .net *"_ivl_24", 0 0, L_0x17a46b0;  1 drivers
v0x179c7e0_0 .net *"_ivl_26", 0 0, L_0x17a4720;  1 drivers
v0x179c8c0_0 .net *"_ivl_28", 0 0, L_0x17a4640;  1 drivers
v0x179c9a0_0 .net *"_ivl_30", 0 0, L_0x17a48b0;  1 drivers
v0x179ca80_0 .net *"_ivl_32", 0 0, L_0x17a49b0;  1 drivers
v0x179cb60_0 .net *"_ivl_36", 0 0, L_0x17a4c20;  1 drivers
L_0x7f8d7cb5e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x179cc20_0 .net *"_ivl_38", 0 0, L_0x7f8d7cb5e018;  1 drivers
v0x179cd00_0 .net *"_ivl_4", 0 0, L_0x1742e70;  1 drivers
v0x179cde0_0 .net *"_ivl_6", 0 0, L_0x17430f0;  1 drivers
v0x179cec0_0 .net *"_ivl_8", 0 0, L_0x175b500;  1 drivers
v0x179cfa0_0 .net "a", 0 0, v0x179e190_0;  alias, 1 drivers
v0x179d060_0 .net "b", 0 0, v0x179e230_0;  alias, 1 drivers
v0x179d120_0 .net "c", 0 0, v0x179e2d0_0;  alias, 1 drivers
v0x179d1e0_0 .net "d", 0 0, v0x179e410_0;  alias, 1 drivers
v0x179d2a0_0 .net "out_pos", 0 0, L_0x17a4d30;  alias, 1 drivers
v0x179d360_0 .net "out_sop", 0 0, L_0x1778940;  alias, 1 drivers
v0x179d420_0 .net "pos0", 0 0, L_0x17a4530;  1 drivers
v0x179d4e0_0 .net "pos1", 0 0, L_0x17a4a70;  1 drivers
L_0x17a4d30 .functor MUXZ 1, L_0x7f8d7cb5e018, L_0x17a4530, L_0x17a4c20, C4<>;
S_0x179d660 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1750b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x179e190_0 .var "a", 0 0;
v0x179e230_0 .var "b", 0 0;
v0x179e2d0_0 .var "c", 0 0;
v0x179e370_0 .net "clk", 0 0, v0x17a3620_0;  1 drivers
v0x179e410_0 .var "d", 0 0;
v0x179e500_0 .var/2u "fail", 0 0;
v0x179e5a0_0 .var/2u "fail1", 0 0;
v0x179e640_0 .net "tb_match", 0 0, L_0x17aa7d0;  alias, 1 drivers
v0x179e6e0_0 .var "wavedrom_enable", 0 0;
v0x179e780_0 .var "wavedrom_title", 511 0;
E_0x174f2e0/0 .event negedge, v0x179e370_0;
E_0x174f2e0/1 .event posedge, v0x179e370_0;
E_0x174f2e0 .event/or E_0x174f2e0/0, E_0x174f2e0/1;
S_0x179d990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x179d660;
 .timescale -12 -12;
v0x179dbd0_0 .var/2s "i", 31 0;
E_0x174f180 .event posedge, v0x179e370_0;
S_0x179dcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x179d660;
 .timescale -12 -12;
v0x179ded0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x179dfb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x179d660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x179e960 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1750b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17a4ee0 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a5080 .functor AND 1, v0x179e190_0, L_0x17a4ee0, C4<1>, C4<1>;
L_0x17a5160 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a52e0 .functor AND 1, L_0x17a5080, L_0x17a5160, C4<1>, C4<1>;
L_0x17a5420 .functor NOT 1, v0x179e410_0, C4<0>, C4<0>, C4<0>;
L_0x17a55a0 .functor AND 1, L_0x17a52e0, L_0x17a5420, C4<1>, C4<1>;
L_0x17a56f0 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a5870 .functor AND 1, L_0x17a56f0, v0x179e230_0, C4<1>, C4<1>;
L_0x17a5980 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a59f0 .functor AND 1, L_0x17a5870, L_0x17a5980, C4<1>, C4<1>;
L_0x17a5b60 .functor NOT 1, v0x179e410_0, C4<0>, C4<0>, C4<0>;
L_0x17a5bd0 .functor AND 1, L_0x17a59f0, L_0x17a5b60, C4<1>, C4<1>;
L_0x17a5d00 .functor OR 1, L_0x17a55a0, L_0x17a5bd0, C4<0>, C4<0>;
L_0x17a5e10 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a5c90 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a5f00 .functor AND 1, L_0x17a5e10, L_0x17a5c90, C4<1>, C4<1>;
L_0x17a60a0 .functor AND 1, L_0x17a5f00, v0x179e2d0_0, C4<1>, C4<1>;
L_0x17a6160 .functor NOT 1, v0x179e410_0, C4<0>, C4<0>, C4<0>;
L_0x17a6270 .functor AND 1, L_0x17a60a0, L_0x17a6160, C4<1>, C4<1>;
L_0x17a6380 .functor OR 1, L_0x17a5d00, L_0x17a6270, C4<0>, C4<0>;
L_0x17a6540 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a65b0 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a66e0 .functor AND 1, L_0x17a6540, L_0x17a65b0, C4<1>, C4<1>;
L_0x17a67f0 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a6930 .functor AND 1, L_0x17a66e0, L_0x17a67f0, C4<1>, C4<1>;
L_0x17a6a40 .functor AND 1, L_0x17a6930, v0x179e410_0, C4<1>, C4<1>;
L_0x17a6be0 .functor OR 1, L_0x17a6380, L_0x17a6a40, C4<0>, C4<0>;
L_0x17a6cf0 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a6e50 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a6ec0 .functor AND 1, L_0x17a6cf0, L_0x17a6e50, C4<1>, C4<1>;
L_0x17a70d0 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a7140 .functor AND 1, L_0x17a6ec0, L_0x17a70d0, C4<1>, C4<1>;
L_0x17a7360 .functor NOT 1, v0x179e410_0, C4<0>, C4<0>, C4<0>;
L_0x17a73d0 .functor AND 1, L_0x17a7140, L_0x17a7360, C4<1>, C4<1>;
L_0x17a7600 .functor OR 1, L_0x17a6be0, L_0x17a73d0, C4<0>, C4<0>;
L_0x17a7710 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a78b0 .functor AND 1, L_0x17a7710, v0x179e230_0, C4<1>, C4<1>;
L_0x17a7970 .functor AND 1, L_0x17a78b0, v0x179e2d0_0, C4<1>, C4<1>;
L_0x17a7780 .functor AND 1, L_0x17a7970, v0x179e410_0, C4<1>, C4<1>;
L_0x17a7840 .functor OR 1, L_0x17a7600, L_0x17a7780, C4<0>, C4<0>;
L_0x17a7d60 .functor AND 1, v0x179e190_0, v0x179e230_0, C4<1>, C4<1>;
L_0x17a7dd0 .functor AND 1, L_0x17a7d60, v0x179e2d0_0, C4<1>, C4<1>;
L_0x17a7ff0 .functor AND 1, L_0x17a7dd0, v0x179e410_0, C4<1>, C4<1>;
L_0x17a80b0 .functor OR 1, L_0x17a7840, L_0x17a7ff0, C4<0>, C4<0>;
L_0x17a8380 .functor NOT 1, v0x179e190_0, C4<0>, C4<0>, C4<0>;
L_0x17a83f0 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a85e0 .functor OR 1, L_0x17a8380, L_0x17a83f0, C4<0>, C4<0>;
L_0x17a86f0 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a88f0 .functor OR 1, L_0x17a85e0, L_0x17a86f0, C4<0>, C4<0>;
L_0x17a8a00 .functor NOT 1, v0x179e410_0, C4<0>, C4<0>, C4<0>;
L_0x17a8c10 .functor OR 1, L_0x17a88f0, L_0x17a8a00, C4<0>, C4<0>;
L_0x17a8d20 .functor NOT 1, v0x179e230_0, C4<0>, C4<0>, C4<0>;
L_0x17a8f40 .functor OR 1, v0x179e190_0, L_0x17a8d20, C4<0>, C4<0>;
L_0x17a9000 .functor NOT 1, v0x179e2d0_0, C4<0>, C4<0>, C4<0>;
L_0x17a9440 .functor OR 1, L_0x17a8f40, L_0x17a9000, C4<0>, C4<0>;
L_0x17a9550 .functor OR 1, L_0x17a9440, v0x179e410_0, C4<0>, C4<0>;
L_0x17a99f0 .functor AND 1, L_0x17a8c10, L_0x17a9550, C4<1>, C4<1>;
L_0x17a9b00 .functor OR 1, v0x179e190_0, v0x179e230_0, C4<0>, C4<0>;
L_0x17a9f60 .functor OR 1, L_0x17a9b00, v0x179e2d0_0, C4<0>, C4<0>;
L_0x17aa020 .functor OR 1, L_0x17a9f60, v0x179e410_0, C4<0>, C4<0>;
L_0x17aa2d0 .functor AND 1, L_0x17a99f0, L_0x17aa020, C4<1>, C4<1>;
v0x179eb20_0 .net *"_ivl_0", 0 0, L_0x17a4ee0;  1 drivers
v0x179ec00_0 .net *"_ivl_10", 0 0, L_0x17a55a0;  1 drivers
v0x179ece0_0 .net *"_ivl_100", 0 0, L_0x17a8c10;  1 drivers
v0x179edd0_0 .net *"_ivl_102", 0 0, L_0x17a8d20;  1 drivers
v0x179eeb0_0 .net *"_ivl_104", 0 0, L_0x17a8f40;  1 drivers
v0x179efe0_0 .net *"_ivl_106", 0 0, L_0x17a9000;  1 drivers
v0x179f0c0_0 .net *"_ivl_108", 0 0, L_0x17a9440;  1 drivers
v0x179f1a0_0 .net *"_ivl_110", 0 0, L_0x17a9550;  1 drivers
v0x179f280_0 .net *"_ivl_112", 0 0, L_0x17a99f0;  1 drivers
v0x179f3f0_0 .net *"_ivl_114", 0 0, L_0x17a9b00;  1 drivers
v0x179f4d0_0 .net *"_ivl_116", 0 0, L_0x17a9f60;  1 drivers
v0x179f5b0_0 .net *"_ivl_118", 0 0, L_0x17aa020;  1 drivers
v0x179f690_0 .net *"_ivl_12", 0 0, L_0x17a56f0;  1 drivers
v0x179f770_0 .net *"_ivl_14", 0 0, L_0x17a5870;  1 drivers
v0x179f850_0 .net *"_ivl_16", 0 0, L_0x17a5980;  1 drivers
v0x179f930_0 .net *"_ivl_18", 0 0, L_0x17a59f0;  1 drivers
v0x179fa10_0 .net *"_ivl_2", 0 0, L_0x17a5080;  1 drivers
v0x179fc00_0 .net *"_ivl_20", 0 0, L_0x17a5b60;  1 drivers
v0x179fce0_0 .net *"_ivl_22", 0 0, L_0x17a5bd0;  1 drivers
v0x179fdc0_0 .net *"_ivl_24", 0 0, L_0x17a5d00;  1 drivers
v0x179fea0_0 .net *"_ivl_26", 0 0, L_0x17a5e10;  1 drivers
v0x179ff80_0 .net *"_ivl_28", 0 0, L_0x17a5c90;  1 drivers
v0x17a0060_0 .net *"_ivl_30", 0 0, L_0x17a5f00;  1 drivers
v0x17a0140_0 .net *"_ivl_32", 0 0, L_0x17a60a0;  1 drivers
v0x17a0220_0 .net *"_ivl_34", 0 0, L_0x17a6160;  1 drivers
v0x17a0300_0 .net *"_ivl_36", 0 0, L_0x17a6270;  1 drivers
v0x17a03e0_0 .net *"_ivl_38", 0 0, L_0x17a6380;  1 drivers
v0x17a04c0_0 .net *"_ivl_4", 0 0, L_0x17a5160;  1 drivers
v0x17a05a0_0 .net *"_ivl_40", 0 0, L_0x17a6540;  1 drivers
v0x17a0680_0 .net *"_ivl_42", 0 0, L_0x17a65b0;  1 drivers
v0x17a0760_0 .net *"_ivl_44", 0 0, L_0x17a66e0;  1 drivers
v0x17a0840_0 .net *"_ivl_46", 0 0, L_0x17a67f0;  1 drivers
v0x17a0920_0 .net *"_ivl_48", 0 0, L_0x17a6930;  1 drivers
v0x17a0c10_0 .net *"_ivl_50", 0 0, L_0x17a6a40;  1 drivers
v0x17a0cf0_0 .net *"_ivl_52", 0 0, L_0x17a6be0;  1 drivers
v0x17a0dd0_0 .net *"_ivl_54", 0 0, L_0x17a6cf0;  1 drivers
v0x17a0eb0_0 .net *"_ivl_56", 0 0, L_0x17a6e50;  1 drivers
v0x17a0f90_0 .net *"_ivl_58", 0 0, L_0x17a6ec0;  1 drivers
v0x17a1070_0 .net *"_ivl_6", 0 0, L_0x17a52e0;  1 drivers
v0x17a1150_0 .net *"_ivl_60", 0 0, L_0x17a70d0;  1 drivers
v0x17a1230_0 .net *"_ivl_62", 0 0, L_0x17a7140;  1 drivers
v0x17a1310_0 .net *"_ivl_64", 0 0, L_0x17a7360;  1 drivers
v0x17a13f0_0 .net *"_ivl_66", 0 0, L_0x17a73d0;  1 drivers
v0x17a14d0_0 .net *"_ivl_68", 0 0, L_0x17a7600;  1 drivers
v0x17a15b0_0 .net *"_ivl_70", 0 0, L_0x17a7710;  1 drivers
v0x17a1690_0 .net *"_ivl_72", 0 0, L_0x17a78b0;  1 drivers
v0x17a1770_0 .net *"_ivl_74", 0 0, L_0x17a7970;  1 drivers
v0x17a1850_0 .net *"_ivl_76", 0 0, L_0x17a7780;  1 drivers
v0x17a1930_0 .net *"_ivl_78", 0 0, L_0x17a7840;  1 drivers
v0x17a1a10_0 .net *"_ivl_8", 0 0, L_0x17a5420;  1 drivers
v0x17a1af0_0 .net *"_ivl_80", 0 0, L_0x17a7d60;  1 drivers
v0x17a1bd0_0 .net *"_ivl_82", 0 0, L_0x17a7dd0;  1 drivers
v0x17a1cb0_0 .net *"_ivl_84", 0 0, L_0x17a7ff0;  1 drivers
v0x17a1d90_0 .net *"_ivl_88", 0 0, L_0x17a8380;  1 drivers
v0x17a1e70_0 .net *"_ivl_90", 0 0, L_0x17a83f0;  1 drivers
v0x17a1f50_0 .net *"_ivl_92", 0 0, L_0x17a85e0;  1 drivers
v0x17a2030_0 .net *"_ivl_94", 0 0, L_0x17a86f0;  1 drivers
v0x17a2110_0 .net *"_ivl_96", 0 0, L_0x17a88f0;  1 drivers
v0x17a21f0_0 .net *"_ivl_98", 0 0, L_0x17a8a00;  1 drivers
v0x17a22d0_0 .net "a", 0 0, v0x179e190_0;  alias, 1 drivers
v0x17a2370_0 .net "b", 0 0, v0x179e230_0;  alias, 1 drivers
v0x17a2460_0 .net "c", 0 0, v0x179e2d0_0;  alias, 1 drivers
v0x17a2550_0 .net "d", 0 0, v0x179e410_0;  alias, 1 drivers
v0x17a2640_0 .net "out_pos", 0 0, L_0x17aa2d0;  alias, 1 drivers
v0x17a2700_0 .net "out_sop", 0 0, L_0x17a80b0;  alias, 1 drivers
S_0x17a2c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1750b00;
 .timescale -12 -12;
E_0x17379f0 .event anyedge, v0x17a3a80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a3a80_0;
    %nor/r;
    %assign/vec4 v0x17a3a80_0, 0;
    %wait E_0x17379f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x179d660;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179e500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179e5a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x179d660;
T_4 ;
    %wait E_0x174f2e0;
    %load/vec4 v0x179e640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x179e500_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x179d660;
T_5 ;
    %wait E_0x174f180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %wait E_0x174f180;
    %load/vec4 v0x179e500_0;
    %store/vec4 v0x179e5a0_0, 0, 1;
    %fork t_1, S_0x179d990;
    %jmp t_0;
    .scope S_0x179d990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x179dbd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x179dbd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x174f180;
    %load/vec4 v0x179dbd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179dbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x179dbd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x179d660;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174f2e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x179e410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e230_0, 0;
    %assign/vec4 v0x179e190_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x179e500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x179e5a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1750b00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a3620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a3a80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1750b00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17a3620_0;
    %inv;
    %store/vec4 v0x17a3620_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1750b00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x179e370_0, v0x17a3bf0_0, v0x17a3440_0, v0x17a34e0_0, v0x17a3580_0, v0x17a36c0_0, v0x17a3940_0, v0x17a38a0_0, v0x17a3800_0, v0x17a3760_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1750b00;
T_9 ;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1750b00;
T_10 ;
    %wait E_0x174f2e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a39e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
    %load/vec4 v0x17a3b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a39e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x17a3940_0;
    %load/vec4 v0x17a3940_0;
    %load/vec4 v0x17a38a0_0;
    %xor;
    %load/vec4 v0x17a3940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17a3800_0;
    %load/vec4 v0x17a3800_0;
    %load/vec4 v0x17a3760_0;
    %xor;
    %load/vec4 v0x17a3800_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x17a39e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a39e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
