

================================================================
== Vivado HLS Report for 'resize_batch'
================================================================
* Date:           Mon Sep  6 00:44:07 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.109 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   463042|   463042| 2.315 ms | 2.315 ms |  463042|  463042|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
        |     Instance     | Module |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+
        |grp_resize_fu_65  |resize  |   463039|   463039| 2.315 ms | 2.315 ms |  233282|  233282| dataflow |
        +------------------+--------+---------+---------+----------+----------+--------+--------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   463041|   463041|    463041|          -|          -|     1|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       58|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       12|     38|     1500|     2655|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       84|    -|
|Register             |        -|      -|      104|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       12|     38|     1604|     2797|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+------+------+-----+
    |     Instance     | Module | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------+--------+---------+-------+------+------+-----+
    |grp_resize_fu_65  |resize  |       12|     38|  1500|  2655|    0|
    +------------------+--------+---------+-------+------+------+-----+
    |Total             |        |       12|     38|  1500|  2655|    0|
    +------------------+--------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |rep_fu_78_p2                       |     +    |      0|  0|  32|          32|           1|
    |icmp_ln77_fu_73_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_resize_fu_65_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_resize_fu_65_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  58|          67|          36|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |in_V_V_read     |   9|          2|    1|          2|
    |out_V_V_write   |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |rep_0_i_reg_54  |   9|          2|   32|         64|
    |reps_blk_n      |   9|          2|    1|          2|
    |reps_out_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  84|         18|   39|         80|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_sync_reg_grp_resize_fu_65_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_resize_fu_65_ap_ready  |   1|   0|    1|          0|
    |grp_resize_fu_65_ap_start_reg          |   1|   0|    1|          0|
    |rep_0_i_reg_54                         |  32|   0|   32|          0|
    |rep_reg_92                             |  32|   0|   32|          0|
    |reps_read_reg_84                       |  32|   0|   32|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 104|   0|  104|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_start         |  in |    1| ap_ctrl_hs | resize_batch | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_done          | out |    1| ap_ctrl_hs | resize_batch | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | resize_batch | return value |
|ap_idle          | out |    1| ap_ctrl_hs | resize_batch | return value |
|ap_ready         | out |    1| ap_ctrl_hs | resize_batch | return value |
|start_out        | out |    1| ap_ctrl_hs | resize_batch | return value |
|start_write      | out |    1| ap_ctrl_hs | resize_batch | return value |
|in_V_V_dout      |  in |   24|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din      | out |   24|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |     reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |   reps_out   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

