{"vcs1":{"timestamp_begin":1684266971.896168096, "rt":1.28, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684266973.271427174, "rt":1.19, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684266974.536712341, "rt":0.46, "ut":0.23, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266971.235418166}
{"VCS_COMP_START_TIME": 1684266971.235418166}
{"VCS_COMP_END_TIME": 1684266976.598809615}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330396}}
{"stitch_vcselab": {"peak_mem": 211948}}
