#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20868.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.779
li20868.in[1] (.names)                                                                                                                                                                                    0.910     5.690
li20868.out[0] (.names)                                                                                                                                                                                   0.235     5.925
lo20868.D[0] (.latch)                                                                                                                                                                                     0.000     5.925
data arrival time                                                                                                                                                                                                   5.925

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20868.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.925
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.948


#Path 2
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo03806.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.562
li03806.in[1] (.names)                                                                                                                                                                                   0.879     5.441
li03806.out[0] (.names)                                                                                                                                                                                  0.235     5.676
lo03806.D[0] (.latch)                                                                                                                                                                                    0.000     5.676
data arrival time                                                                                                                                                                                                  5.676

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo03806.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.676
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.700


#Path 3
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20866.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     4.779
li20866.in[1] (.names)                                                                                                                                                                                    0.616     5.395
li20866.out[0] (.names)                                                                                                                                                                                   0.235     5.630
lo20866.D[0] (.latch)                                                                                                                                                                                     0.000     5.630
data arrival time                                                                                                                                                                                                   5.630

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20866.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.630
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.654


#Path 4
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20858.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     4.779
li20858.in[1] (.names)                                                                                                                                                                                   0.603     5.382
li20858.out[0] (.names)                                                                                                                                                                                  0.235     5.617
lo20858.D[0] (.latch)                                                                                                                                                                                    0.000     5.617
data arrival time                                                                                                                                                                                                  5.617

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20858.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.617
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.641


#Path 5
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13918.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     4.348
li13918.in[1] (.names)                                                                                                                                                                                   1.030     5.379
li13918.out[0] (.names)                                                                                                                                                                                  0.235     5.614
lo13918.D[0] (.latch)                                                                                                                                                                                    0.000     5.614
data arrival time                                                                                                                                                                                                  5.614

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13918.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.614
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.637


#Path 6
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20861.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     4.779
li20861.in[1] (.names)                                                                                                                                                                                   0.598     5.378
li20861.out[0] (.names)                                                                                                                                                                                  0.235     5.613
lo20861.D[0] (.latch)                                                                                                                                                                                    0.000     5.613
data arrival time                                                                                                                                                                                                  5.613

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20861.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.613
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.636


#Path 7
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20877.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[24] (mac_block)                       1.523     4.779
li20877.in[1] (.names)                                                                                                                                                                                    0.598     5.378
li20877.out[0] (.names)                                                                                                                                                                                   0.235     5.613
lo20877.D[0] (.latch)                                                                                                                                                                                     0.000     5.613
data arrival time                                                                                                                                                                                                   5.613

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20877.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.613
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.636


#Path 8
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13914.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     4.348
li13914.in[1] (.names)                                                                                                                                                                                   1.028     5.376
li13914.out[0] (.names)                                                                                                                                                                                  0.235     5.611
lo13914.D[0] (.latch)                                                                                                                                                                                    0.000     5.611
data arrival time                                                                                                                                                                                                  5.611

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13914.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.611
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.635


#Path 9
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20879.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[26] (mac_block)                       1.523     4.779
li20879.in[1] (.names)                                                                                                                                                                                    0.594     5.373
li20879.out[0] (.names)                                                                                                                                                                                   0.235     5.608
lo20879.D[0] (.latch)                                                                                                                                                                                     0.000     5.608
data arrival time                                                                                                                                                                                                   5.608

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20879.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.608
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.632


#Path 10
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20871.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[18] (mac_block)                       1.523     4.779
li20871.in[1] (.names)                                                                                                                                                                                    0.593     5.372
li20871.out[0] (.names)                                                                                                                                                                                   0.235     5.607
lo20871.D[0] (.latch)                                                                                                                                                                                     0.000     5.607
data arrival time                                                                                                                                                                                                   5.607

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20871.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.607
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.631


#Path 11
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20853.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     4.779
li20853.in[1] (.names)                                                                                                                                                                                   0.591     5.370
li20853.out[0] (.names)                                                                                                                                                                                  0.235     5.605
lo20853.D[0] (.latch)                                                                                                                                                                                    0.000     5.605
data arrival time                                                                                                                                                                                                  5.605

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20853.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.605
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.628


#Path 12
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13915.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     4.348
li13915.in[1] (.names)                                                                                                                                                                                   1.015     5.363
li13915.out[0] (.names)                                                                                                                                                                                  0.235     5.598
lo13915.D[0] (.latch)                                                                                                                                                                                    0.000     5.598
data arrival time                                                                                                                                                                                                  5.598

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13915.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.598
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.622


#Path 13
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20862.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     4.779
li20862.in[1] (.names)                                                                                                                                                                                   0.576     5.355
li20862.out[0] (.names)                                                                                                                                                                                  0.235     5.590
lo20862.D[0] (.latch)                                                                                                                                                                                    0.000     5.590
data arrival time                                                                                                                                                                                                  5.590

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20862.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.590
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.614


#Path 14
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13919.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     4.348
li13919.in[1] (.names)                                                                                                                                                                                    1.005     5.353
li13919.out[0] (.names)                                                                                                                                                                                   0.235     5.588
lo13919.D[0] (.latch)                                                                                                                                                                                     0.000     5.588
data arrival time                                                                                                                                                                                                   5.588

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13919.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.588
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.612


#Path 15
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04078.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     4.562
li04078.in[1] (.names)                                                                                                                                                                                   0.704     5.266
li04078.out[0] (.names)                                                                                                                                                                                  0.235     5.501
lo04078.D[0] (.latch)                                                                                                                                                                                    0.000     5.501
data arrival time                                                                                                                                                                                                  5.501

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo04078.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.501
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.524


#Path 16
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20878.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[25] (mac_block)                       1.523     4.779
li20878.in[1] (.names)                                                                                                                                                                                    0.467     5.247
li20878.out[0] (.names)                                                                                                                                                                                   0.235     5.482
lo20878.D[0] (.latch)                                                                                                                                                                                     0.000     5.482
data arrival time                                                                                                                                                                                                   5.482

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20878.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.482
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.505


#Path 17
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20870.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     4.779
li20870.in[1] (.names)                                                                                                                                                                                    0.465     5.244
li20870.out[0] (.names)                                                                                                                                                                                   0.235     5.479
lo20870.D[0] (.latch)                                                                                                                                                                                     0.000     5.479
data arrival time                                                                                                                                                                                                   5.479

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20870.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.479
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.503


#Path 18
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo02678.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.681     2.847
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.370
li02678.in[1] (.names)                                                                                                                                                                                   0.874     5.244
li02678.out[0] (.names)                                                                                                                                                                                  0.235     5.479
lo02678.D[0] (.latch)                                                                                                                                                                                    0.000     5.479
data arrival time                                                                                                                                                                                                  5.479

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo02678.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.479
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.503


#Path 19
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20854.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.779
li20854.in[1] (.names)                                                                                                                                                                                   0.464     5.243
li20854.out[0] (.names)                                                                                                                                                                                  0.235     5.478
lo20854.D[0] (.latch)                                                                                                                                                                                    0.000     5.478
data arrival time                                                                                                                                                                                                  5.478

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20854.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.478
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.502


#Path 20
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13916.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     4.348
li13916.in[1] (.names)                                                                                                                                                                                   0.894     5.242
li13916.out[0] (.names)                                                                                                                                                                                  0.235     5.477
lo13916.D[0] (.latch)                                                                                                                                                                                    0.000     5.477
data arrival time                                                                                                                                                                                                  5.477

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13916.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.477
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.501


#Path 21
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20876.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[23] (mac_block)                       1.523     4.779
li20876.in[1] (.names)                                                                                                                                                                                    0.460     5.239
li20876.out[0] (.names)                                                                                                                                                                                   0.235     5.474
lo20876.D[0] (.latch)                                                                                                                                                                                     0.000     5.474
data arrival time                                                                                                                                                                                                   5.474

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20876.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.474
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.497


#Path 22
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20880.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[27] (mac_block)                       1.523     4.779
li20880.in[1] (.names)                                                                                                                                                                                    0.458     5.238
li20880.out[0] (.names)                                                                                                                                                                                   0.235     5.473
lo20880.D[0] (.latch)                                                                                                                                                                                     0.000     5.473
data arrival time                                                                                                                                                                                                   5.473

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20880.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.473
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.496


#Path 23
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20860.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     4.779
li20860.in[1] (.names)                                                                                                                                                                                   0.457     5.237
li20860.out[0] (.names)                                                                                                                                                                                  0.235     5.472
lo20860.D[0] (.latch)                                                                                                                                                                                    0.000     5.472
data arrival time                                                                                                                                                                                                  5.472

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20860.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.472
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.495


#Path 24
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13922.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     4.348
li13922.in[1] (.names)                                                                                                                                                                                    0.885     5.233
li13922.out[0] (.names)                                                                                                                                                                                   0.235     5.468
lo13922.D[0] (.latch)                                                                                                                                                                                     0.000     5.468
data arrival time                                                                                                                                                                                                   5.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13922.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.468
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.492


#Path 25
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo12532.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     4.348
li12532.in[1] (.names)                                                                                                                                                                                   0.885     5.233
li12532.out[0] (.names)                                                                                                                                                                                  0.235     5.468
lo12532.D[0] (.latch)                                                                                                                                                                                    0.000     5.468
data arrival time                                                                                                                                                                                                  5.468

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo12532.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.468
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.492


#Path 26
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20865.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     4.779
li20865.in[1] (.names)                                                                                                                                                                                    0.453     5.232
li20865.out[0] (.names)                                                                                                                                                                                   0.235     5.467
lo20865.D[0] (.latch)                                                                                                                                                                                     0.000     5.467
data arrival time                                                                                                                                                                                                   5.467

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20865.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.467
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.491


#Path 27
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20863.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     4.779
li20863.in[1] (.names)                                                                                                                                                                                    0.452     5.231
li20863.out[0] (.names)                                                                                                                                                                                   0.235     5.466
lo20863.D[0] (.latch)                                                                                                                                                                                     0.000     5.466
data arrival time                                                                                                                                                                                                   5.466

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20863.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.466
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.490


#Path 28
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20867.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     4.779
li20867.in[1] (.names)                                                                                                                                                                                    0.452     5.231
li20867.out[0] (.names)                                                                                                                                                                                   0.235     5.466
lo20867.D[0] (.latch)                                                                                                                                                                                     0.000     5.466
data arrival time                                                                                                                                                                                                   5.466

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20867.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.466
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.490


#Path 29
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20884.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     4.779
li20884.in[1] (.names)                                                                                                                                                                                    0.452     5.231
li20884.out[0] (.names)                                                                                                                                                                                   0.235     5.466
lo20884.D[0] (.latch)                                                                                                                                                                                     0.000     5.466
data arrival time                                                                                                                                                                                                   5.466

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20884.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.466
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.490


#Path 30
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20872.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     4.779
li20872.in[1] (.names)                                                                                                                                                                                    0.451     5.230
li20872.out[0] (.names)                                                                                                                                                                                   0.235     5.465
lo20872.D[0] (.latch)                                                                                                                                                                                     0.000     5.465
data arrival time                                                                                                                                                                                                   5.465

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20872.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.465
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.488


#Path 31
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13920.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.348
li13920.in[1] (.names)                                                                                                                                                                                    0.879     5.228
li13920.out[0] (.names)                                                                                                                                                                                   0.235     5.463
lo13920.D[0] (.latch)                                                                                                                                                                                     0.000     5.463
data arrival time                                                                                                                                                                                                   5.463

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13920.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.463
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.486


#Path 32
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20856.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     4.779
li20856.in[1] (.names)                                                                                                                                                                                   0.446     5.225
li20856.out[0] (.names)                                                                                                                                                                                  0.235     5.460
lo20856.D[0] (.latch)                                                                                                                                                                                    0.000     5.460
data arrival time                                                                                                                                                                                                  5.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20856.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.460
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.484


#Path 33
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20864.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.779
li20864.in[1] (.names)                                                                                                                                                                                    0.446     5.225
li20864.out[0] (.names)                                                                                                                                                                                   0.235     5.460
lo20864.D[0] (.latch)                                                                                                                                                                                     0.000     5.460
data arrival time                                                                                                                                                                                                   5.460

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20864.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.460
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.484


#Path 34
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13913.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     4.348
li13913.in[1] (.names)                                                                                                                                                                                   0.876     5.224
li13913.out[0] (.names)                                                                                                                                                                                  0.235     5.459
lo13913.D[0] (.latch)                                                                                                                                                                                    0.000     5.459
data arrival time                                                                                                                                                                                                  5.459

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13913.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.459
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.483


#Path 35
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13921.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     4.348
li13921.in[1] (.names)                                                                                                                                                                                    0.875     5.223
li13921.out[0] (.names)                                                                                                                                                                                   0.235     5.458
lo13921.D[0] (.latch)                                                                                                                                                                                     0.000     5.458
data arrival time                                                                                                                                                                                                   5.458

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13921.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.458
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.482


#Path 36
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo07360.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.b[14] (mac_block)                        2.510     2.676
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.199
li07360.in[1] (.names)                                                                                                                                                                                   1.018     5.217
li07360.out[0] (.names)                                                                                                                                                                                  0.235     5.452
lo07360.D[0] (.latch)                                                                                                                                                                                    0.000     5.452
data arrival time                                                                                                                                                                                                  5.452

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo07360.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.452
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.476


#Path 37
Startpoint: lo02273.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo01333.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo02273.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
lo02273.Q[0] (.latch) [clock-to-output]                                                                                                                                                                   0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.a[4] (mac_block)                          2.609     2.775
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.298
li01333.in[1] (.names)                                                                                                                                                                                    0.883     5.181
li01333.out[0] (.names)                                                                                                                                                                                   0.235     5.416
lo01333.D[0] (.latch)                                                                                                                                                                                     0.000     5.416
data arrival time                                                                                                                                                                                                   5.416

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo01333.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.416
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.440


#Path 38
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04214.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     4.562
li04214.in[1] (.names)                                                                                                                                                                                    0.605     5.167
li04214.out[0] (.names)                                                                                                                                                                                   0.235     5.402
lo04214.D[0] (.latch)                                                                                                                                                                                     0.000     5.402
data arrival time                                                                                                                                                                                                   5.402

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04214.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.402
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.425


#Path 39
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0^done_mat_mul_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^done_mat_mul.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0^done_mat_mul_FF_NODE.clk[0] (.latch)                       0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0^done_mat_mul_FF_NODE.Q[0] (.latch) [clock-to-output]       0.124     0.166
n131016.in[0] (.names)                                                                                                                                                       2.063     2.229
n131016.out[0] (.names)                                                                                                                                                      0.235     2.464
matrix_multiplication^done_mat_mul.in[1] (.names)                                                                                                                            0.763     3.228
matrix_multiplication^done_mat_mul.out[0] (.names)                                                                                                                           0.261     3.489
out:matrix_multiplication^done_mat_mul.outpad[0] (.output)                                                                                                                   1.928     5.416
data arrival time                                                                                                                                                                      5.416

clock matrix_multiplication^clk (rise edge)                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                            0.000     0.000
output external delay                                                                                                                                                        0.000     0.000
data required time                                                                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                     0.000
data arrival time                                                                                                                                                                     -5.416
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                      -5.416


#Path 40
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13244.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.b[15] (mac_block)                        2.573     2.740
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     4.263
li13244.in[1] (.names)                                                                                                                                                                                   0.895     5.157
li13244.out[0] (.names)                                                                                                                                                                                  0.235     5.392
lo13244.D[0] (.latch)                                                                                                                                                                                    0.000     5.392
data arrival time                                                                                                                                                                                                  5.392

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13244.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.392
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.416


#Path 41
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo03908.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     4.562
li03908.in[1] (.names)                                                                                                                                                                                   0.594     5.156
li03908.out[0] (.names)                                                                                                                                                                                  0.235     5.391
lo03908.D[0] (.latch)                                                                                                                                                                                    0.000     5.391
data arrival time                                                                                                                                                                                                  5.391

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo03908.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.391
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.414


#Path 42
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04282.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.562
li04282.in[1] (.names)                                                                                                                                                                                    0.592     5.154
li04282.out[0] (.names)                                                                                                                                                                                   0.235     5.389
lo04282.D[0] (.latch)                                                                                                                                                                                     0.000     5.389
data arrival time                                                                                                                                                                                                   5.389

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04282.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.389
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.412


#Path 43
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo03942.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     4.562
li03942.in[1] (.names)                                                                                                                                                                                   0.592     5.154
li03942.out[0] (.names)                                                                                                                                                                                  0.235     5.389
lo03942.D[0] (.latch)                                                                                                                                                                                    0.000     5.389
data arrival time                                                                                                                                                                                                  5.389

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo03942.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.389
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.412


#Path 44
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04248.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     4.562
li04248.in[1] (.names)                                                                                                                                                                                    0.591     5.152
li04248.out[0] (.names)                                                                                                                                                                                   0.235     5.387
lo04248.D[0] (.latch)                                                                                                                                                                                     0.000     5.387
data arrival time                                                                                                                                                                                                   5.387

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04248.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.387
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.411


#Path 45
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo03840.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.562
li03840.in[1] (.names)                                                                                                                                                                                   0.591     5.152
li03840.out[0] (.names)                                                                                                                                                                                  0.235     5.387
lo03840.D[0] (.latch)                                                                                                                                                                                    0.000     5.387
data arrival time                                                                                                                                                                                                  5.387

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo03840.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.387
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.411


#Path 46
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04146.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.562
li04146.in[1] (.names)                                                                                                                                                                                    0.573     5.135
li04146.out[0] (.names)                                                                                                                                                                                   0.235     5.370
lo04146.D[0] (.latch)                                                                                                                                                                                     0.000     5.370
data arrival time                                                                                                                                                                                                   5.370

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04146.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.370
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.393


#Path 47
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13250.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.b[15] (mac_block)                         2.573     2.740
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.out[13] (mac_block)                       1.523     4.263
li13250.in[1] (.names)                                                                                                                                                                                    0.864     5.126
li13250.out[0] (.names)                                                                                                                                                                                   0.235     5.361
lo13250.D[0] (.latch)                                                                                                                                                                                     0.000     5.361
data arrival time                                                                                                                                                                                                   5.361

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13250.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.361
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.385


#Path 48
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo17352.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3.processing_element+pe33^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_3.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe03.mac_block+u_mac^out~0.b[13] (mac_block)                        2.549     2.715
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe03.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.238
li17352.in[1] (.names)                                                                                                                                                                                   0.874     5.112
li17352.out[0] (.names)                                                                                                                                                                                  0.235     5.347
lo17352.D[0] (.latch)                                                                                                                                                                                    0.000     5.347
data arrival time                                                                                                                                                                                                  5.347

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo17352.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.347
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.371


#Path 49
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16731.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     4.487
li16731.in[1] (.names)                                                                                                                                                                                    0.616     5.103
li16731.out[0] (.names)                                                                                                                                                                                   0.235     5.338
lo16731.D[0] (.latch)                                                                                                                                                                                     0.000     5.338
data arrival time                                                                                                                                                                                                   5.338

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo16731.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.338
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.362


#Path 50
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20882.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     4.779
li20882.in[1] (.names)                                                                                                                                                                                    0.318     5.098
li20882.out[0] (.names)                                                                                                                                                                                   0.235     5.333
lo20882.D[0] (.latch)                                                                                                                                                                                     0.000     5.333
data arrival time                                                                                                                                                                                                   5.333

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20882.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.333
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.356


#Path 51
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16735.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     4.487
li16735.in[1] (.names)                                                                                                                                                                                    0.609     5.097
li16735.out[0] (.names)                                                                                                                                                                                   0.235     5.332
lo16735.D[0] (.latch)                                                                                                                                                                                     0.000     5.332
data arrival time                                                                                                                                                                                                   5.332

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo16735.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.332
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.355


#Path 52
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20873.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     4.779
li20873.in[1] (.names)                                                                                                                                                                                    0.316     5.095
li20873.out[0] (.names)                                                                                                                                                                                   0.235     5.330
lo20873.D[0] (.latch)                                                                                                                                                                                     0.000     5.330
data arrival time                                                                                                                                                                                                   5.330

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20873.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.330
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.354


#Path 53
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo12531.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.348
li12531.in[1] (.names)                                                                                                                                                                                   0.746     5.094
li12531.out[0] (.names)                                                                                                                                                                                  0.235     5.329
lo12531.D[0] (.latch)                                                                                                                                                                                    0.000     5.329
data arrival time                                                                                                                                                                                                  5.329

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo12531.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.329
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.353


#Path 54
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20874.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     4.779
li20874.in[1] (.names)                                                                                                                                                                                    0.314     5.093
li20874.out[0] (.names)                                                                                                                                                                                   0.235     5.328
lo20874.D[0] (.latch)                                                                                                                                                                                     0.000     5.328
data arrival time                                                                                                                                                                                                   5.328

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20874.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.328
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.352


#Path 55
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo18034.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.652     2.819
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     4.342
li18034.in[1] (.names)                                                                                                                                                                                   0.752     5.093
li18034.out[0] (.names)                                                                                                                                                                                  0.235     5.328
lo18034.D[0] (.latch)                                                                                                                                                                                    0.000     5.328
data arrival time                                                                                                                                                                                                  5.328

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo18034.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.328
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.352


#Path 56
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20857.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[4] (mac_block)                       1.523     4.779
li20857.in[1] (.names)                                                                                                                                                                                   0.314     5.093
li20857.out[0] (.names)                                                                                                                                                                                  0.235     5.328
lo20857.D[0] (.latch)                                                                                                                                                                                    0.000     5.328
data arrival time                                                                                                                                                                                                  5.328

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20857.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.328
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.352


#Path 57
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20875.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[22] (mac_block)                       1.523     4.779
li20875.in[1] (.names)                                                                                                                                                                                    0.313     5.092
li20875.out[0] (.names)                                                                                                                                                                                   0.235     5.327
lo20875.D[0] (.latch)                                                                                                                                                                                     0.000     5.327
data arrival time                                                                                                                                                                                                   5.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20875.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.327
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.351


#Path 58
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20855.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.779
li20855.in[1] (.names)                                                                                                                                                                                   0.313     5.092
li20855.out[0] (.names)                                                                                                                                                                                  0.235     5.327
lo20855.D[0] (.latch)                                                                                                                                                                                    0.000     5.327
data arrival time                                                                                                                                                                                                  5.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20855.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.327
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.351


#Path 59
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20881.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[28] (mac_block)                       1.523     4.779
li20881.in[1] (.names)                                                                                                                                                                                    0.313     5.092
li20881.out[0] (.names)                                                                                                                                                                                   0.235     5.327
lo20881.D[0] (.latch)                                                                                                                                                                                     0.000     5.327
data arrival time                                                                                                                                                                                                   5.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20881.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.327
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.351


#Path 60
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo12530.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.348
li12530.in[1] (.names)                                                                                                                                                                                   0.744     5.092
li12530.out[0] (.names)                                                                                                                                                                                  0.235     5.327
lo12530.D[0] (.latch)                                                                                                                                                                                    0.000     5.327
data arrival time                                                                                                                                                                                                  5.327

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo12530.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.327
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.351


#Path 61
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20859.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                         3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     4.779
li20859.in[1] (.names)                                                                                                                                                                                   0.312     5.091
li20859.out[0] (.names)                                                                                                                                                                                  0.235     5.326
lo20859.D[0] (.latch)                                                                                                                                                                                    0.000     5.326
data arrival time                                                                                                                                                                                                  5.326

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20859.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.326
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.350


#Path 62
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16745.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[31] (mac_block)                       1.523     4.487
li16745.in[1] (.names)                                                                                                                                                                                    0.604     5.091
li16745.out[0] (.names)                                                                                                                                                                                   0.235     5.326
lo16745.D[0] (.latch)                                                                                                                                                                                     0.000     5.326
data arrival time                                                                                                                                                                                                   5.326

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo16745.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.326
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.350


#Path 63
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20883.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     4.779
li20883.in[1] (.names)                                                                                                                                                                                    0.311     5.090
li20883.out[0] (.names)                                                                                                                                                                                   0.235     5.325
lo20883.D[0] (.latch)                                                                                                                                                                                     0.000     5.325
data arrival time                                                                                                                                                                                                   5.325

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20883.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.325
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.349


#Path 64
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo18032.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.652     2.819
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.342
li18032.in[1] (.names)                                                                                                                                                                                   0.745     5.087
li18032.out[0] (.names)                                                                                                                                                                                  0.235     5.322
lo18032.D[0] (.latch)                                                                                                                                                                                    0.000     5.322
data arrival time                                                                                                                                                                                                  5.322

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo18032.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.322
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.345


#Path 65
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20869.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.clk[0] (.latch)                                 0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_5.processing_element+pe30^out_b~0_FF_NODE.Q[0] (.latch) [clock-to-output]                 0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.b[0] (mac_block)                          3.090     3.256
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_5.processing_element+pe00.mac_block+u_mac^out~0.out[16] (mac_block)                       1.523     4.779
li20869.in[1] (.names)                                                                                                                                                                                    0.305     5.084
li20869.out[0] (.names)                                                                                                                                                                                   0.235     5.319
lo20869.D[0] (.latch)                                                                                                                                                                                     0.000     5.319
data arrival time                                                                                                                                                                                                   5.319

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20869.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.319
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.343


#Path 66
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo12540.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe00.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.348
li12540.in[1] (.names)                                                                                                                                                                                    0.733     5.081
li12540.out[0] (.names)                                                                                                                                                                                   0.235     5.316
lo12540.D[0] (.latch)                                                                                                                                                                                     0.000     5.316
data arrival time                                                                                                                                                                                                   5.316

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo12540.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.316
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.340


#Path 67
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo07366.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.b[14] (mac_block)                        2.510     2.676
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.out[5] (mac_block)                       1.523     4.199
li07366.in[1] (.names)                                                                                                                                                                                   0.882     5.081
li07366.out[0] (.names)                                                                                                                                                                                  0.235     5.316
lo07366.D[0] (.latch)                                                                                                                                                                                    0.000     5.316
data arrival time                                                                                                                                                                                                  5.316

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo07366.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.316
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.339


#Path 68
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16734.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[20] (mac_block)                       1.523     4.487
li16734.in[1] (.names)                                                                                                                                                                                    0.593     5.080
li16734.out[0] (.names)                                                                                                                                                                                   0.235     5.315
lo16734.D[0] (.latch)                                                                                                                                                                                     0.000     5.315
data arrival time                                                                                                                                                                                                   5.315

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo16734.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.315
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.339


#Path 69
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13923.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[14] (mac_block)                       1.523     4.348
li13923.in[1] (.names)                                                                                                                                                                                    0.731     5.079
li13923.out[0] (.names)                                                                                                                                                                                   0.235     5.314
lo13923.D[0] (.latch)                                                                                                                                                                                     0.000     5.314
data arrival time                                                                                                                                                                                                   5.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13923.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.314
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.337


#Path 70
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16714.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     4.487
li16714.in[1] (.names)                                                                                                                                                                                   0.592     5.079
li16714.out[0] (.names)                                                                                                                                                                                  0.235     5.314
lo16714.D[0] (.latch)                                                                                                                                                                                    0.000     5.314
data arrival time                                                                                                                                                                                                  5.314

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo16714.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.314
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.337


#Path 71
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo07378.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.b[14] (mac_block)                         2.510     2.676
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.out[11] (mac_block)                       1.523     4.199
li07378.in[1] (.names)                                                                                                                                                                                    0.877     5.076
li07378.out[0] (.names)                                                                                                                                                                                   0.235     5.311
lo07378.D[0] (.latch)                                                                                                                                                                                     0.000     5.311
data arrival time                                                                                                                                                                                                   5.311

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo07378.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.311
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.335


#Path 72
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo18033.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe30^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.b[14] (mac_block)                        2.652     2.819
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe00.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.342
li18033.in[1] (.names)                                                                                                                                                                                   0.733     5.074
li18033.out[0] (.names)                                                                                                                                                                                  0.235     5.309
lo18033.D[0] (.latch)                                                                                                                                                                                    0.000     5.309
data arrival time                                                                                                                                                                                                  5.309

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo18033.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.309
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.333


#Path 73
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo16744.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_3.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.798     2.964
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_3.processing_element+pe02.mac_block+u_mac^out~0.out[30] (mac_block)                       1.523     4.487
li16744.in[1] (.names)                                                                                                                                                                                    0.583     5.070
li16744.out[0] (.names)                                                                                                                                                                                   0.235     5.305
lo16744.D[0] (.latch)                                                                                                                                                                                     0.000     5.305
data arrival time                                                                                                                                                                                                   5.305

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo16744.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.305
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.329


#Path 74
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13924.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                         2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.348
li13924.in[1] (.names)                                                                                                                                                                                    0.721     5.069
li13924.out[0] (.names)                                                                                                                                                                                   0.235     5.304
lo13924.D[0] (.latch)                                                                                                                                                                                     0.000     5.304
data arrival time                                                                                                                                                                                                   5.304

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13924.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.304
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.327


#Path 75
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13917.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe32^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.b[14] (mac_block)                        2.659     2.825
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe02.mac_block+u_mac^out~0.out[8] (mac_block)                       1.523     4.348
li13917.in[1] (.names)                                                                                                                                                                                   0.720     5.068
li13917.out[0] (.names)                                                                                                                                                                                  0.235     5.303
lo13917.D[0] (.latch)                                                                                                                                                                                    0.000     5.303
data arrival time                                                                                                                                                                                                  5.303

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13917.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.303
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.326


#Path 76
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo07376.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_0.processing_element+pe31^out_b~14_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.b[14] (mac_block)                         2.510     2.676
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_0.processing_element+pe01.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     4.199
li07376.in[1] (.names)                                                                                                                                                                                    0.866     5.065
li07376.out[0] (.names)                                                                                                                                                                                   0.235     5.300
lo07376.D[0] (.latch)                                                                                                                                                                                     0.000     5.300
data arrival time                                                                                                                                                                                                   5.300

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo07376.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.300
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.324


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : lo01781.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                                                                                                 0.042     0.042
matrix_multiplication.ram+matrix_B_0_5.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]                                                                               1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5.processing_element+pe00.mac_block+u_mac^out~0.b[11] (mac_block)                        1.232     2.509
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_5.processing_element+pe00.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.032
li01781.in[1] (.names)                                                                                                                                                                                   1.026     5.058
li01781.out[0] (.names)                                                                                                                                                                                  0.235     5.293
lo01781.D[0] (.latch)                                                                                                                                                                                    0.000     5.293
data arrival time                                                                                                                                                                                                  5.293

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo01781.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.293
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.316


#Path 78
Startpoint: lo02273.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo01319.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo02273.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
lo02273.Q[0] (.latch) [clock-to-output]                                                                                                                                                                  0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.a[4] (mac_block)                         2.609     2.775
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.out[1] (mac_block)                       1.523     4.298
li01319.in[1] (.names)                                                                                                                                                                                   0.749     5.048
li01319.out[0] (.names)                                                                                                                                                                                  0.235     5.283
lo01319.D[0] (.latch)                                                                                                                                                                                    0.000     5.283
data arrival time                                                                                                                                                                                                  5.283

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo01319.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.283
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.306


#Path 79
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_7.processing_element+pe30^out_b~12_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo26580.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_7.processing_element+pe30^out_b~12_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_7.processing_element+pe30^out_b~12_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_7.processing_element+pe00.mac_block+u_mac^out~0.b[12] (mac_block)                        2.230     2.397
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_7.processing_element+pe00.mac_block+u_mac^out~0.out[9] (mac_block)                       1.523     3.920
li26580.in[1] (.names)                                                                                                                                                                                   1.122     5.041
li26580.out[0] (.names)                                                                                                                                                                                  0.235     5.276
lo26580.D[0] (.latch)                                                                                                                                                                                    0.000     5.276
data arrival time                                                                                                                                                                                                  5.276

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo26580.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.276
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.300


#Path 80
Startpoint: lo02273.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo01320.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo02273.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
lo02273.Q[0] (.latch) [clock-to-output]                                                                                                                                                                  0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.a[4] (mac_block)                         2.609     2.775
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1.processing_element+pe02.mac_block+u_mac^out~0.out[2] (mac_block)                       1.523     4.298
li01320.in[1] (.names)                                                                                                                                                                                   0.735     5.033
li01320.out[0] (.names)                                                                                                                                                                                  0.235     5.268
lo01320.D[0] (.latch)                                                                                                                                                                                    0.000     5.268
data arrival time                                                                                                                                                                                                  5.268

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo01320.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.268
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.292


#Path 81
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe11^out_b~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n152852.in[0] (.names)                                                                                                                                                                           5.029     5.029
n152852.out[0] (.names)                                                                                                                                                                          0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe11^out_b~10_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe11^out_b~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -5.264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -5.287


#Path 82
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe02^out_b~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n155507.in[0] (.names)                                                                                                                                                                          5.029     5.029
n155507.out[0] (.names)                                                                                                                                                                         0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe02^out_b~5_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                         5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe02^out_b~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -5.264
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -5.287


#Path 83
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe21^out_b~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n152857.in[0] (.names)                                                                                                                                                                           5.029     5.029
n152857.out[0] (.names)                                                                                                                                                                          0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe21^out_b~10_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe21^out_b~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -5.264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -5.287


#Path 84
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe12^out_b~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n155512.in[0] (.names)                                                                                                                                                                          5.029     5.029
n155512.out[0] (.names)                                                                                                                                                                         0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe12^out_b~5_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                         5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe12^out_b~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -5.264
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -5.287


#Path 85
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe01^out_b~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n152847.in[0] (.names)                                                                                                                                                                           5.029     5.029
n152847.out[0] (.names)                                                                                                                                                                          0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe01^out_b~10_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe01^out_b~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -5.264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -5.287


#Path 86
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe22^out_b~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n155517.in[0] (.names)                                                                                                                                                                          5.029     5.029
n155517.out[0] (.names)                                                                                                                                                                         0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe22^out_b~5_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                         5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe22^out_b~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -5.264
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -5.287


#Path 87
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe32^out_b~5_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
input external delay                                                                                                                                                                            0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                 0.000     0.000
n155522.in[0] (.names)                                                                                                                                                                          5.029     5.029
n155522.out[0] (.names)                                                                                                                                                                         0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe32^out_b~5_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                         5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                     0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe32^out_b~5_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                               0.000     0.042
cell setup time                                                                                                                                                                                -0.066    -0.024
data required time                                                                                                                                                                                       -0.024
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                       -0.024
data arrival time                                                                                                                                                                                        -5.264
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                         -5.287


#Path 88
Startpoint: matrix_multiplication^reset_3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe31^out_b~10_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
input external delay                                                                                                                                                                             0.000     0.000
matrix_multiplication^reset_3.inpad[0] (.input)                                                                                                                                                  0.000     0.000
n152862.in[0] (.names)                                                                                                                                                                           5.029     5.029
n152862.out[0] (.names)                                                                                                                                                                          0.235     5.264
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe31^out_b~10_FF_NODE.D[0] (.latch)                         0.000     5.264
data arrival time                                                                                                                                                                                          5.264

clock matrix_multiplication^clk (rise edge)                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_7.processing_element+pe31^out_b~10_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                                 -0.066    -0.024
data required time                                                                                                                                                                                        -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                        -0.024
data arrival time                                                                                                                                                                                         -5.264
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                          -5.287


#Path 89
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04010.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[7] (mac_block)                       1.523     4.562
li04010.in[1] (.names)                                                                                                                                                                                   0.462     5.024
li04010.out[0] (.names)                                                                                                                                                                                  0.235     5.259
lo04010.D[0] (.latch)                                                                                                                                                                                    0.000     5.259
data arrival time                                                                                                                                                                                                  5.259

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo04010.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.259
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.282


#Path 90
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04329.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[29] (mac_block)                       1.523     4.562
li04329.in[1] (.names)                                                                                                                                                                                    0.462     5.024
li04329.out[0] (.names)                                                                                                                                                                                   0.235     5.259
lo04329.D[0] (.latch)                                                                                                                                                                                     0.000     5.259
data arrival time                                                                                                                                                                                                   5.259

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04329.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.259
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.282


#Path 91
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04321.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[21] (mac_block)                       1.523     4.562
li04321.in[1] (.names)                                                                                                                                                                                    0.461     5.022
li04321.out[0] (.names)                                                                                                                                                                                   0.235     5.257
lo04321.D[0] (.latch)                                                                                                                                                                                     0.000     5.257
data arrival time                                                                                                                                                                                                   5.257

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04321.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.257
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.281


#Path 92
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe31^out_b~5_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13207.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe31^out_b~5_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_5_2.processing_element+pe31^out_b~5_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe01.mac_block+u_mac^out~0.b[5] (mac_block)                         2.225     2.391
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe01.mac_block+u_mac^out~0.out[6] (mac_block)                       1.523     3.914
li13207.in[1] (.names)                                                                                                                                                                                   1.107     5.021
li13207.out[0] (.names)                                                                                                                                                                                  0.235     5.256
lo13207.D[0] (.latch)                                                                                                                                                                                    0.000     5.256
data arrival time                                                                                                                                                                                                  5.256

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo13207.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.256
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.280


#Path 93
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo03874.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                        2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[3] (mac_block)                       1.523     4.562
li03874.in[1] (.names)                                                                                                                                                                                   0.456     5.018
li03874.out[0] (.names)                                                                                                                                                                                  0.235     5.253
lo03874.D[0] (.latch)                                                                                                                                                                                    0.000     5.253
data arrival time                                                                                                                                                                                                  5.253

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo03874.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.253
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.277


#Path 94
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04180.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     4.562
li04180.in[1] (.names)                                                                                                                                                                                    0.453     5.015
li04180.out[0] (.names)                                                                                                                                                                                   0.235     5.250
lo04180.D[0] (.latch)                                                                                                                                                                                     0.000     5.250
data arrival time                                                                                                                                                                                                   5.250

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04180.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.250
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.273


#Path 95
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04319.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[19] (mac_block)                       1.523     4.562
li04319.in[1] (.names)                                                                                                                                                                                    0.451     5.012
li04319.out[0] (.names)                                                                                                                                                                                   0.235     5.247
lo04319.D[0] (.latch)                                                                                                                                                                                     0.000     5.247
data arrival time                                                                                                                                                                                                   5.247

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04319.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.247
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.271


#Path 96
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo04112.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0.processing_element+pe30^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.b[13] (mac_block)                         2.872     3.039
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_0.processing_element+pe00.mac_block+u_mac^out~0.out[10] (mac_block)                       1.523     4.562
li04112.in[1] (.names)                                                                                                                                                                                    0.447     5.009
li04112.out[0] (.names)                                                                                                                                                                                   0.235     5.244
lo04112.D[0] (.latch)                                                                                                                                                                                     0.000     5.244
data arrival time                                                                                                                                                                                                   5.244

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo04112.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.244
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.268


#Path 97
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13252.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.b[15] (mac_block)                         2.573     2.740
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.out[15] (mac_block)                       1.523     4.263
li13252.in[1] (.names)                                                                                                                                                                                    0.745     5.008
li13252.out[0] (.names)                                                                                                                                                                                   0.235     5.243
lo13252.D[0] (.latch)                                                                                                                                                                                     0.000     5.243
data arrival time                                                                                                                                                                                                   5.243

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13252.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.243
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.266


#Path 98
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo13249.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_6_2.processing_element+pe31^out_b~15_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.b[15] (mac_block)                         2.573     2.740
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_7_2.processing_element+pe01.mac_block+u_mac^out~0.out[12] (mac_block)                       1.523     4.263
li13249.in[1] (.names)                                                                                                                                                                                    0.738     5.001
li13249.out[0] (.names)                                                                                                                                                                                   0.235     5.236
lo13249.D[0] (.latch)                                                                                                                                                                                     0.000     5.236
data arrival time                                                                                                                                                                                                   5.236

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo13249.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.236
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.259


#Path 99
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20064.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.clk[0] (.latch)                                0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]                0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe03.mac_block+u_mac^out~0.b[13] (mac_block)                         2.710     2.876
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe03.mac_block+u_mac^out~0.out[17] (mac_block)                       1.523     4.399
li20064.in[1] (.names)                                                                                                                                                                                    0.602     5.001
li20064.out[0] (.names)                                                                                                                                                                                   0.235     5.236
lo20064.D[0] (.latch)                                                                                                                                                                                     0.000     5.236
data arrival time                                                                                                                                                                                                   5.236

clock matrix_multiplication^clk (rise edge)                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                      0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                               0.000     0.000
lo20064.clk[0] (.latch)                                                                                                                                                                                   0.042     0.042
clock uncertainty                                                                                                                                                                                         0.000     0.042
cell setup time                                                                                                                                                                                          -0.066    -0.024
data required time                                                                                                                                                                                                 -0.024
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                 -0.024
data arrival time                                                                                                                                                                                                  -5.236
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                   -5.259


#Path 100
Startpoint: matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : lo20047.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.clk[0] (.latch)                               0.042     0.042
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_4.processing_element+pe33^out_b~13_FF_NODE.Q[0] (.latch) [clock-to-output]               0.124     0.166
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe03.mac_block+u_mac^out~0.b[13] (mac_block)                        2.710     2.876
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_3_4.processing_element+pe03.mac_block+u_mac^out~0.out[0] (mac_block)                       1.523     4.399
li20047.in[1] (.names)                                                                                                                                                                                   0.601     5.000
li20047.out[0] (.names)                                                                                                                                                                                  0.235     5.235
lo20047.D[0] (.latch)                                                                                                                                                                                    0.000     5.235
data arrival time                                                                                                                                                                                                  5.235

clock matrix_multiplication^clk (rise edge)                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                     0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                                              0.000     0.000
lo20047.clk[0] (.latch)                                                                                                                                                                                  0.042     0.042
clock uncertainty                                                                                                                                                                                        0.000     0.042
cell setup time                                                                                                                                                                                         -0.066    -0.024
data required time                                                                                                                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                -0.024
data arrival time                                                                                                                                                                                                 -5.235
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                  -5.258


#End of timing report
