// Seed: 2917073872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_24;
  assign id_6 = 1;
  assign id_11 = id_6;
  assign id_2 = 1'd0;
  assign id_13 = id_1;
  assign id_15 = id_1;
  assign {1 - 1} = 1'b0;
  id_25(
      id_7
  );
  always begin : LABEL_0
    id_9 = 1;
  end
  wire id_26, id_27, id_28;
  tri1 id_29 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    .id_16(id_8),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch id_2[1 : 1] <= 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_5,
      id_5,
      id_3,
      id_8,
      id_4,
      id_15,
      id_15,
      id_13,
      id_8,
      id_7,
      id_11,
      id_3,
      id_15,
      id_13,
      id_3,
      id_8,
      id_7,
      id_3,
      id_8,
      id_8
  );
endmodule
