// Seed: 3367079101
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri id_2,
    output tri1 id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    output tri id_7,
    output tri0 id_8,
    output tri module_0,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output tri0 id_13,
    output wor id_14,
    input wire id_15,
    output wand id_16
    , id_20,
    input tri0 id_17,
    output wire id_18
);
  wire  id_21;
  uwire id_22 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    output wand id_2,
    output tri1 id_3
);
  initial begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.type_8 = 0;
endmodule
