// Seed: 1465881688
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    input logic id_4
);
  type_14 id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  logic id_6, id_7, id_8;
  logic id_9;
endmodule
