#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd3f1be10 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd3ef3a20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd3ef3a60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd3ef3aa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd3ef3ae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffd3ef3b20 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffd3ef3b60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffd3ef3ba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffd3ef3be0 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7fffd3ef3c20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd3f4b940_0 .var/i "address_file", 31 0;
v0x7fffd3f4ba40_0 .var "address_in", 31 0;
v0x7fffd3f4bb30_0 .var "clk", 0 0;
v0x7fffd3f4bc00_0 .var "data_in", 31 0;
v0x7fffd3f4bca0_0 .net "data_out", 31 0, v0x7fffd3f4ad70_0;  1 drivers
v0x7fffd3f4bd40_0 .var "enable", 0 0;
v0x7fffd3f4be30_0 .net "hit", 0 0, L_0x7fffd3f4d750;  1 drivers
v0x7fffd3f4bed0_0 .var/i "miss_count", 31 0;
v0x7fffd3f4bf70_0 .var "rst", 0 0;
v0x7fffd3f4c130_0 .var/i "scan_file", 31 0;
v0x7fffd3f4c210_0 .var/i "total_count", 31 0;
E_0x7fffd3eee7a0 .event negedge, v0x7fffd3f468d0_0;
S_0x7fffd3f1cae0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd3f1be10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd3f08880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd3f088c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd3f08900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd3f08940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd3f08980 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffd3f089c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffd3f08a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffd3f08a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd3f4a880_0 .net *"_ivl_5", 6 0, L_0x7fffd3f4d890;  1 drivers
v0x7fffd3f4a960_0 .net "address_in", 31 0, v0x7fffd3f4ba40_0;  1 drivers
v0x7fffd3f4aa40_0 .net "clk", 0 0, v0x7fffd3f4bb30_0;  1 drivers
v0x7fffd3f4ab10 .array "data", 0 1;
v0x7fffd3f4ab10_0 .net v0x7fffd3f4ab10 0, 31 0, L_0x7fffd3f1eda0; 1 drivers
v0x7fffd3f4ab10_1 .net v0x7fffd3f4ab10 1, 31 0, L_0x7fffd3f4d550; 1 drivers
v0x7fffd3f4ac30_0 .net "data_in", 31 0, v0x7fffd3f4bc00_0;  1 drivers
v0x7fffd3f4ad70_0 .var "data_out", 31 0;
v0x7fffd3f4ae30_0 .net "enable", 0 0, v0x7fffd3f4bd40_0;  1 drivers
v0x7fffd3f4aed0_0 .var "enables", 1 0;
v0x7fffd3f4af90_0 .net "hit_out", 0 0, L_0x7fffd3f4d750;  alias, 1 drivers
v0x7fffd3f4b050_0 .var "hits", 1 0;
v0x7fffd3f4b110_0 .net "match", 1 0, v0x7fffd3f4a750_0;  1 drivers
v0x7fffd3f4b1b0_0 .net "rst", 0 0, v0x7fffd3f4bf70_0;  1 drivers
v0x7fffd3f4b250_0 .net "set_idx", 5 0, L_0x7fffd3f4d980;  1 drivers
v0x7fffd3f4b310_0 .net "tag", 21 0, L_0x7fffd3f4da70;  1 drivers
v0x7fffd3f4b420 .array "tags", 0 1;
v0x7fffd3f4b420_0 .net v0x7fffd3f4b420 0, 21 0, L_0x7fffd3f22ff0; 1 drivers
v0x7fffd3f4b420_1 .net v0x7fffd3f4b420 1, 21 0, L_0x7fffd3f4d220; 1 drivers
v0x7fffd3f4b500 .array "valids", 0 1;
v0x7fffd3f4b500_0 .net v0x7fffd3f4b500 0, 0 0, L_0x7fffd3f2b320; 1 drivers
v0x7fffd3f4b500_1 .net v0x7fffd3f4b500 1, 0 0, L_0x7fffd3ee45c0; 1 drivers
v0x7fffd3f4b600_0 .var/i "w", 31 0;
v0x7fffd3f4b7b0_0 .net "way", 1 0, L_0x7fffd3f2a1e0;  1 drivers
E_0x7fffd3eec970 .event edge, v0x7fffd3f1e0a0_0, v0x7fffd3f2b480_0;
E_0x7fffd3ee7b50 .event edge, v0x7fffd3f46990_0, v0x7fffd3f48370_0;
L_0x7fffd3f4cb90 .part v0x7fffd3f4aed0_0, 0, 1;
L_0x7fffd3f4d660 .part v0x7fffd3f4aed0_0, 1, 1;
L_0x7fffd3f4d750 .reduce/or v0x7fffd3f4b050_0;
L_0x7fffd3f4d890 .part v0x7fffd3f4ba40_0, 4, 7;
L_0x7fffd3f4d980 .part L_0x7fffd3f4d890, 0, 6;
L_0x7fffd3f4da70 .part v0x7fffd3f4ba40_0, 10, 22;
S_0x7fffd3f1d840 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffd3f1cae0;
 .timescale -9 -12;
S_0x7fffd3f143c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffd3f1d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd3eae620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000010>;
P_0x7fffd3eae660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000000110>;
P_0x7fffd3eae6a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000010>;
L_0x7fffd3f2a1e0 .functor BUFZ 2, v0x7fffd3ee38c0_0, C4<00>, C4<00>, C4<00>;
v0x7fffd3f016f0_0 .net "clk", 0 0, v0x7fffd3f4bb30_0;  alias, 1 drivers
v0x7fffd3f29740 .array "curr", 0 63, 1 0;
v0x7fffd3f2b480_0 .net "enable", 0 0, v0x7fffd3f4bd40_0;  alias, 1 drivers
v0x7fffd3f23190_0 .var/i "i", 31 0;
v0x7fffd3f1e0a0_0 .net "next_out", 1 0, L_0x7fffd3f2a1e0;  alias, 1 drivers
v0x7fffd3ee38c0_0 .var "prev", 1 0;
v0x7fffd3f468d0_0 .net "rst", 0 0, v0x7fffd3f4bf70_0;  alias, 1 drivers
v0x7fffd3f46990_0 .net "set_in", 5 0, L_0x7fffd3f4d980;  alias, 1 drivers
v0x7fffd3f46a70_0 .net "way_in", 1 0, v0x7fffd3f4a750_0;  alias, 1 drivers
E_0x7fffd3f2b3f0 .event edge, v0x7fffd3f2b480_0, v0x7fffd3f46990_0;
E_0x7fffd3f1acc0 .event posedge, v0x7fffd3f016f0_0;
S_0x7fffd3f46c10 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd3f1cae0;
 .timescale -9 -12;
P_0x7fffd3f46de0 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd3f46ea0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd3f46c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd3f47080 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd3f470c0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffd3f47100 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffd3f2b320 .functor BUFZ 1, L_0x7fffd3f4c310, C4<0>, C4<0>, C4<0>;
L_0x7fffd3f22ff0 .functor BUFZ 22, L_0x7fffd3f4c620, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffd3f1eda0 .functor BUFZ 32, L_0x7fffd3f4c8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd3f47270_0 .net *"_ivl_0", 0 0, L_0x7fffd3f4c310;  1 drivers
v0x7fffd3f47510_0 .net *"_ivl_10", 7 0, L_0x7fffd3f4c6c0;  1 drivers
L_0x7f1a82cb0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f475f0_0 .net *"_ivl_13", 1 0, L_0x7f1a82cb0060;  1 drivers
v0x7fffd3f476e0_0 .net *"_ivl_16", 31 0, L_0x7fffd3f4c8d0;  1 drivers
v0x7fffd3f477c0_0 .net *"_ivl_18", 7 0, L_0x7fffd3f4c970;  1 drivers
v0x7fffd3f478f0_0 .net *"_ivl_2", 7 0, L_0x7fffd3f4c430;  1 drivers
L_0x7f1a82cb00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f479d0_0 .net *"_ivl_21", 1 0, L_0x7f1a82cb00a8;  1 drivers
L_0x7f1a82cb0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f47ab0_0 .net *"_ivl_5", 1 0, L_0x7f1a82cb0018;  1 drivers
v0x7fffd3f47b90_0 .net *"_ivl_8", 21 0, L_0x7fffd3f4c620;  1 drivers
v0x7fffd3f47c70_0 .var/i "block", 31 0;
v0x7fffd3f47d50_0 .net "clk", 0 0, v0x7fffd3f4bb30_0;  alias, 1 drivers
v0x7fffd3f47df0 .array "data", 0 63, 31 0;
v0x7fffd3f47e90_0 .net "data_in", 31 0, v0x7fffd3f4bc00_0;  alias, 1 drivers
v0x7fffd3f47f70_0 .net "data_out", 31 0, L_0x7fffd3f1eda0;  alias, 1 drivers
v0x7fffd3f48050_0 .net "enable", 0 0, L_0x7fffd3f4cb90;  1 drivers
v0x7fffd3f48110_0 .net "index_in", 5 0, L_0x7fffd3f4d980;  alias, 1 drivers
v0x7fffd3f48200_0 .net "rst", 0 0, v0x7fffd3f4bf70_0;  alias, 1 drivers
v0x7fffd3f482d0 .array "tag", 0 63, 21 0;
v0x7fffd3f48370_0 .net "tag_in", 21 0, L_0x7fffd3f4da70;  alias, 1 drivers
v0x7fffd3f48430_0 .net "tag_out", 21 0, L_0x7fffd3f22ff0;  alias, 1 drivers
v0x7fffd3f48510 .array "valid", 0 63, 0 0;
v0x7fffd3f485b0_0 .net "valid_out", 0 0, L_0x7fffd3f2b320;  alias, 1 drivers
E_0x7fffd3ed0b80 .event posedge, v0x7fffd3f48050_0;
L_0x7fffd3f4c310 .array/port v0x7fffd3f48510, L_0x7fffd3f4c430;
L_0x7fffd3f4c430 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb0018;
L_0x7fffd3f4c620 .array/port v0x7fffd3f482d0, L_0x7fffd3f4c6c0;
L_0x7fffd3f4c6c0 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb0060;
L_0x7fffd3f4c8d0 .array/port v0x7fffd3f47df0, L_0x7fffd3f4c970;
L_0x7fffd3f4c970 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb00a8;
S_0x7fffd3f48790 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd3f1cae0;
 .timescale -9 -12;
P_0x7fffd3f48970 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd3f48a30 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd3f48790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd3f48c10 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd3f48c50 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffd3f48c90 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffd3ee45c0 .functor BUFZ 1, L_0x7fffd3f4cc30, C4<0>, C4<0>, C4<0>;
L_0x7fffd3f4d220 .functor BUFZ 22, L_0x7fffd3f4ceb0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffd3f4d550 .functor BUFZ 32, L_0x7fffd3f4d330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd3f48e30_0 .net *"_ivl_0", 0 0, L_0x7fffd3f4cc30;  1 drivers
v0x7fffd3f490d0_0 .net *"_ivl_10", 7 0, L_0x7fffd3f4cf50;  1 drivers
L_0x7f1a82cb0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f491b0_0 .net *"_ivl_13", 1 0, L_0x7f1a82cb0138;  1 drivers
v0x7fffd3f492a0_0 .net *"_ivl_16", 31 0, L_0x7fffd3f4d330;  1 drivers
v0x7fffd3f49380_0 .net *"_ivl_18", 7 0, L_0x7fffd3f4d3d0;  1 drivers
v0x7fffd3f494b0_0 .net *"_ivl_2", 7 0, L_0x7fffd3f4ccd0;  1 drivers
L_0x7f1a82cb0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f49590_0 .net *"_ivl_21", 1 0, L_0x7f1a82cb0180;  1 drivers
L_0x7f1a82cb00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3f49670_0 .net *"_ivl_5", 1 0, L_0x7f1a82cb00f0;  1 drivers
v0x7fffd3f49750_0 .net *"_ivl_8", 21 0, L_0x7fffd3f4ceb0;  1 drivers
v0x7fffd3f49830_0 .var/i "block", 31 0;
v0x7fffd3f49910_0 .net "clk", 0 0, v0x7fffd3f4bb30_0;  alias, 1 drivers
v0x7fffd3f499b0 .array "data", 0 63, 31 0;
v0x7fffd3f49a70_0 .net "data_in", 31 0, v0x7fffd3f4bc00_0;  alias, 1 drivers
v0x7fffd3f49b30_0 .net "data_out", 31 0, L_0x7fffd3f4d550;  alias, 1 drivers
v0x7fffd3f49bf0_0 .net "enable", 0 0, L_0x7fffd3f4d660;  1 drivers
v0x7fffd3f49cb0_0 .net "index_in", 5 0, L_0x7fffd3f4d980;  alias, 1 drivers
v0x7fffd3f49dc0_0 .net "rst", 0 0, v0x7fffd3f4bf70_0;  alias, 1 drivers
v0x7fffd3f49eb0 .array "tag", 0 63, 21 0;
v0x7fffd3f49f70_0 .net "tag_in", 21 0, L_0x7fffd3f4da70;  alias, 1 drivers
v0x7fffd3f4a030_0 .net "tag_out", 21 0, L_0x7fffd3f4d220;  alias, 1 drivers
v0x7fffd3f4a0f0 .array "valid", 0 63, 0 0;
v0x7fffd3f4a190_0 .net "valid_out", 0 0, L_0x7fffd3ee45c0;  alias, 1 drivers
E_0x7fffd3ef73a0 .event posedge, v0x7fffd3f49bf0_0;
L_0x7fffd3f4cc30 .array/port v0x7fffd3f4a0f0, L_0x7fffd3f4ccd0;
L_0x7fffd3f4ccd0 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb00f0;
L_0x7fffd3f4ceb0 .array/port v0x7fffd3f49eb0, L_0x7fffd3f4cf50;
L_0x7fffd3f4cf50 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb0138;
L_0x7fffd3f4d330 .array/port v0x7fffd3f499b0, L_0x7fffd3f4d3d0;
L_0x7fffd3f4d3d0 .concat [ 6 2 0 0], L_0x7fffd3f4d980, L_0x7f1a82cb0180;
S_0x7fffd3f4a3c0 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd3f1cae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd3f1ebc0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd3f1ec00 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd3f4a650_0 .net "in", 1 0, v0x7fffd3f4b050_0;  1 drivers
v0x7fffd3f4a750_0 .var "out", 1 0;
E_0x7fffd3edf920 .event edge, v0x7fffd3f4a650_0;
    .scope S_0x7fffd3f143c0;
T_0 ;
    %wait E_0x7fffd3f1acc0;
    %load/vec4 v0x7fffd3f468d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f23190_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd3f23190_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x7fffd3f23190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f29740, 0, 4;
    %load/vec4 v0x7fffd3f23190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd3f23190_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd3f2b480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffd3f46990_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3f29740, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 2;
    %load/vec4 v0x7fffd3f46990_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x7fffd3f29740, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd3f143c0;
T_1 ;
    %wait E_0x7fffd3f2b3f0;
    %load/vec4 v0x7fffd3f46990_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3f29740, 4;
    %store/vec4 v0x7fffd3ee38c0_0, 0, 2;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd3f46ea0;
T_2 ;
    %wait E_0x7fffd3f1acc0;
    %load/vec4 v0x7fffd3f48200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f47c70_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd3f47c70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd3f47c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f48510, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffd3f47c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f482d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd3f47c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f47df0, 0, 4;
    %load/vec4 v0x7fffd3f47c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd3f47c70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd3f46ea0;
T_3 ;
    %wait E_0x7fffd3ed0b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd3f48110_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f48510, 0, 4;
    %load/vec4 v0x7fffd3f48370_0;
    %load/vec4 v0x7fffd3f48110_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f482d0, 0, 4;
    %load/vec4 v0x7fffd3f47e90_0;
    %load/vec4 v0x7fffd3f48110_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f47df0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd3f48a30;
T_4 ;
    %wait E_0x7fffd3f1acc0;
    %load/vec4 v0x7fffd3f49dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f49830_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd3f49830_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd3f49830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f4a0f0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffd3f49830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f49eb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd3f49830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f499b0, 0, 4;
    %load/vec4 v0x7fffd3f49830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd3f49830_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd3f48a30;
T_5 ;
    %wait E_0x7fffd3ef73a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd3f49cb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f4a0f0, 0, 4;
    %load/vec4 v0x7fffd3f49f70_0;
    %load/vec4 v0x7fffd3f49cb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f49eb0, 0, 4;
    %load/vec4 v0x7fffd3f49a70_0;
    %load/vec4 v0x7fffd3f49cb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd3f499b0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd3f4a3c0;
T_6 ;
    %wait E_0x7fffd3edf920;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd3f4a750_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd3f4a750_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd3f4a650_0;
    %load/vec4 v0x7fffd3f4a750_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd3f4a750_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd3f4a750_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd3f1cae0;
T_7 ;
    %wait E_0x7fffd3f1acc0;
    %load/vec4 v0x7fffd3f4b1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd3f4b050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd3f4aed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd3f4ad70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd3f4ae30_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd3f4b7b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd3f4aed0_0, 0;
    %load/vec4 v0x7fffd3f4ae30_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd3f4b7b0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd3f4b110_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd3f4ab10, 4;
    %assign/vec4 v0x7fffd3f4ad70_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f4b600_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd3f4b600_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd3f4b310_0;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %load/vec4a v0x7fffd3f4b420, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %load/vec4a v0x7fffd3f4b500, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %store/vec4 v0x7fffd3f4b050_0, 4, 1;
    %load/vec4 v0x7fffd3f4b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd3f4b600_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd3f1cae0;
T_8 ;
    %wait E_0x7fffd3ee7b50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f4b600_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd3f4b600_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd3f4b310_0;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %load/vec4a v0x7fffd3f4b420, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %load/vec4a v0x7fffd3f4b500, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd3f4b600_0;
    %store/vec4 v0x7fffd3f4b050_0, 4, 1;
    %load/vec4 v0x7fffd3f4b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd3f4b600_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd3f1cae0;
T_9 ;
    %wait E_0x7fffd3eec970;
    %load/vec4 v0x7fffd3f4ae30_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd3f4b7b0_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd3f4aed0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd3f1be10;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f4bed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd3f4c210_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd3f1be10;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd3f1cae0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd3f1be10;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3f4bb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3f4bf70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3f4bb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd3f4bf70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3f4bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3f4bf70_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd3f4bb30_0;
    %inv;
    %store/vec4 v0x7fffd3f4bb30_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd3f1be10;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd3ef3be0, "r" {0 0 0};
    %store/vec4 v0x7fffd3f4b940_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd3f4b940_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd3f4b940_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd3f1be10;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3f4bd40_0, 0;
    %wait E_0x7fffd3eee7a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd3f4b940_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd3f4bed0_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd3f4c210_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd3f4bed0_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd3f4c210_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd3f08a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd3f089c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd3f08a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd3ef3a60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd3ef3b20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd3f4b940_0, "%x\012", v0x7fffd3f4ba40_0 {0 0 0};
    %store/vec4 v0x7fffd3f4c130_0, 0, 32;
    %wait E_0x7fffd3f1acc0;
    %load/vec4 v0x7fffd3f4c210_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd3f4c210_0, 0;
    %load/vec4 v0x7fffd3f4be30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd3f4bed0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd3f4bed0_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd3f4bc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3f4bd40_0, 0;
T_14.3 ;
    %wait E_0x7fffd3f1acc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd3f4bd40_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
