#ifndef __SFM_H__
#define __SFM_H__

#define SFM_BASE_ADDR 					0xEB008000ull

#define SFM_ISTR_REG					(SFM_BASE_ADDR+0x00)
#define SFM_MK_HWP_MODE_REG				(SFM_BASE_ADDR+0x04)
#define SFM_FUSE_PRORAM_KEY_REG			(SFM_BASE_ADDR+0x08)
#define SFM_STATE_REG					(SFM_BASE_ADDR+0x0C)
#define SFM_OTPMKR0_REG					(SFM_BASE_ADDR+0x10)
#define SFM_OTPMKR1_REG					(SFM_BASE_ADDR+0x14)
#define SFM_OTPMKR2_REG					(SFM_BASE_ADDR+0x18)
#define SFM_OTPMKR3_REG					(SFM_BASE_ADDR+0x1C)
#define SFM_OTPMKR4_REG					(SFM_BASE_ADDR+0x20)
#define SFM_OTPMKR5_REG					(SFM_BASE_ADDR+0x24)
#define SFM_OTPMKR6_REG					(SFM_BASE_ADDR+0x28)
#define SFM_OTPMKR7_REG					(SFM_BASE_ADDR+0x2C)

#define SFM_PKHR0_REG					(SFM_BASE_ADDR+0x30)
#define SFM_PKHR1_REG					(SFM_BASE_ADDR+0x34)
#define SFM_PKHR2_REG					(SFM_BASE_ADDR+0x38)
#define SFM_PKHR3_REG					(SFM_BASE_ADDR+0x3C)
#define SFM_PKHR4_REG					(SFM_BASE_ADDR+0x40)
#define SFM_PKHR5_REG					(SFM_BASE_ADDR+0x44)
#define SFM_PKHR6_REG					(SFM_BASE_ADDR+0x48)
#define SFM_PKHR7_REG					(SFM_BASE_ADDR+0x4C)
#define SFM_OEMUID_REG					(SFM_BASE_ADDR+0x50)
#define SFM_OEMMISC_REG					(SFM_BASE_ADDR+0x54)
#define SFM_MPUMK_REG					(SFM_BASE_ADDR+0x58)
#define SFM_OEMSPR_REG					(SFM_BASE_ADDR+0x5C)
#define SFM_OEMGPR0_REG					(SFM_BASE_ADDR+0x60)
#define SFM_OEMGPR1_REG					(SFM_BASE_ADDR+0x64)
#define SFM_OEMGPR2_REG					(SFM_BASE_ADDR+0x68)
#define SFM_OEMGPR3_REG					(SFM_BASE_ADDR+0x6C)
#define SFM_OEMGPR4_REG					(SFM_BASE_ADDR+0x70)
#define SFM_OEMGPR5_REG					(SFM_BASE_ADDR+0x74)
#define SFM_OEMGPR6_REG					(SFM_BASE_ADDR+0x78)
#define SFM_OEMGPR7_REG					(SFM_BASE_ADDR+0x7C)
#define SFM_OEMPRT_REG					(SFM_BASE_ADDR+0x160)

#define SFM_CCUID0_REG					(SFM_BASE_ADDR+0x200)
#define SFM_CCUID1_REG					(SFM_BASE_ADDR+0x204)
#define SFM_CCMODE_REG					(SFM_BASE_ADDR+0x208)
#define SFM_CCSPR0_REG					(SFM_BASE_ADDR+0x20C)
#define SFM_CCSPR1_REG					(SFM_BASE_ADDR+0x210)
#define SFM_CCSPR2_REG					(SFM_BASE_ADDR+0x214)
#define SFM_CCSPR3_REG					(SFM_BASE_ADDR+0x218)
#define SFM_CCSPR4_REG					(SFM_BASE_ADDR+0x21C)
#define SFM_CCSPR5_REG					(SFM_BASE_ADDR+0x220)
#define SFM_CCSPR6_REG					(SFM_BASE_ADDR+0x224)
#define SFM_CCSPR7_REG					(SFM_BASE_ADDR+0x228)
#define SFM_CCSPR8_REG					(SFM_BASE_ADDR+0x22C)
#define SFM_CCSPR9_REG					(SFM_BASE_ADDR+0x230)
#define SFM_CCSPR10_REG					(SFM_BASE_ADDR+0x234)
#define SFM_CCSPR11_REG					(SFM_BASE_ADDR+0x238)

#define SFM_CCGPR0_REG					(SFM_BASE_ADDR+0x23C)
#define SFM_CCGPR1_REG					(SFM_BASE_ADDR+0x240)
#define SFM_CCGPR2_REG					(SFM_BASE_ADDR+0x244)
#define SFM_CCGPR3_REG					(SFM_BASE_ADDR+0x248)
#define SFM_CCGPR4_REG					(SFM_BASE_ADDR+0x24C)
#define SFM_CCGPR5_REG					(SFM_BASE_ADDR+0x250)
#define SFM_CCGPR6_REG					(SFM_BASE_ADDR+0x254)
#define SFM_CCGPR7_REG					(SFM_BASE_ADDR+0x258)

#define SFM_CCPRT_REG					(SFM_BASE_ADDR+0x2A8)

#define SFM_T_SR_DVDD_REG				(SFM_BASE_ADDR+0x800)
#define SFM_T_SR_RD_REG					(SFM_BASE_ADDR+0x804)
#define SFM_T_RD_REG					(SFM_BASE_ADDR+0x808)
#define SFM_T_HR_RD_REG					(SFM_BASE_ADDR+0x80C)
#define SFM_T_T_SP_RD_REG				(SFM_BASE_ADDR+0x810)
#define SFM_T_SP_PG_AVDD_REG			(SFM_BASE_ADDR+0x814)
#define SFM_T_SP_PGM_REG				(SFM_BASE_ADDR+0x818)
#define SFM_T_HP_PG_AVDD_REG			(SFM_BASE_ADDR+0x81C)
#define SFM_T_PGM_REG					(SFM_BASE_ADDR+0x820)
#define SFM_T_HP_A_REG					(SFM_BASE_ADDR+0x824)
#define SFM_T_HP_RD_REG					(SFM_BASE_ADDR+0x828)
#define SFM_T_SR_A_REG					(SFM_BASE_ADDR+0x82C)
#define SFM_VERSION_REG					(SFM_BASE_ADDR+0x830)

#define STATUS_EFUSE_BUSY_MASK			(1<<0)
#define STATUS_EFUSE_WRITE_ERR_MASK		(1<<1)//write 1 to clear
#define STATUS_EFUSE_READ_ERR_MASK		(1<<2)//write 1 to clear

#endif
