{
	"category" : "VMMaker-JIT",
	"classinstvars" : [
		 ],
	"classvars" : [
		"AddCqR",
		"AddCwR",
		"AddRR",
		"AddRdRd",
		"AlignmentNops",
		"AndCqR",
		"AndCqRR",
		"AndCwR",
		"AndRR",
		"Arg0Reg",
		"Arg1Reg",
		"ArithmeticShiftRightCqR",
		"ArithmeticShiftRightRR",
		"Call",
		"CallFull",
		"ClassReg",
		"CmpC32R",
		"CmpCqR",
		"CmpCwR",
		"CmpRR",
		"CmpRdRd",
		"ConvertRRd",
		"DPFPReg0",
		"DPFPReg1",
		"DPFPReg2",
		"DPFPReg3",
		"DPFPReg4",
		"DPFPReg5",
		"DPFPReg6",
		"DPFPReg7",
		"DivRdRd",
		"FPReg",
		"Fill16",
		"Fill32",
		"Fill8",
		"FillBytesFrom",
		"FillFromWord",
		"FirstJump",
		"FirstShortJump",
		"Jump",
		"JumpAbove",
		"JumpAboveOrEqual",
		"JumpBelow",
		"JumpBelowOrEqual",
		"JumpCarry",
		"JumpFPEqual",
		"JumpFPGreater",
		"JumpFPGreaterOrEqual",
		"JumpFPLess",
		"JumpFPLessOrEqual",
		"JumpFPNotEqual",
		"JumpFPOrdered",
		"JumpFPUnordered",
		"JumpFull",
		"JumpGreater",
		"JumpGreaterOrEqual",
		"JumpLess",
		"JumpLessOrEqual",
		"JumpLong",
		"JumpLongNonZero",
		"JumpLongZero",
		"JumpNegative",
		"JumpNoCarry",
		"JumpNoOverflow",
		"JumpNonNegative",
		"JumpNonZero",
		"JumpOverflow",
		"JumpR",
		"JumpZero",
		"Label",
		"LastJump",
		"LastRTLCode",
		"LinkReg",
		"Literal",
		"LoadEffectiveAddressMwrR",
		"LoadEffectiveAddressXowrR",
		"LogicalShiftLeftCqR",
		"LogicalShiftLeftRR",
		"LogicalShiftRightCqR",
		"LogicalShiftRightRR",
		"MoveAbR",
		"MoveAwR",
		"MoveC32R",
		"MoveC64R",
		"MoveCqR",
		"MoveCwR",
		"MoveM16rR",
		"MoveM32rR",
		"MoveM64rRd",
		"MoveMbrR",
		"MoveMwrR",
		"MoveRAb",
		"MoveRAw",
		"MoveRM16r",
		"MoveRM32r",
		"MoveRMbr",
		"MoveRMwr",
		"MoveRR",
		"MoveRRd",
		"MoveRX16rR",
		"MoveRX32rR",
		"MoveRXbrR",
		"MoveRXowr",
		"MoveRXwrR",
		"MoveRdM64r",
		"MoveRdR",
		"MoveRdRd",
		"MoveX16rRR",
		"MoveX32rRR",
		"MoveXbrRR",
		"MoveXowrR",
		"MoveXwrRR",
		"MulRdRd",
		"NegateR",
		"NoReg",
		"Nop",
		"OrCqR",
		"OrCwR",
		"OrRR",
		"PCReg",
		"PopR",
		"PrefetchAw",
		"PushCq",
		"PushCw",
		"PushR",
		"RISCTempReg",
		"ReceiverResultReg",
		"RetN",
		"RotateLeftCqR",
		"RotateRightCqR",
		"SPReg",
		"Scratch0Reg",
		"Scratch1Reg",
		"Scratch2Reg",
		"Scratch3Reg",
		"Scratch4Reg",
		"Scratch5Reg",
		"Scratch6Reg",
		"Scratch7Reg",
		"SendNumArgsReg",
		"SqrtRd",
		"Stop",
		"SubCqR",
		"SubCwR",
		"SubRR",
		"SubRdRd",
		"TempReg",
		"TstCqR",
		"VarBaseReg",
		"XorCqR",
		"XorCwR",
		"XorRR" ],
	"commentStamp" : "<historical>",
	"instvars" : [
		 ],
	"name" : "CogRTLOpcodes",
	"pools" : [
		 ],
	"super" : "SharedPool",
	"type" : "normal" }
