strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17b51cebd0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17b51ce550>",
		fillcolor=turquoise,
		label="17:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17b5471050>]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['slowena', 'q']",
		label="(slowena & (q != 9))",
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17b51d6bd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f17b5463210>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f17b5477390>",
		fillcolor=turquoise,
		label="15:BL
q <= 4'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f17b5463e10>]",
		style=filled,
		typ=Block];
	"Leaf_14:AL"	[def_var="['q']",
		label="Leaf_14:AL"];
	"15:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f17b5477090>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"14:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"15:IF" -> "17:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"15:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"Leaf_14:AL" -> "14:AL";
}
