
*** Running vivado
    with args -log axis_register_slice.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_register_slice.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axis_register_slice.tcl -notrace
Command: synth_design -top axis_register_slice -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21572
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice' [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/synth/axis_register_slice.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axisc_register_slice' (0#1) [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_register_slice_v1_1_vl_rfs.v:1935]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_26_axis_register_slice' (0#1) [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/hdl/axis_register_slice_v1_1_vl_rfs.v:2837]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice' (0#1) [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/synth/axis_register_slice.v:53]
WARNING: [Synth 8-7129] Port ACLK2X in module axis_register_slice_v1_1_26_axisc_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[7] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[6] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[5] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[4] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1286.477 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1286.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/axis_register_slice_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/axis_register_slice_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.runs/axis_register_slice_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.runs/axis_register_slice_synth_1/dont_touch.xdc]
Parsing XDC File [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/axis_register_slice_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.gen/sources_1/ip/axis_register_slice/axis_register_slice_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1323.285 ; gain = 1.492
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.runs/axis_register_slice_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[7] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[6] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[5] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[4] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module axis_register_slice_v1_1_26_axis_register_slice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    66|
|3     |LUT4 |     2|
|4     |LUT5 |     2|
|5     |FDRE |   133|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1323.285 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1323.285 ; gain = 36.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1323.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1323.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f22a22a1
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1323.285 ; gain = 36.809
INFO: [Common 17-1381] The checkpoint 'C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.runs/axis_register_slice_synth_1/axis_register_slice.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axis_register_slice, cache-ID = ec5b0311879cf9be
INFO: [Common 17-1381] The checkpoint 'C:/IVA/Research/int_cusum_multi_stream/int_cusum_multi_stream.runs/axis_register_slice_synth_1/axis_register_slice.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_register_slice_utilization_synth.rpt -pb axis_register_slice_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 16:45:58 2023...
