
*** Running vivado
    with args -log BCD_7Seg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BCD_7Seg.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source BCD_7Seg.tcl -notrace
Command: synth_design -top BCD_7Seg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 285.184 ; gain = 75.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BCD_7Seg' [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:178]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:39]
WARNING: [Synth 8-567] referenced signal 'clickcount' should be on the sensitivity list [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:39]
INFO: [Synth 8-256] done synthesizing module 'BCD_7Seg' (1#1) [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 321.738 ; gain = 112.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 321.738 ; gain = 112.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc]
WARNING: [Vivado 12-584] No ports matched 'quadB'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'quadA'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[0]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[1]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[2]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'R[3]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'G[0]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'G[1]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'G[2]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'G[3]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hanh/FinalProject361/VerilogPong/sources/NexysA7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BCD_7Seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BCD_7Seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 632.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'fourth_reg' [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'third_reg' [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'second_reg' [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'first_reg' [C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.srcs/sources_1/new/BCD_7Seg.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD_7Seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design BCD_7Seg has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design BCD_7Seg has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design BCD_7Seg has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design BCD_7Seg has port anode[0] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (fourth_reg[7]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (fourth_reg[6]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (fourth_reg[5]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (fourth_reg[4]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (third_reg[7]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (third_reg[6]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (third_reg[5]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (third_reg[4]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (second_reg[7]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (second_reg[6]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (second_reg[5]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (second_reg[4]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (first_reg[7]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (first_reg[6]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (first_reg[5]) is unused and will be removed from module BCD_7Seg.
WARNING: [Synth 8-3332] Sequential element (first_reg[4]) is unused and will be removed from module BCD_7Seg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    15|
|6     |LUT4   |    10|
|7     |LUT5   |     3|
|8     |LUT6   |    49|
|9     |FDRE   |    45|
|10    |LD     |    16|
|11    |IBUF   |     4|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   178|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 632.941 ; gain = 423.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 632.941 ; gain = 111.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 632.941 ; gain = 423.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 46 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 632.941 ; gain = 423.270
INFO: [Common 17-1381] The checkpoint 'C:/Users/hanh/FinalProject361/VerilogPong/project_1/project_1.runs/synth_1/BCD_7Seg.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 632.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 19:20:58 2022...
