{"ctrl" : {"name" : "glb",
	"regs" : [
		{"name" : "reserved0", 			"offset" : "0x0000"},
		{"name" : "reserved1", 			"offset" : "0x0004"},
		{"name" : "gen0", 				"offset" : "0x0008", "bits" : [
			{"name" : "ic3_eb", 		"offset" : "31"},
			{"name" : "ic2_eb", 		"offset" : "30"},
			{"name" : "ic1_eb", 		"offset" : "29"},
			{"name" : "rtc_tmr_eb", 	"offset" : "28"},
			{"name" : "rtc_syst0_eb", 	"offset" : "27"},
			{"name" : "rtc_kpd_eb", 	"offset" : "26"},
			{"name" : "iis1_eb", 		"offset" : "25"},
			{"name" : "rtc_eic_eb", 	"offset" : "24"},
			{"name" : "vb_eb", 			"offset" : "23"},
			{"name" : "uart2_eb", 		"offset" : "22"},
			{"name" : "uart1_eb", 		"offset" : "21"},
			{"name" : "uart0_eb", 		"offset" : "20"},
			{"name" : "syst0_eb", 		"offset" : "19"},
			{"name" : "spi1_eb", 		"offset" : "18"},
			{"name" : "spi0_eb", 		"offset" : "17"},
			{"name" : "sim1_eb", 		"offset" : "16"},
			{"name" : "ept_eb", 		"offset" : "15"},
			{"name" : "ccir_mclk_en", 	"offset" : "14"},
			{"name" : "pinreg_eb", 		"offset" : "13"},
			{"name" : "iis0_eb", 		"offset" : "12"},
			{"name" : "mcu_soft_rst", 	"offset" : "11",
				"comment" : "MCU soft reset the whole MCU sub-system, processor core, AHB and APB.\nit will be self-cleard to zero after set.\n"},
			{"name" : "mcu_dsp_rst", 	"offset" : "10",
				"comment" : "MCU soft reset DSP Z-bus Accelerators. it will be self-cleared to zero after set"},
			{"name" : "eic_eb", 		"offset" : "9"},
			{"name" : "kpd_eb", 		"offset" : "8"},
			{"name" : "efuse_eb", 		"offset" : "7"},
			{"name" : "adi_eb", 		"offset" : "6"},
			{"name" : "gpio_eb", 		"offset" : "5"},
			{"name" : "i2c0_eb", 		"offset" : "4"},
			{"name" : "sim0_eb", 		"offset" : "3"},
			{"name" : "tmr_eb", 		"offset" : "2"},
			{"name" : "reserved_eb", 	"offset" : "1:0"}
		]},
		{"name" : "pctrl", 				"offset" : "0x000c", "comment" : "Peripheral control", "bits" : [
			{"name" : "iis0_sel", 		"offset" : "31", "default" : "0"},
			{"name" : "iis1_sel", 		"offset" : "30", "default" : "0"},
			{"name" : "clk_aux1_div", 	"offset" : "29:22"},
			{"name" : "rom_clk_en", 	"offset" : "10", "default" : "1"},
			{"name" : "all_clk_en", 	"offset" : "9",
				"comment" : "All clock gatings will be invalid ,ad then all clock enable, for debug use"},
			{"name" : "uart1_sel", 		"offset" : "8", "default" : "0",
				"comment" : "Owner selection for UART1, <0: ARM control, 1: DSP control>"},
			{"name" : "mpll_cnt_done", 	"offset" : "7", "flags" : "RO",
				"comment" : "Flag indicating MPLL is stable, active high. Only for SW debug."},
			{"name" : "tdpll_cnt_done", "offset" : "6", "flags" : "RO"},
			{"name" : "dpll_cnt_done", 	"offset" : "5", "flags" : "RO"},
			{"name" : "arm_jtag_en", 	"offset" : "4", "default" : "1"},
			{"name" : "mcu_dpll_en", 	"offset" : "3", "default" : "1"},
			{"name" : "mcu_tdpll_en", 	"offset" : "2", "default" : "1"},
			{"name" : "mcu_mpll_en", 	"offset" : "1", "default" : "1"},
			{"name" : "mcu_forece_deep_sleep",	"offset" : "0",
				"comment" : "MCU force deepsleep. for debug use."}
		]},
		{"name" : "int_ctrl", 			"offset" : "0x0010"},
		{"name" : "int_clr", 			"offset" : "0x0014"},
		{"name" : "gen1", 				"offset" : "0x0018", "bits" : [
			{"name" : "rtc_arch_eb", 	"offset" : "18"},
			{"name" : "clk_aux1_en", 	"offset" : "11"},
			{"name" : "clk_aux0_en", 	"offset" : "10"},
			{"name" : "m_pll_ctrl_we", 	"offset" : "9"},
			{"name" : "clk_aux0_div", 	"offset" : "7:0"}
		]},
		{"name" : "gen3", 				"offset" : "0x001c", "bits" : [
			{"name" : "ccir_mclk_div", 	"offset" : "25:24"},
			{"name" : "jtag_daisy_en", 	"offset" : "23"},
			{"name" : "clk_iis1_div", 	"offset" : "15:8"},
			{"name" : "bond_opt", 		"offset" : "2:0"}
		]},
		{"name" : "boot_flg", 			"offset" : "0x0020", "bits" : [
			{"name" : "boot_flag", "offset" : "15:8",
				"comment" : "Function-undefined register for chip boot use"}
		]},
		{"name" : "mpll_ctrl0", 		"offset" : "0x0024"},
		{"name" : "pin_ctrl", 			"offset" : "0x0028"},
		{"name" : "gen2", 				"offset" : "0x002c", "bits" : [
			{"name" : "clk_iis0_div", 	"offset" : "31:24"},
			{"name" : "clk_spi0_div", 	"offset" : "23:21"},
			{"name" : "clk_gpu_2x_div", "offset" : "19:17"},
			{"name" : "clk_gpu_axi_div","offset" : "16:14"},
			{"name" : "clk_spi1_div", 	"offset" : "13:11"},
			{"name" : "clk_nfc_div", 	"offset" : "8:6"},
			{"name" : "clk_nfc_sel", 	"offset" : "5:4"},
			{"name" : "clk_gpu_2x_sel", "offset" : "3:2"},
			{"name" : "clk_gpu_axi_sel","offset" : "1:0"}
		]},
		{"name" : "arm_boot_addr", 		"offset" : "0x0030"},
		{"name" : "stc_st", 			"offset" : "0x0034", "bits" : [
			{"name" : "frc_wake_en", 	"offset" : "5", "flags" : "RO"},
			{"name" : "tmr_wake_afc", 	"offset" : "4", "flags" : "RO"},
			{"name" : "sch_sleep", 		"offset" : "3", "flags" : "RO"},
			{"name" : "dsp_stop",		"offset" : "2", "flags" : "RO"},
			{"name" : "mcu_stop", 		"offset" : "1", "flags" : "RO"},
			{"name" : "emc_stop", 		"offset" : "0", "flags" : "RO"}
		]},
		{"name" : "mpll_ctrl1", 		"offset" : "0x0038"},
		{"name" : "tdpll_ctrl", 		"offset" : "0x003c"},
		{"name" : "dpll_ctrl", 			"offset" : "0x0040"},
		{"name" : "busclk", 			"offset" : "0x0044"},
		{"name" : "arch_ctrl", 			"offset" : "0x0048"},
		{"name" : "soft_rst", 			"offset" : "0x004c", "bits" : [
			{"name" : "eic_soft_rst", 	"offset" : "29"},
			{"name" : "efuse_soft_rst", "offset" : "28"},
			{"name" : "pwm3_soft_rst", 	"offset" : "27"},
			{"name" : "pwm2_soft_rst", 	"offset" : "26"},
			{"name" : "pwm1_soft_rst", 	"offset" : "25"},
			{"name" : "pwm0_soft_rst", 	"offset" : "24"},
			{"name" : "vbc_soft_rst", 	"offset" : "23"},
			{"name" : "adi_soft_rst", 	"offset" : "22"},
			{"name" : "gpio_soft_rst", 	"offset" : "21"},
			{"name" : "pinreg_soft_rst","offset" : "20"},
			{"name" : "syst0_soft_rst", "offset" : "19"},
			{"name" : "reserved18", 	"offset" : "18"},
			{"name" : "iis1_soft_rst", 	"offset" : "17"},
			{"name" : "iis0_soft_rst", 	"offset" : "16"},
			{"name" : "spi1_soft_rst", 	"offset" : "15"},
			{"name" : "spi0_soft_rst", 	"offset" : "14"},
			{"name" : "uart2_soft_rst", "offset" : "13"},
			{"name" : "uart1_soft_rst", "offset" : "12"},
			{"name" : "uart0_soft_rst", "offset" : "11"},
			{"name" : "ept_soft_rst", 	"offset" : "10"},
			{"name" : "reserved09", 	"offset" : "9"},
			{"name" : "tmr_soft_rst", 	"offset" : "8"},
			{"name" : "reserved07", 	"offset" : "7"},
			{"name" : "sim1_soft_rst", 	"offset" : "6"},
			{"name" : "sim0_soft_rst", 	"offset" : "5"},
			{"name" : "i2c3_soft_rst", 	"offset" : "4"},
			{"name" : "i2c2_soft_rst", 	"offset" : "3"},
			{"name" : "i2c1_soft_rst", 	"offset" : "2"},
			{"name" : "kpd_soft_rst", 	"offset" : "1"},
			{"name" : "i2c0_soft_rst", 	"offset" : "0"}
		]},
		{"name" : "reserved2", 			"offset" : "0x0050"},
		{"name" : "reserved3", 			"offset" : "0x0054"},
		{"name" : "nfc_dly_ctrl", 		"offset" : "0x0058"},
		{"name" : "clk_dly_ctrl", 		"offset" : "0x005c"},
		{"name" : "gen4", 				"offset" : "0x0060"},
		{"name" : "reserved4", 			"offset" : "0x0064"},
		{"name" : "pwr_ctrl0", 			"offset" : "0x0068"},
		{"name" : "pwr_ctrl1", 			"offset" : "0x006c"},
		{"name" : "pll_scr", 			"offset" : "0x0070"},
		{"name" : "clk_en", 			"offset" : "0x0074"},
		{"name" : "clk26_ana_ctrl", 	"offset" : "0x0078"},
		{"name" : "clk_gen5", 			"offset" : "0x007c"},
		{"name" : "reserved5", 			"offset" : "0x0080"},
		{"name" : "mm_pwr_ctrl", 		"offset" : "0x0084"},
		{"name" : "ceva_ram_th_pwr_ctrl", 	"offset" : "0x0088"},
		{"name" : "gsm_pwr_ctrl", 		"offset" : "0x008c"},
		{"name" : "td_pwr_ctrl", 		"offset" : "0x0090"},
		{"name" : "peri_pwr_ctrl", 		"offset" : "0x0094"},
		{"name" : "ceva_ram_bh_pwr_ctrl", 	"offset" : "0x0098"},
		{"name" : "arm_sys_pwr_ctrl", 	"offset" : "0x009c"},
		{"name" : "g3d_pwr_ctrl", 		"offset" : "0x00a0"}
	],

	"vars" : [
	]
}}
