// Seed: 1995382114
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output wire id_2
);
  wire id_4;
  wor  id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_0 = {id_5, 1, 1'd0};
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  id_10 :
  assert property (@(posedge id_8) id_4)
  else $display;
  tri  id_11 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
