<!DOCTYPE HTML>
<html>
<head>
<title>ZealOS</title><meta http-equiv="Content-Type" content="text/html;charset=US-ASCII">
<meta name="generator" content="ZealOS V2.03">
<style type="text/css">
body {background-color:#1f1f1f;}
.cF0{color:#e3e3e3;background-color:#1f1f1f;}
.cF1{color:#4f84a6;background-color:#1f1f1f;}
.cF2{color:#73a255;background-color:#1f1f1f;}
.cF3{color:#297582;background-color:#1f1f1f;}
.cF4{color:#b34f4b;background-color:#1f1f1f;}
.cF5{color:#8a52c3;background-color:#1f1f1f;}
.cF6{color:#b7822f;background-color:#1f1f1f;}
.cF7{color:#444444;background-color:#1f1f1f;}
.cF8{color:#6d6d6d;background-color:#1f1f1f;}
.cF9{color:#94bfde;background-color:#1f1f1f;}
.cFA{color:#a1ce97;background-color:#1f1f1f;}
.cFB{color:#6db4be;background-color:#1f1f1f;}
.cFC{color:#e88e88;background-color:#1f1f1f;}
.cFD{color:#ca94e8;background-color:#1f1f1f;}
.cFE{color:#d4b475;background-color:#1f1f1f;}
.cFF{color:#1f1f1f;background-color:#1f1f1f;}
</style>
</head>
<body>
<pre style="font-family:monospace;font-size:12pt">
<a name="l1"></a><span class=cF0>/* See </span><a href="https://zeal-operating-system.github.io/Compiler/AsmInit.ZC.html#l61"><span class=cF4>AsmHashLoad</span></a><span class=cF0>().
<a name="l2"></a>
<a name="l3"></a>'!'= IEF_DONT_SWITCH_MODES
<a name="l4"></a>'&amp;'= IEF_DEFAULT
<a name="l5"></a>'%'= IEF_NOT_IN_64_BIT      Not Allowed in 64-bit.
<a name="l6"></a>'='= IEF_48_REX             Rex 0x48 only if in 64-bit mode.
<a name="l7"></a>'`'= IEF_REX_ONLY_R8_R15
<a name="l8"></a>'^'= IEF_REX_XOR_LIKE
<a name="l9"></a>'*'= IEF_STI_LIKE           Floating STI-like for UAsm.
<a name="l10"></a>'$'= IEF_ENDING_ZERO        Ending zero for ENTER.
<a name="l11"></a>
<a name="l12"></a></span><span class=cF4>Note:</span><span class=cF0> ZealOS uses nonstandard opcodes.
<a name="l13"></a>Asm is kind-of a bonus and Terry made changes
<a name="l14"></a>to make the assembler simpler. For opcodes
<a name="l15"></a>which can have different numbers of
<a name="l16"></a>args, he separated them out -- Like IMUL and IMUL2.
<a name="l17"></a>The assembler will not report certain invalid
<a name="l18"></a>forms. Get an Intel datasheet and learn
<a name="l19"></a>which forms are valid.
<a name="l20"></a>
<a name="l21"></a>{Lock|Rep}{Seg|2E=NotBr|3E=Br}{OP}{ADD}{REX}
<a name="l22"></a>
<a name="l23"></a>':' is start of alias list.         Marked with OCF_ALIAS.
<a name="l24"></a>*/
<a name="l25"></a>
<a name="l26"></a>R8 AL       0;
<a name="l27"></a>R8 CL       1;
<a name="l28"></a>R8 DL       2;
<a name="l29"></a>R8 BL       3;
<a name="l30"></a>R8 AH       4;
<a name="l31"></a>R8 CH       5;
<a name="l32"></a>R8 DH       6;
<a name="l33"></a>R8 BH       7;
<a name="l34"></a>R8 R8u8     8;
<a name="l35"></a>R8 R9u8     9;
<a name="l36"></a>R8 R10u8    10;
<a name="l37"></a>R8 R11u8    11;
<a name="l38"></a>R8 R12u8    12;
<a name="l39"></a>R8 R13u8    13;
<a name="l40"></a>R8 R14u8    14;
<a name="l41"></a>R8 R15u8    15;
<a name="l42"></a>R8 RSPu8    20;
<a name="l43"></a>R8 RBPu8    21;
<a name="l44"></a>R8 RSIu8    22;
<a name="l45"></a>R8 RDIu8    23;
<a name="l46"></a>
<a name="l47"></a>R16 AX      0;
<a name="l48"></a>R16 CX      1;
<a name="l49"></a>R16 DX      2;
<a name="l50"></a>R16 BX      3;
<a name="l51"></a>R16 SP      4;
<a name="l52"></a>R16 BP      5;
<a name="l53"></a>R16 SI      6;
<a name="l54"></a>R16 DI      7;
<a name="l55"></a>R16 R8u16   8;
<a name="l56"></a>R16 R9u16   9;
<a name="l57"></a>R16 R10u16  10;
<a name="l58"></a>R16 R11u16  11;
<a name="l59"></a>R16 R12u16  12;
<a name="l60"></a>R16 R13u16  13;
<a name="l61"></a>R16 R14u16  14;
<a name="l62"></a>R16 R15u16  15;
<a name="l63"></a>
<a name="l64"></a>R32 EAX     0;
<a name="l65"></a>R32 ECX     1;
<a name="l66"></a>R32 EDX     2;
<a name="l67"></a>R32 EBX     3;
<a name="l68"></a>R32 ESP     4;
<a name="l69"></a>R32 EBP     5;
<a name="l70"></a>R32 ESI     6;
<a name="l71"></a>R32 EDI     7;
<a name="l72"></a>R32 R8u32   8;
<a name="l73"></a>R32 R9u32   9;
<a name="l74"></a>R32 R10u32  10;
<a name="l75"></a>R32 R11u32  11;
<a name="l76"></a>R32 R12u32  12;
<a name="l77"></a>R32 R13u32  13;
<a name="l78"></a>R32 R14u32  14;
<a name="l79"></a>R32 R15u32  15;
<a name="l80"></a>
<a name="l81"></a>R64 RAX     0;
<a name="l82"></a>R64 RCX     1;
<a name="l83"></a>R64 RDX     2;
<a name="l84"></a>R64 RBX     3;
<a name="l85"></a>R64 RSP     4;
<a name="l86"></a>R64 RBP     5;
<a name="l87"></a>R64 RSI     6;
<a name="l88"></a>R64 RDI     7;
<a name="l89"></a>R64 R8      8;
<a name="l90"></a>R64 R9      9;
<a name="l91"></a>R64 R10     10;
<a name="l92"></a>R64 R11     11;
<a name="l93"></a>R64 R12     12;
<a name="l94"></a>R64 R13     13;
<a name="l95"></a>R64 R14     14;
<a name="l96"></a>R64 R15     15;
<a name="l97"></a>R64 R8u64   8;
<a name="l98"></a>R64 R9u64   9;
<a name="l99"></a>R64 R10u64  10;
<a name="l100"></a>R64 R11u64  11;
<a name="l101"></a>R64 R12u64  12;
<a name="l102"></a>R64 R13u64  13;
<a name="l103"></a>R64 R14u64  14;
<a name="l104"></a>R64 R15u64  15;
<a name="l105"></a>
<a name="l106"></a>SEG ES 0;
<a name="l107"></a>SEG CS 1;
<a name="l108"></a>SEG SS 2;
<a name="l109"></a>SEG DS 3;
<a name="l110"></a>SEG FS 4;
<a name="l111"></a>SEG GS 5;
<a name="l112"></a>
<a name="l113"></a>FSTACK ST0 0;
<a name="l114"></a>FSTACK ST1 1;
<a name="l115"></a>FSTACK ST2 2;
<a name="l116"></a>FSTACK ST3 3;
<a name="l117"></a>FSTACK ST4 4;
<a name="l118"></a>FSTACK ST5 5;
<a name="l119"></a>FSTACK ST6 6;
<a name="l120"></a>FSTACK ST7 7;
<a name="l121"></a>
<a name="l122"></a>MM MM0 0;
<a name="l123"></a>MM MM1 1;
<a name="l124"></a>MM MM2 2;
<a name="l125"></a>MM MM3 3;
<a name="l126"></a>MM MM4 4;
<a name="l127"></a>MM MM5 5;
<a name="l128"></a>MM MM6 6;
<a name="l129"></a>MM MM7 7;
<a name="l130"></a>
<a name="l131"></a>XMM XMM0    0;
<a name="l132"></a>XMM XMM1    1;
<a name="l133"></a>XMM XMM2    2;
<a name="l134"></a>XMM XMM3    3;
<a name="l135"></a>XMM XMM4    4;
<a name="l136"></a>XMM XMM5    5;
<a name="l137"></a>XMM XMM6    6;
<a name="l138"></a>XMM XMM7    7;
<a name="l139"></a>XMM XMM8    8;
<a name="l140"></a>XMM XMM9    9;
<a name="l141"></a>XMM XMM10   10;
<a name="l142"></a>XMM XMM11   11;
<a name="l143"></a>XMM XMM12   12;
<a name="l144"></a>XMM XMM13   13;
<a name="l145"></a>XMM XMM14   14;
<a name="l146"></a>XMM XMM15   15;
<a name="l147"></a>
<a name="l148"></a>KEYWORD include         0;
<a name="l149"></a>KEYWORD define          1;
<a name="l150"></a>KEYWORD union           2;
<a name="l151"></a>KEYWORD catch           3;
<a name="l152"></a>KEYWORD class           4;
<a name="l153"></a>KEYWORD try             5;
<a name="l154"></a>KEYWORD if              6;
<a name="l155"></a>KEYWORD else            7;
<a name="l156"></a>KEYWORD for             8;
<a name="l157"></a>KEYWORD while           9;
<a name="l158"></a>KEYWORD extern          10;
<a name="l159"></a>KEYWORD _extern         11;
<a name="l160"></a>KEYWORD return          12;
<a name="l161"></a>KEYWORD sizeof          13;
<a name="l162"></a>KEYWORD _intern         14;
<a name="l163"></a>KEYWORD do              15;
<a name="l164"></a>KEYWORD asm             16;
<a name="l165"></a>KEYWORD goto            17;
<a name="l166"></a>KEYWORD exe             18;
<a name="l167"></a>KEYWORD break           19;
<a name="l168"></a>KEYWORD switch          20;
<a name="l169"></a>KEYWORD start           21;
<a name="l170"></a>KEYWORD end             22;
<a name="l171"></a>KEYWORD case            23;
<a name="l172"></a>KEYWORD default         24;
<a name="l173"></a>KEYWORD public          25;
<a name="l174"></a>KEYWORD offset          26;
<a name="l175"></a>KEYWORD import          27;
<a name="l176"></a>KEYWORD _import         28;
<a name="l177"></a>KEYWORD ifdef           29;
<a name="l178"></a>KEYWORD ifndef          30;
<a name="l179"></a>KEYWORD ifaot           31;
<a name="l180"></a>KEYWORD ifjit           32;
<a name="l181"></a>KEYWORD endif           33;
<a name="l182"></a>KEYWORD assert          34;
<a name="l183"></a>KEYWORD reg             35;
<a name="l184"></a>KEYWORD noreg           36;
<a name="l185"></a>KEYWORD lastclass       37;
<a name="l186"></a>KEYWORD no_warn         38;
<a name="l187"></a>KEYWORD help_index      39;
<a name="l188"></a>KEYWORD help_file       40;
<a name="l189"></a>KEYWORD static          41;
<a name="l190"></a>KEYWORD lock            42;
<a name="l191"></a>KEYWORD defined         43;
<a name="l192"></a>KEYWORD interrupt       44;
<a name="l193"></a>KEYWORD haserrcode      45;
<a name="l194"></a>KEYWORD argpop          46;
<a name="l195"></a>KEYWORD noargpop        47;
<a name="l196"></a>
<a name="l197"></a>ASM_KEYWORD ALIGN       64;
<a name="l198"></a>ASM_KEYWORD ORG         65;
<a name="l199"></a>ASM_KEYWORD I0          66;
<a name="l200"></a>ASM_KEYWORD I8          67;
<a name="l201"></a>ASM_KEYWORD I16         68;
<a name="l202"></a>ASM_KEYWORD I32         69;
<a name="l203"></a>ASM_KEYWORD I64         70;
<a name="l204"></a>ASM_KEYWORD U0          71;
<a name="l205"></a>ASM_KEYWORD U8          72;
<a name="l206"></a>ASM_KEYWORD U16         73;
<a name="l207"></a>ASM_KEYWORD U32         74;
<a name="l208"></a>ASM_KEYWORD U64         75;
<a name="l209"></a>ASM_KEYWORD F64         76;
<a name="l210"></a>ASM_KEYWORD DU8         77;
<a name="l211"></a>ASM_KEYWORD DU16        78;
<a name="l212"></a>ASM_KEYWORD DU32        79;
<a name="l213"></a>ASM_KEYWORD DU64        80;
<a name="l214"></a>ASM_KEYWORD DUP         81;
<a name="l215"></a>ASM_KEYWORD USE16       82;
<a name="l216"></a>ASM_KEYWORD USE32       83;
<a name="l217"></a>ASM_KEYWORD USE64       84;
<a name="l218"></a>ASM_KEYWORD IMPORT      85;
<a name="l219"></a>ASM_KEYWORD LIST        86;
<a name="l220"></a>ASM_KEYWORD NOLIST      87;
<a name="l221"></a>ASM_KEYWORD BINLOAD     88;
<a name="l222"></a>
<a name="l223"></a>OPCODE PUSH
<a name="l224"></a> 0x0E, CS
<a name="l225"></a> 0x16, SS
<a name="l226"></a> 0x1E, DS
<a name="l227"></a> 0x06, ES
<a name="l228"></a> 0x0F 0xA0, FS
<a name="l229"></a> 0x0F 0xA8, GS
<a name="l230"></a> 0x6A, &amp;IB IMM8
<a name="l231"></a> 0x68, 16 !IW IMM16
<a name="l232"></a> 0x68, 32 !ID IMM32
<a name="l233"></a> 0x50,+R 16 % R16
<a name="l234"></a> 0x50,+R 32 R32
<a name="l235"></a> 0x50,+R 32 `R64
<a name="l236"></a> 0xFF,/6 16 % RM16
<a name="l237"></a> 0xFF,/6 32 RM32
<a name="l238"></a> 0xFF,/6 32 RM64;
<a name="l239"></a>OPCODE PUSHA 0x60, 16;
<a name="l240"></a>OPCODE PUSHAD 0x60, 32;
<a name="l241"></a>OPCODE PUSHF 0x9C, 16;
<a name="l242"></a>OPCODE PUSHFD 0x9C, 32;
<a name="l243"></a>OPCODE POP
<a name="l244"></a> 0x1F, DS
<a name="l245"></a> 0x07, ES
<a name="l246"></a> 0x17, SS
<a name="l247"></a> 0x0F 0xA1, FS
<a name="l248"></a> 0x0F 0xA9, GS
<a name="l249"></a> 0x58,+R 16 R16
<a name="l250"></a> 0x58,+R 32 R32
<a name="l251"></a> 0x58,+R 32 `R64
<a name="l252"></a> 0x8F,/0 16 RM16
<a name="l253"></a> 0x8F,/0 32 RM32
<a name="l254"></a> 0x8F,/0 32 RM64;
<a name="l255"></a>OPCODE POPA 0x61, 16;
<a name="l256"></a>OPCODE POPAD 0x61, 32;
<a name="l257"></a>OPCODE POPF 0x9D, 16;
<a name="l258"></a>OPCODE POPFD 0x9D, 32;
<a name="l259"></a>OPCODE LFENCE 0x0F 0xAE 0xE8;
<a name="l260"></a>OPCODE MFENCE 0x0F 0xAE 0xF0;
<a name="l261"></a>OPCODE SFENCE 0x0F 0xAE 0xF8;
<a name="l262"></a>OPCODE LDMXCSR 0x0F 0xAE,/2 M32;
<a name="l263"></a>OPCODE STMXCSR 0x0F 0xAE,/3 M32;
<a name="l264"></a>OPCODE LDDQU 0xF2 0x0F 0xF0,/R XMM M64;
<a name="l265"></a>OPCODE MOVAPS
<a name="l266"></a> 0x0F 0x28,/R XMM XMM128
<a name="l267"></a> 0x0F 0x29,/R XMM128 XMM;
<a name="l268"></a>OPCODE MOVAPD
<a name="l269"></a> 0x66 0x0F 0x28,/R XMM XMM128
<a name="l270"></a> 0x66 0x0F 0x29,/R XMM128 XMM;
<a name="l271"></a>OPCODE MOVUPS
<a name="l272"></a> 0x0F 0x10,/R XMM XMM128
<a name="l273"></a> 0x0F 0x11,/R XMM128 XMM;
<a name="l274"></a>OPCODE MOVUPD
<a name="l275"></a> 0x66 0x0F 0x10,/R XMM XMM128
<a name="l276"></a> 0x66 0x0F 0x11,/R XMM128 XMM;
<a name="l277"></a>OPCODE MOVSS
<a name="l278"></a> 0xF3 0x0F 0x10,/R XMM XMM128
<a name="l279"></a> 0xF3 0x0F 0x11,/R XMM128 XMM;
<a name="l280"></a>OPCODE MOVSD_SSE
<a name="l281"></a> 0xF2 0x0F 0x10,/R XMM XMM128 // 2nd arg kludge
<a name="l282"></a> 0xF2 0x0F 0x10,/R XMM M64
<a name="l283"></a> 0xF2 0x0F 0x11,/R M64 XMM;
<a name="l284"></a>// 0xF2 0x0F 0x11,/R XMM64 XMM;
<a name="l285"></a>// 0xF2 0x0F 0x10,/R XMM XMM64
<a name="l286"></a>// 0xF2 0x0F 0x11,/R XMM64 XMM;
<a name="l287"></a>OPCODE MOVD
<a name="l288"></a> 0x66 0x0F 0x6E,/R XMM RM32
<a name="l289"></a> 0x66 0x0F 0x7E,/R RM32 XMM;
<a name="l290"></a>OPCODE MOVQ
<a name="l291"></a> 0x66 0x48 0x0F 0x6E,/R XMM RM64
<a name="l292"></a> 0x66 0x48 0x0F 0x7E,/R RM64 XMM
<a name="l293"></a> 0xF3 0x0F 0x7E,/R XMM XMM64;
<a name="l294"></a>OPCODE MOVLPS
<a name="l295"></a> 0x0F 0x12,/R XMM M64
<a name="l296"></a> 0x0F 0x13,/R M64 XMM;
<a name="l297"></a>OPCODE MOVLPD
<a name="l298"></a> 0x66 0x0F 0x12,/R XMM M64
<a name="l299"></a> 0x66 0x0F 0x13,/R M64 XMM;
<a name="l300"></a>OPCODE MOVHPS
<a name="l301"></a> 0x0F 0x16,/R XMM M64
<a name="l302"></a> 0x0F 0x17,/R M64 XMM;
<a name="l303"></a>OPCODE MOVHPD
<a name="l304"></a> 0x66 0x0F 0x16,/R XMM M64
<a name="l305"></a> 0x66 0x0F 0x17,/R M64 XMM;
<a name="l306"></a>OPCODE MOVDQA
<a name="l307"></a> 0x66 0x0F 0x6F,/R XMM XMM128
<a name="l308"></a> 0x66 0x0F 0x7F,/R XMM128 XMM;
<a name="l309"></a>OPCODE MOVDQU
<a name="l310"></a> 0xF3 0x0F 0x6F,/R XMM XMM128
<a name="l311"></a> 0xF3 0x0F 0x7F,/R XMM128 XMM;
<a name="l312"></a>OPCODE MOVDDUP 0xF2 0x0F 0x12,/R XMM XMM64;
<a name="l313"></a>OPCODE MOVSLDUP 0xF3 0x0F 0x12,/R XMM XMM128;
<a name="l314"></a>OPCODE MOVSHDUP 0xF3 0x0F 0x16,/R XMM XMM128;
<a name="l315"></a>OPCODE MOVLHPS 0x0F 0x16,/R XMM XMM128; // 2nd arg kludge
<a name="l316"></a>OPCODE MOVHLPS 0x0F 0x12,/R XMM XMM128; // 2nd arg kludge
<a name="l317"></a>OPCODE MOVNTI
<a name="l318"></a> 0x0F 0xC3,/R M32 R32
<a name="l319"></a> 0x0F 0xC3,/R M64 R64;//do we need M32 line..?
<a name="l320"></a>OPCODE MOVNTPS 0x0F 0x2B,/R M128 XMM;
<a name="l321"></a>OPCODE MOVNTPD 0x66 0x0F 0x2B,/R M128 XMM;
<a name="l322"></a>OPCODE MOVNTDQ 0x66 0x0F 0xE7,/R M128 XMM;
<a name="l323"></a>OPCODE MOVMSKPS 0x0F 0x50,/R R64 XMM;
<a name="l324"></a>OPCODE MOVMSKPD 0x66 0x0F 0x50,/R R64 XMM;
<a name="l325"></a>OPCODE PMOVMSKB 0x66 0x0F 0xD7,/R R64 XMM;
<a name="l326"></a>OPCODE PMOVSXBW 0x66 0x0F 0x38 0x20,/R XMM XMM64;
<a name="l327"></a>OPCODE PMOVSXBD 0x66 0x0F 0x38 0x21,/R XMM XMM32;
<a name="l328"></a>OPCODE PMOVSXBQ 0x66 0x0F 0x38 0x22,/R XMM XMM16;
<a name="l329"></a>OPCODE PMOVSXWD 0x66 0x0F 0x38 0x23,/R XMM XMM64;
<a name="l330"></a>OPCODE PMOVSXWQ 0x66 0x0F 0x38 0x24,/R XMM XMM32;
<a name="l331"></a>OPCODE PMOVSXDQ 0x66 0x0F 0x38 0x25,/R XMM XMM64;
<a name="l332"></a>OPCODE PMOVZXBW 0x66 0x0F 0x38 0x30,/R XMM XMM64;
<a name="l333"></a>OPCODE PMOVZXBD 0x66 0x0F 0x38 0x31,/R XMM XMM32;
<a name="l334"></a>OPCODE PMOVZXBQ 0x66 0x0F 0x38 0x32,/R XMM XMM16;
<a name="l335"></a>OPCODE PMOVZXWD 0x66 0x0F 0x38 0x33,/R XMM XMM64;
<a name="l336"></a>OPCODE PMOVZXWQ 0x66 0x0F 0x38 0x34,/R XMM XMM32;
<a name="l337"></a>OPCODE PMOVZXDQ 0x66 0x0F 0x38 0x35,/R XMM XMM64;
<a name="l338"></a>OPCODE HADDPS 0xF2 0x0F 0x7C,/R XMM XMM128;
<a name="l339"></a>OPCODE HADDPD 0x66 0x0F 0x7C,/R XMM XMM128;
<a name="l340"></a>OPCODE HSUBPS 0xF2 0x0F 0x7D,/R XMM XMM128;
<a name="l341"></a>OPCODE HSUBPD 0x66 0x0F 0x7D,/R XMM XMM128;
<a name="l342"></a>OPCODE ADDSUBPS 0xF2 0x0F 0xD0,/R XMM XMM128;
<a name="l343"></a>OPCODE ADDSUBPD 0x66 0x0F 0xD0,/R XMM XMM128;
<a name="l344"></a>OPCODE RCPSS 0xF3 0x0F 0x53,/R XMM XMM32;
<a name="l345"></a>OPCODE RCPPS 0x0F 0x53,/R XMM XMM128;
<a name="l346"></a>OPCODE ANDPS 0x0F 0x54,/R XMM XMM128;
<a name="l347"></a>OPCODE ANDPD 0x66 0x0F 0x54,/R XMM XMM128;
<a name="l348"></a>OPCODE ANDNPS 0x0F 0x55,/R XMM XMM128;
<a name="l349"></a>OPCODE ANDNPD 0x66 0x0F 0x55,/R XMM XMM128;
<a name="l350"></a>OPCODE ADDSS 0xF3 0x0F 0x58,/R XMM XMM32;
<a name="l351"></a>OPCODE ADDSD 0xF2 0x0F 0x58,/R XMM XMM64;
<a name="l352"></a>OPCODE ADDPS 0x0F 0x58,/R XMM XMM128;
<a name="l353"></a>OPCODE ADDPD 0x66 0x0F 0x58,/R XMM XMM128;
<a name="l354"></a>OPCODE SUBSS 0xF3 0x0F 0x5C,/R XMM XMM32;
<a name="l355"></a>OPCODE SUBSD 0xF2 0x0F 0x5C,/R XMM XMM64;
<a name="l356"></a>OPCODE SUBPS 0x0F 0x5C,/R XMM XMM128;
<a name="l357"></a>OPCODE SUBPD 0x66 0x0F 0x5C,/R XMM XMM128;
<a name="l358"></a>OPCODE MULSS 0xF3 0x0F 0x59,/R XMM XMM32;
<a name="l359"></a>OPCODE MULSD 0xF2 0x0F 0x59,/R XMM XMM64;
<a name="l360"></a>OPCODE MULPS 0x0F 0x59,/R XMM XMM128;
<a name="l361"></a>OPCODE MULPD 0x66 0x0F 0x59,/R XMM XMM128;
<a name="l362"></a>OPCODE DIVSS 0xF3 0x0F 0x5E,/R XMM XMM32;
<a name="l363"></a>OPCODE DIVSD 0xF2 0x0F 0x5E,/R XMM XMM64;
<a name="l364"></a>OPCODE DIVPS 0x0F 0x5E,/R XMM XMM128;
<a name="l365"></a>OPCODE DIVPD 0x66 0x0F 0x5E,/R XMM XMM128;
<a name="l366"></a>OPCODE MINSS 0xF3 0x0F 0x5D,/R XMM XMM32;
<a name="l367"></a>OPCODE MINSD 0xF2 0x0F 0x5D,/R XMM XMM64;
<a name="l368"></a>OPCODE MINPS 0x0F 0x5D,/R XMM XMM128;
<a name="l369"></a>OPCODE MINPD 0x66 0x0F 0x5D,/R XMM XMM128;
<a name="l370"></a>OPCODE MAXSS 0xF3 0x0F 0x5F,/R XMM XMM32;
<a name="l371"></a>OPCODE MAXSD 0xF2 0x0F 0x5F,/R XMM XMM64;
<a name="l372"></a>OPCODE MAXPS 0x0F 0x5F,/R XMM XMM128;
<a name="l373"></a>OPCODE MAXPD 0x66 0x0F 0x5F,/R XMM XMM128;
<a name="l374"></a>OPCODE ORPS 0x0F 0x56,/R XMM XMM128;
<a name="l375"></a>OPCODE ORPD 0x66 0x0F 0x56,/R XMM XMM128;
<a name="l376"></a>OPCODE XORPS 0x0F 0x57,/R XMM XMM128;
<a name="l377"></a>OPCODE XORPD 0x66 0x0F 0x57,/R XMM XMM128;
<a name="l378"></a>OPCODE SQRTSS 0xF3 0x0F 0x51,/R XMM XMM32;
<a name="l379"></a>OPCODE SQRTSD 0xF2 0x0F 0x51,/R XMM XMM64;
<a name="l380"></a>OPCODE SQRTPS 0x0F 0x51,/R XMM XMM128;
<a name="l381"></a>OPCODE SQRTPD 0x66 0x0F 0x51,/R XMM XMM128;
<a name="l382"></a>OPCODE RSQRTSS 0xF3 0x0F 0x52,/R XMM XMM32;
<a name="l383"></a>OPCODE RSQRTPS 0x0F 0x52,/R XMM XMM128;
<a name="l384"></a>OPCODE CVTSD2SS 0xF2 0x0F 0x5A,/R XMM XMM64;
<a name="l385"></a>OPCODE CVTSS2SD 0xF3 0x0F 0x5A,/R XMM XMM32;
<a name="l386"></a>OPCODE CVTSS2SI
<a name="l387"></a> 0xF3 0x0F 0x2D,/R R32 XMM32
<a name="l388"></a> 0xF3 0x48 0x0F 0x2D,/R R64 XMM;
<a name="l389"></a>OPCODE CVTSI2SD
<a name="l390"></a> 0xF2 0x0F 0x2A,/R XMM RM32
<a name="l391"></a> 0xF2 0x48 0x0F 0x2A,/R XMM RM64;
<a name="l392"></a>OPCODE CVTSI2SS
<a name="l393"></a> 0xF3 0x0F 0x2A,/R XMM RM32
<a name="l394"></a> 0xF3 0x48 0x0F 0x2A,/R XMM RM64;
<a name="l395"></a>OPCODE CVTSD2SI
<a name="l396"></a> 0xF2 0x0F 0x2D,/R R32 XMM64
<a name="l397"></a> 0xF2 0x48 0x0F 0x2D,/R R64 XMM64;
<a name="l398"></a>OPCODE CVTPS2PD 0x0F 0x5A,/R XMM XMM64;
<a name="l399"></a>OPCODE CVTDQ2PS 0x0F 0x5B,/R XMM XMM128;
<a name="l400"></a>OPCODE CVTPS2DQ 0x66 0x0F 0x5B,/R XMM XMM128;
<a name="l401"></a>OPCODE CVTPD2DQ 0xF2 0x0F 0xE6,/R XMM XMM128;
<a name="l402"></a>OPCODE CVTDQ2PD 0xF3 0x0F 0xE6,/R XMM XMM128;
<a name="l403"></a>OPCODE CVTPD2PS 0x66 0x0F 0x5A,/R XMM XMM128;
<a name="l404"></a>OPCODE CVTPI2PS 0x0F 0x2A,/R XMM M64;
<a name="l405"></a>OPCODE CVTPI2PD 0x66 0x0F 0x2A,/R XMM M64;
<a name="l406"></a>OPCODE CVTTSS2SI
<a name="l407"></a> 0xF3 0x0F 0x2C,/R R32 XMM32
<a name="l408"></a> 0xF3 0x48 0x0F 0x2C,/R R64 XMM32;
<a name="l409"></a>OPCODE CVTTSD2SI
<a name="l410"></a> 0xF2 0x0F 0x2C,/R R32 XMM64
<a name="l411"></a> 0xF2 0x48 0x0F 0x2C,/R R64 XMM64;
<a name="l412"></a>OPCODE CVTTPS2DQ 0xF3 0x0F 0x5B,/R XMM XMM128;
<a name="l413"></a>OPCODE CVTTPD2DQ 0x66 0x0F 0xE6,/R XMM XMM128;
<a name="l414"></a>OPCODE COMISS 0x0F 0x2F,/R XMM XMM32;
<a name="l415"></a>OPCODE COMISD 0x66 0x0F 0x2F,/R XMM XMM64;
<a name="l416"></a>OPCODE UCOMISS 0x0F 0x2E,/R XMM XMM32;
<a name="l417"></a>OPCODE UCOMISD 0x66 0x0F 0x2E,/R XMM XMM64;
<a name="l418"></a>OPCODE UNPCKLPS 0x0F 0x14,/R XMM XMM128;
<a name="l419"></a>OPCODE UNPCKLPD 0x66 0x0F 0x14,/R XMM XMM128;
<a name="l420"></a>OPCODE UNPCKHPS 0x0F 0x15,/R XMM XMM128;
<a name="l421"></a>OPCODE UNPCKHPD 0x66 0x0F 0x15,/R XMM XMM128;
<a name="l422"></a>OPCODE MASKMOVDQU 0x66 0x0F 0xF7,/R XMM XMM128; // 2nd arg kludge
<a name="l423"></a>OPCODE CMPSS 0xF3 0x0F 0xC2,/R IB XMM XMM32 IMM8;
<a name="l424"></a>OPCODE CMPSD_SSE 0xF2 0x0F 0xC2,/R IB XMM XMM64 IMM8;
<a name="l425"></a>OPCODE CMPPS 0x0F 0xC2, /R IB XMM XMM128 IMM8;
<a name="l426"></a>OPCODE CMPPD 0x66 0x0F 0xC2,/R IB XMM XMM128 IMM8;
<a name="l427"></a>OPCODE SHUFPS 0x0F 0xC6,/R IB XMM XMM128 IMM8;
<a name="l428"></a>OPCODE SHUFPD 0x66 0x0F 0xC6,/R IB XMM XMM128 IMM8;
<a name="l429"></a>OPCODE PSHUFB 0x66 0x0F 0x38 0x00,/R XMM XMM128;
<a name="l430"></a>OPCODE PSHUFD 0x66 0x0F 0x70,/R IB XMM XMM128 IMM8;
<a name="l431"></a>OPCODE PSHUFLW 0xF2 0x0F 0x70,/R IB XMM XMM128 IMM8;
<a name="l432"></a>OPCODE PSHUFHW 0xF3 0x0F 0x70,/R IB XMM XMM128 IMM8;
<a name="l433"></a>OPCODE ROUNDSS 0x66 0x0F 0x3A 0x0A,/R IB XMM XMM32 IMM8;
<a name="l434"></a>OPCODE ROUNDSD 0x66 0x0F 0x3A 0x0B,/R IB XMM XMM64 IMM8;
<a name="l435"></a>OPCODE ROUNDPS 0x66 0x0F 0x3A 0x08,/R IB XMM XMM128 IMM8;
<a name="l436"></a>OPCODE ROUNDPD 0x66 0x0F 0x3A 0x09,/R IB XMM XMM128 IMM8;
<a name="l437"></a>OPCODE BLENDVPS 0x66 0x0F 0x38 0x14,/R XMM XMM128;
<a name="l438"></a>OPCODE BLENDVPD 0x66 0x0F 0x38 0x15,/R XMM XMM128;
<a name="l439"></a>OPCODE BLENDPS 0x66 0x0F 0x3A 0x0C,/R IB XMM XMM128 IMM8;
<a name="l440"></a>OPCODE BLENDPD 0x66 0x0F 0x3A 0x0D,/R IB XMM XMM128 IMM8;
<a name="l441"></a>OPCODE PBLENDW 0x66 0x0F 0x3A 0x0E,/R IB XMM XMM128 IMM8;
<a name="l442"></a>OPCODE DPPS 0x66 0x0F 0x3A 0x40,/R IB XMM XMM128 IMM8;
<a name="l443"></a>OPCODE DPPD 0x66 0x0F 0x3A 0x41,/R IB XMM XMM128 IMM8;
<a name="l444"></a>OPCODE PALIGNR 0x66 0x0F 0x3A 0x0F,/R IB XMM XMM128 IMM8;
<a name="l445"></a>OPCODE PCLMULQDQ 0x66 0x0F 0x3A 0x44,/R IB XMM XMM128 IMM8;
<a name="l446"></a>OPCODE PEXTRB 0x66 0x0F 0x3A 0x14,/R IB RM8 XMM IMM8;
<a name="l447"></a>OPCODE PEXTRW
<a name="l448"></a> 0x66 0x0F 0x3A 0x15,/R IB RM16 XMM IMM8
<a name="l449"></a> 0x66 0x0F 0xC5,/R IB R64 XMM IMM8;
<a name="l450"></a>OPCODE PEXTRD 0x66 0x0F 0x3A 0x16,/R IB RM32 XMM IMM8;
<a name="l451"></a>OPCODE PEXTRQ 0x66 0x48 0x0F 0x3A 0x16,/R IB RM64 XMM IMM8;
<a name="l452"></a>OPCODE EXTRACTPS 0x66 0x0F 0x3A 0x17,/R IB RM32 XMM IMM8;
<a name="l453"></a>OPCODE PINSRB 0x66 0x0F 0x3A 0x20,/R IB XMM RM8 IMM8; // RM8 is actually R32/M8 ?...
<a name="l454"></a>OPCODE PINSRW 0x66 0x0F 0xC4,/R IB XMM RM16 IMM8; // RM16 is actually R32/M16 ?...
<a name="l455"></a>OPCODE PINSRD 0x66 0x0F 0x3A 0x22,/R IB XMM RM32 IMM8;
<a name="l456"></a>OPCODE PINSRQ 0x66 0x48 0x0F 0x3A 0x22,/R IB XMM RM64 IMM8;
<a name="l457"></a>OPCODE PCMPESTRM 0x66 0x0F 0x3A 0x60,/R XMM XMM128 IMM8;
<a name="l458"></a>OPCODE PCMPESTRI 0x66 0x0F 0x3A 0x61,/R XMM XMM128 IMM8;
<a name="l459"></a>OPCODE PCMPISTRM 0x66 0x0F 0x3A 0x62,/R XMM XMM128 IMM8;
<a name="l460"></a>OPCODE PCMPISTRI 0x66 0x0F 0x3A 0x63,/R XMM XMM128 IMM8;
<a name="l461"></a>OPCODE PCMPGTB 0x66 0x0F 0x64,/R XMM XMM128;
<a name="l462"></a>OPCODE PCMPGTW 0x66 0x0F 0x65,/R XMM XMM128;
<a name="l463"></a>OPCODE PCMPGTD 0x66 0x0F 0x66,/R XMM XMM128;
<a name="l464"></a>OPCODE PCMPGTQ 0x66 0x0F 0x38 0x37,/R XMM XMM128;
<a name="l465"></a>OPCODE PCMPEQB 0x66 0x0F 0x74,/R XMM XMM128;
<a name="l466"></a>OPCODE PCMPEQW 0x66 0x0F 0x75,/R XMM XMM128;
<a name="l467"></a>OPCODE PCMPEQD 0x66 0x0F 0x76,/R XMM XMM128;
<a name="l468"></a>OPCODE PCMPEQQ 0x66 0x0F 0x38 0x29,/R XMM XMM128;
<a name="l469"></a>OPCODE PSRLW
<a name="l470"></a> 0x66 0x0F 0xD1,/R XMM XMM128
<a name="l471"></a> 0x66 0x0F 0x71,/2 IB XMM IMM8;
<a name="l472"></a>OPCODE PSRLD
<a name="l473"></a> 0x66 0x0F 0xD2,/R XMM XMM128
<a name="l474"></a> 0x66 0x0F 0x72,/2 IB XMM IMM8;
<a name="l475"></a>OPCODE PSRLQ
<a name="l476"></a> 0x66 0x0F 0xD3,/R XMM XMM128
<a name="l477"></a> 0x66 0x0F 0x73,/2 IB XMM IMM8;
<a name="l478"></a>OPCODE PSLLW
<a name="l479"></a> 0x66 0x0F 0xF1,/R XMM XMM128
<a name="l480"></a> 0x66 0x0F 0x71,/6 IB XMM IMM8;
<a name="l481"></a>OPCODE PSLLD
<a name="l482"></a> 0x66 0x0F 0xF2,/R XMM XMM128
<a name="l483"></a> 0x66 0x0F 0x72,/6 XMM IMM8;
<a name="l484"></a>OPCODE PSLLQ
<a name="l485"></a> 0x66 0x0F 0xF3,/R XMM XMM128
<a name="l486"></a> 0x66 0x0F 0x73,/6 XMM IMM8;
<a name="l487"></a>OPCODE PSRAW
<a name="l488"></a> 0x66 0x0F 0xE1,/R XMM XMM128
<a name="l489"></a> 0x66 0x0F 0x71,/4 XMM IMM8;
<a name="l490"></a>OPCODE PSRAD
<a name="l491"></a> 0x66 0x0F 0xE2,/R XMM XMM128
<a name="l492"></a> 0x66 0x0F 0x72,/4 XMM IMM8;
<a name="l493"></a>OPCODE PAVGB 0x66 0x0F 0xE0,/R XMM XMM128;
<a name="l494"></a>OPCODE PAVGW 0x66 0x0F 0xE3,/R XMM XMM128;
<a name="l495"></a>OPCODE PABSB 0x66 0x0F 0x38 0x1C,/R XMM XMM128;
<a name="l496"></a>OPCODE PABSW 0x66 0x0F 0x38 0x1D,/R XMM XMM128;
<a name="l497"></a>OPCODE PABSD 0x66 0x0F 0x38 0x1E,/R XMM XMM128;
<a name="l498"></a>OPCODE PAND 0x66 0x0F 0xDB,/R XMM XMM128;
<a name="l499"></a>OPCODE PANDN 0x66 0x0F 0xDF,/R XMM XMM128;
<a name="l500"></a>OPCODE PHADDW 0x66 0x0F 0x38 0x01,/R XMM XMM128;
<a name="l501"></a>OPCODE PHADDD 0x66 0x0F 0x38 0x02,/R XMM XMM128;
<a name="l502"></a>OPCODE PHADDSW 0x66 0x0F 0x38 0x03,/R XMM XMM128;
<a name="l503"></a>OPCODE PADDUSB 0x66 0x0F 0xDC,/R XMM XMM128;
<a name="l504"></a>OPCODE PADDUSW 0x66 0x0F 0xDD,/R XMM XMM128;
<a name="l505"></a>OPCODE PADDSB 0x66 0x0F 0xEC,/R XMM XMM128;
<a name="l506"></a>OPCODE PADDSW 0x66 0x0F 0xED,/R XMM XMM128;
<a name="l507"></a>OPCODE PHSUBW 0x66 0x0F 0x38 0x05,/R XMM XMM128;
<a name="l508"></a>OPCODE PHSUBD 0x66 0x0F 0x38 0x06,/R XMM XMM128;
<a name="l509"></a>OPCODE PHSUBSW 0x66 0x0F 0x38 0x07,/R XMM XMM128;
<a name="l510"></a>OPCODE PSUBUSB 0x66 0x0F 0xD8,/R XMM XMM128;
<a name="l511"></a>OPCODE PSUBUSW 0x66 0x0F 0xD9,/R XMM XMM128;
<a name="l512"></a>OPCODE PSUBSB 0x66 0x0F 0xE8,/R XMM XMM128;
<a name="l513"></a>OPCODE PSUBSW 0x66 0x0F 0xE9,/R XMM XMM128;
<a name="l514"></a>OPCODE PADDB 0x66 0x0F 0xFC,/R XMM XMM128;
<a name="l515"></a>OPCODE PADDW 0x66 0x0F 0xFD,/R XMM XMM128;
<a name="l516"></a>OPCODE PADDD 0x66 0x0F 0xFE,/R XMM XMM128;
<a name="l517"></a>OPCODE PADDQ 0x66 0x0F 0xD4,/R XMM XMM128;
<a name="l518"></a>OPCODE PSUBB 0x66 0x0F 0xF8,/R XMM XMM128;
<a name="l519"></a>OPCODE PSUBW 0x66 0x0F 0xF9,/R XMM XMM128;
<a name="l520"></a>OPCODE PSUBD 0x66 0x0F 0xFA,/R XMM XMM128;
<a name="l521"></a>OPCODE PSUBQ 0x66 0x0F 0xFB,/R XMM XMM128;
<a name="l522"></a>OPCODE PHMINPOSUW 0x66 0x0F 0x38 0x41,/R XMM XMM128;
<a name="l523"></a>OPCODE PMINUB 0x66 0x0F 0xDA,/R XMM XMM128;
<a name="l524"></a>OPCODE PMINUW 0x66 0x0F 0x38 0x3A,/R XMM XMM128;
<a name="l525"></a>OPCODE PMINUD 0x66 0x0F 0x38 0x3B,/R XMM XMM128;
<a name="l526"></a>OPCODE PMINSB 0x66 0x0F 0x38 0x38,/R XMM XMM128;
<a name="l527"></a>OPCODE PMINSW 0x66 0x0F 0xFE,/R XMM XMM128;
<a name="l528"></a>OPCODE PMINSD 0x66 0x0F 0x38 0x39,/R XMM XMM128;
<a name="l529"></a>OPCODE PMAXUB 0x66 0x0F 0xDE,/R XMM XMM128;
<a name="l530"></a>OPCODE PMAXUW 0x66 0x0F 0x38 0x3E,/R XMM XMM128;
<a name="l531"></a>OPCODE PMAXUD 0x66 0x0F 0x37 0x3F,/R XMM XMM128;
<a name="l532"></a>OPCODE PMAXSB 0x66 0x0F 0x38 0x3C,/R XMM XMM128;
<a name="l533"></a>OPCODE PMAXSW 0x66 0x0F 0xEE,/R XMM XMM128;
<a name="l534"></a>OPCODE PMAXSD 0x66 0x0F 0x38 0x3D,/R XMM XMM128;
<a name="l535"></a>OPCODE PMULLW 0x66 0x0F 0xD5,/R XMM XMM128;
<a name="l536"></a>OPCODE PMULLD 0x66 0x0F 0x38 0x40,/R XMM XMM128;
<a name="l537"></a>OPCODE PMULHRSW 0x66 0x0F 0x38 0x0B,/R XMM XMM128;
<a name="l538"></a>OPCODE PMULHUW 0x66 0x0F 0xE4,/R XMM XMM128;
<a name="l539"></a>OPCODE PMULHW 0x66 0x0F 0xE5,/R XMM XMM128;
<a name="l540"></a>OPCODE PMULUDQ 0x66 0x0F 0xF4,/R XMM XMM128;
<a name="l541"></a>OPCODE PMULDQ 0x66 0x0F 0x38 0x28,/R XMM XMM128;
<a name="l542"></a>OPCODE PMADDWD 0x66 0x0F 0xF5,/R XMM XMM128;
<a name="l543"></a>OPCODE PMADDUBSW 0x66 0x0F 0x38 0x04,/R XMM XMM128;
<a name="l544"></a>OPCODE PTEST 0x66 0x0F 0x38 0x17,/R XMM XMM128;
<a name="l545"></a>OPCODE PSLLDQ 0x66 0x0F 0x73,/7 XMM IMM8;
<a name="l546"></a>OPCODE PSRLDQ 0x66 0x0F 0x73,/3 XMM IMM8;
<a name="l547"></a>OPCODE PSIGNB 0x66 0x0F 0x38 0x08,/R XMM XMM128;
<a name="l548"></a>OPCODE PSIGNW 0x66 0x0F 0x38 0x09,/R XMM XMM128;
<a name="l549"></a>OPCODE PSIGND 0x66 0x0F 0x38 0x0A,/R XMM XMM128;
<a name="l550"></a>OPCODE PXOR 0x66 0x0F 0xEF,/R XMM XMM128;
<a name="l551"></a>OPCODE PACKSSWB 0x66 0x0F 0x63,/R XMM XMM128;
<a name="l552"></a>OPCODE PACKUSWB 0x66 0x0F 0x67,/R XMM XMM128;
<a name="l553"></a>OPCODE PACKSSDW 0x66 0x0F 0x6B,/R XMM XMM128;
<a name="l554"></a>OPCODE PACKUSDW 0x66 0x0F 0x38 0x2B,/R XMM XMM128;
<a name="l555"></a>OPCODE PUNPCKLBW 0x66 0x0F 0x60,/R XMM XMM128;
<a name="l556"></a>OPCODE PUNPCKLWD 0x66 0x0F 0x61,/R XMM XMM128;
<a name="l557"></a>OPCODE PUNPCKLDQ 0x66 0x0F 0x62,/R XMM XMM128;
<a name="l558"></a>OPCODE PUNPCKLQDQ 0x66 0x0F 0x6C,/R XMM XMM128;
<a name="l559"></a>OPCODE PUNPCKHBW 0x66 0x0F 0x68,/R XMM XMM128;
<a name="l560"></a>OPCODE PUNPCKHWD 0x66 0x0F 0x69,/R XMM XMM128;
<a name="l561"></a>OPCODE PUNPCKHDQ 0x66 0x0F 0x6A,/R XMM XMM128;
<a name="l562"></a>OPCODE PUNPCKHQDQ 0x66 0x0F 0x6D,/R XMM XMM128;
<a name="l563"></a>OPCODE PSADBW 0x66 0x0F 0xF6,/R XMM XMM128;
<a name="l564"></a>OPCODE MPSADBW 0x66 0x0F 0x3A 0x42,/R IB XMM XMM128 IMM8;
<a name="l565"></a>OPCODE INSERTPS 0x66 0x0F 0x3A 0x21,/R IB XMM XMM32 IMM8;
<a name="l566"></a>OPCODE PREFETCHT0 0x0F 0x18,/1 M8;
<a name="l567"></a>OPCODE PREFETCHT1 0x0F 0x18,/2 M8;
<a name="l568"></a>OPCODE PREFETCHT2 0x0F 0x18,/3 M8;
<a name="l569"></a>OPCODE PREFETCHNTA 0x0F 0x18,/0 M8;
<a name="l570"></a>OPCODE MOV
<a name="l571"></a>// 0xA0, AL MOFFS8
<a name="l572"></a> 0xA1, 16 AX MOFFS16
<a name="l573"></a> 0xA1, 32 EAX MOFFS32
<a name="l574"></a>// 0xA2, MOFFS8 AL
<a name="l575"></a> 0xA3, 16 MOFFS16 AX
<a name="l576"></a> 0xA3, 32 MOFFS32 EAX
<a name="l577"></a> 0x8A,/R R8 RM8
<a name="l578"></a> 0x8B,/R 16 R16 RM16
<a name="l579"></a> 0x8B,/R 32 R32 RM32
<a name="l580"></a> 0x8B,/R 32 R64 RM64
<a name="l581"></a> 0x88,/R RM8 R8
<a name="l582"></a> 0x89,/R 16 RM16 R16
<a name="l583"></a> 0x89,/R 32 RM32 R32
<a name="l584"></a> 0x89,/R 32 RM64 R64
<a name="l585"></a> 0x8C,/R 32 RM16 SREG
<a name="l586"></a> 0x8E,/R 32 SREG RM16
<a name="l587"></a> 0xB0,+R &amp;R8 UIMM8
<a name="l588"></a> 0xB0,+R R8 IMM8
<a name="l589"></a> 0xB8,+R 16 &amp;R16 UIMM16
<a name="l590"></a> 0xB8,+R 16 R16 IMM16
<a name="l591"></a> 0xB8,+R 32 &amp;R32 UIMM32
<a name="l592"></a> 0xB8,+R 32 R32 IMM32
<a name="l593"></a> 0xB8,+R 32 `R64 UIMM32
<a name="l594"></a> 0xB8,+R 32 &amp;R64 UIMM64
<a name="l595"></a> 0xB8,+R 32 R64 IMM64
<a name="l596"></a> 0xC6, &amp;RM8 UIMM8
<a name="l597"></a> 0xC6, RM8 IMM8
<a name="l598"></a> 0xC7, 16 &amp;RM16 UIMM16
<a name="l599"></a> 0xC7, 16 RM16 IMM16
<a name="l600"></a> 0xC7, 32 &amp;RM32 UIMM32
<a name="l601"></a> 0xC7, 32 RM32 IMM32
<a name="l602"></a> 0xC7, 32 `RM64 UIMM32
<a name="l603"></a> 0xC7, 32 RM64 IMM32;
<a name="l604"></a>
<a name="l605"></a>OPCODE ADC
<a name="l606"></a> 0x14, IB &amp;AL UIMM8
<a name="l607"></a> 0x14, IB AL IMM8
<a name="l608"></a> 0x15, 16 IW &amp;AX UIMM16
<a name="l609"></a> 0x15, 16 IW AX IMM16
<a name="l610"></a> 0x15, 32 ID &amp;EAX UIMM32
<a name="l611"></a> 0x15, 32 ID EAX IMM32
<a name="l612"></a> 0x80,/2 IB RM8 IMM8
<a name="l613"></a> 0x83,/2 16 IB RM16 IMM8
<a name="l614"></a> 0x83,/2 32 IB RM32 IMM8
<a name="l615"></a> 0x83,/2 32 IB RM64 IMM8
<a name="l616"></a> 0x81,/2 16 IW RM16 IMM16
<a name="l617"></a> 0x81,/2 32 ID RM32 IMM32
<a name="l618"></a> 0x81,/2 32 ID RM64 IMM32
<a name="l619"></a> 0x12,/R R8 RM8
<a name="l620"></a> 0x13,/R 16 R16 RM16
<a name="l621"></a> 0x13,/R 32 R32 RM32
<a name="l622"></a> 0x13,/R 32 R64 RM64
<a name="l623"></a> 0x10,/R RM8 R8
<a name="l624"></a> 0x11,/R 16 RM16 R16
<a name="l625"></a> 0x11,/R 32 RM32 R32
<a name="l626"></a> 0x11,/R 32 RM64 R64;
<a name="l627"></a>OPCODE ADD
<a name="l628"></a> 0x04, IB &amp;AL UIMM8
<a name="l629"></a> 0x04, IB AL IMM8
<a name="l630"></a> 0x05, 16 IW &amp;AX UIMM16
<a name="l631"></a> 0x05, 16 IW AX IMM16
<a name="l632"></a> 0x05, 32 ID &amp;EAX UIMM32
<a name="l633"></a> 0x05, 32 ID EAX IMM32
<a name="l634"></a> 0x80,/0 IB &amp;RM8 UIMM8
<a name="l635"></a> 0x80,/0 IB RM8 IMM8
<a name="l636"></a> 0x83,/0 16 IB RM16 IMM8
<a name="l637"></a> 0x83,/0 32 IB RM32 IMM8
<a name="l638"></a> 0x83,/0 32 IB RM64 IMM8
<a name="l639"></a> 0x81,/0 16 IW RM16 IMM16
<a name="l640"></a> 0x81,/0 32 ID RM32 IMM32
<a name="l641"></a> 0x81,/0 32 ID RM64 IMM32
<a name="l642"></a> 0x02,/R R8 RM8
<a name="l643"></a> 0x03,/R 16 R16 RM16
<a name="l644"></a> 0x03,/R 32 R32 RM32
<a name="l645"></a> 0x03,/R 32 R64 RM64
<a name="l646"></a> 0x00,/R RM8 R8
<a name="l647"></a> 0x01,/R 16 RM16 R16
<a name="l648"></a> 0x01,/R 32 RM32 R32
<a name="l649"></a> 0x01,/R 32 RM64 R64;
<a name="l650"></a>OPCODE AND
<a name="l651"></a> 0x24, IB &amp;AL UIMM8
<a name="l652"></a> 0x24, IB AL IMM8
<a name="l653"></a> 0x25, 16 IW &amp;AX UIMM16
<a name="l654"></a> 0x25, 16 IW AX IMM16
<a name="l655"></a> 0x25, 32 ID &amp;EAX UIMM32
<a name="l656"></a> 0x25, 32 ID EAX IMM32
<a name="l657"></a> 0x80,/4 IB &amp;RM8 UIMM8
<a name="l658"></a> 0x80,/4 IB RM8 IMM8
<a name="l659"></a> 0x83,/4 16 IB RM16 IMM8
<a name="l660"></a> 0x83,/4 32 IB RM32 IMM8
<a name="l661"></a> 0x83,/4 32 IB RM64 IMM8
<a name="l662"></a> 0x81,/4 16 IW RM16 IMM16
<a name="l663"></a> 0x81,/4 32 ID RM32 IMM32
<a name="l664"></a> 0x81,/4 32 ID RM64 IMM32
<a name="l665"></a> 0x22,/R R8 RM8
<a name="l666"></a> 0x23,/R 16 R16 RM16
<a name="l667"></a> 0x23,/R 32 R32 RM32
<a name="l668"></a> 0x23,/R 32 R64 RM64
<a name="l669"></a> 0x20,/R RM8 R8
<a name="l670"></a> 0x21,/R 16 RM16 R16
<a name="l671"></a> 0x21,/R 32 RM32 R32
<a name="l672"></a> 0x21,/R 32 RM64 R64;
<a name="l673"></a>OPCODE CMP
<a name="l674"></a> 0x3C, IB &amp;AL UIMM8
<a name="l675"></a> 0x3C, IB AL IMM8
<a name="l676"></a> 0x3D, 16 IW &amp;AX UIMM16
<a name="l677"></a> 0x3D, 16 IW AX IMM16
<a name="l678"></a> 0x3D, 32 ID &amp;EAX UIMM32
<a name="l679"></a> 0x3D, 32 ID EAX IMM32
<a name="l680"></a> 0x80,/7 IB &amp;RM8 UIMM8
<a name="l681"></a> 0x80,/7 IB RM8 IMM8
<a name="l682"></a> 0x83,/7 16 IB RM16 IMM8
<a name="l683"></a> 0x83,/7 32 IB RM32 IMM8
<a name="l684"></a> 0x83,/7 32 IB RM64 IMM8
<a name="l685"></a> 0x81,/7 16 IW RM16 IMM16
<a name="l686"></a> 0x81,/7 32 ID RM32 IMM32
<a name="l687"></a> 0x81,/7 32 ID RM64 IMM32
<a name="l688"></a> 0x3A,/R R8 RM8
<a name="l689"></a> 0x3B,/R 16 R16 RM16 //ERROR?
<a name="l690"></a> 0x3B,/R 32 R32 RM32
<a name="l691"></a> 0x3B,/R 32 R64 RM64
<a name="l692"></a> 0x38,/R RM8 R8
<a name="l693"></a> 0x39,/R 16 RM16 R16
<a name="l694"></a> 0x39,/R 32 RM32 R32
<a name="l695"></a> 0x39,/R 32 RM64 R64;
<a name="l696"></a>OPCODE OR
<a name="l697"></a> 0x0C, IB &amp;AL UIMM8
<a name="l698"></a> 0x0C, IB AL IMM8
<a name="l699"></a> 0x0D, 16 IW &amp;AX UIMM16
<a name="l700"></a> 0x0D, 16 IW AX IMM16
<a name="l701"></a> 0x0D, 32 ID &amp;EAX UIMM32
<a name="l702"></a> 0x0D, 32 ID EAX IMM32
<a name="l703"></a> 0x80,/1 IB &amp;RM8 UIMM8
<a name="l704"></a> 0x80,/1 IB RM8 IMM8
<a name="l705"></a> 0x83,/1 16 IB RM16 IMM8
<a name="l706"></a> 0x83,/1 32 IB RM32 IMM8
<a name="l707"></a> 0x83,/1 32 IB RM64 IMM8
<a name="l708"></a> 0x81,/1 16 IW RM16 IMM16
<a name="l709"></a> 0x81,/1 32 ID RM32 IMM32
<a name="l710"></a> 0x81,/1 32 ID RM64 IMM32
<a name="l711"></a> 0x0A,/R R8 RM8
<a name="l712"></a> 0x0B,/R 16 R16 RM16
<a name="l713"></a> 0x0B,/R 32 R32 RM32
<a name="l714"></a> 0x0B,/R 32 R64 RM64
<a name="l715"></a> 0x08,/R RM8 R8
<a name="l716"></a> 0x09,/R 16 RM16 R16
<a name="l717"></a> 0x09,/R 32 RM32 R32
<a name="l718"></a> 0x09,/R 32 RM64 R64;
<a name="l719"></a>OPCODE SBB
<a name="l720"></a> 0x1C, IB &amp;AL UIMM8
<a name="l721"></a> 0x1C, IB AL IMM8
<a name="l722"></a> 0x1D, 16 IW &amp;AX UIMM16
<a name="l723"></a> 0x1D, 16 IW AX IMM16
<a name="l724"></a> 0x1D, 32 ID &amp;EAX UIMM32
<a name="l725"></a> 0x1D, 32 ID EAX IMM32
<a name="l726"></a> 0x80,/3 IB &amp;RM8 UIMM8
<a name="l727"></a> 0x80,/3 IB RM8 IMM8
<a name="l728"></a> 0x83,/3 16 IB RM16 IMM8
<a name="l729"></a> 0x83,/3 32 IB RM32 IMM8
<a name="l730"></a> 0x83,/3 32 IB RM64 IMM8
<a name="l731"></a> 0x81,/3 16 IW RM16 IMM16
<a name="l732"></a> 0x81,/3 32 ID RM32 IMM32
<a name="l733"></a> 0x81,/3 32 ID RM64 IMM32
<a name="l734"></a> 0x1A,/R R8 RM8
<a name="l735"></a> 0x1B,/R 16 R16 RM16
<a name="l736"></a> 0x1B,/R 32 R32 RM32
<a name="l737"></a> 0x1B,/R 32 R64 RM64
<a name="l738"></a> 0x18,/R RM8 R8
<a name="l739"></a> 0x19,/R 16 RM16 R16
<a name="l740"></a> 0x19,/R 32 RM32 R32
<a name="l741"></a> 0x19,/R 32 RM64 R64;
<a name="l742"></a>OPCODE SUB
<a name="l743"></a> 0x2C, IB &amp;AL UIMM8
<a name="l744"></a> 0x2C, IB AL IMM8
<a name="l745"></a> 0x2D, 16 IW &amp;AX UIMM16
<a name="l746"></a> 0x2D, 16 IW AX IMM16
<a name="l747"></a> 0x2D, 32 ID &amp;EAX UIMM32
<a name="l748"></a> 0x2D, 32 ID EAX IMM32
<a name="l749"></a> 0x80,/5 IB &amp;RM8 UIMM8
<a name="l750"></a> 0x80,/5 IB RM8 IMM8
<a name="l751"></a> 0x83,/5 16 IB RM16 IMM8
<a name="l752"></a> 0x83,/5 32 IB RM32 IMM8
<a name="l753"></a> 0x83,/5 32 IB RM64 IMM8
<a name="l754"></a> 0x81,/5 16 IW RM16 IMM16
<a name="l755"></a> 0x81,/5 32 ID RM32 IMM32
<a name="l756"></a> 0x81,/5 32 ID RM64 IMM32
<a name="l757"></a> 0x2A,/R R8 RM8
<a name="l758"></a> 0x2B,/R 16 R16 RM16
<a name="l759"></a> 0x2B,/R 32 R32 RM32
<a name="l760"></a> 0x2B,/R 32 R64 RM64
<a name="l761"></a> 0x28,/R RM8 R8
<a name="l762"></a> 0x29,/R 16 RM16 R16
<a name="l763"></a> 0x29,/R 32 RM32 R32
<a name="l764"></a> 0x29,/R 32 RM64 R64;
<a name="l765"></a>OPCODE TEST
<a name="l766"></a> 0xA8, IB &amp;AL UIMM8
<a name="l767"></a> 0xA8, IB AL IMM8
<a name="l768"></a> 0xA9, 16 IW &amp;AX UIMM16
<a name="l769"></a> 0xA9, 16 IW AX IMM16
<a name="l770"></a> 0xA9, 32 ID &amp;EAX UIMM32
<a name="l771"></a> 0xA9, 32 ID EAX IMM32
<a name="l772"></a> 0xF6,/0 IB &amp;RM8 UIMM8
<a name="l773"></a> 0xF6,/0 IB RM8 IMM8
<a name="l774"></a> 0xF7,/0 16 IW RM16 IMM16
<a name="l775"></a> 0xF7,/0 32 ID RM32 IMM32
<a name="l776"></a> 0xF7,/0 32 ID RM64 IMM32
<a name="l777"></a> 0x84,/R RM8 R8
<a name="l778"></a> 0x85,/R 16 RM16 R16
<a name="l779"></a> 0x85,/R 32 RM32 R32
<a name="l780"></a> 0x85,/R 32 RM64 R64;
<a name="l781"></a>OPCODE NOP 0x90;
<a name="l782"></a>OPCODE NOP2 0x66 0x90;
<a name="l783"></a>OPCODE XCHG
<a name="l784"></a> 0x90,+R 16 R16 AX
<a name="l785"></a> 0x90,+R 16 AX R16
<a name="l786"></a> 0x90,+R 32 R32 EAX
<a name="l787"></a> 0x90,+R 32 EAX R32
<a name="l788"></a> 0x90,+R 32 R64 RAX
<a name="l789"></a> 0x90,+R 32 RAX R64
<a name="l790"></a> 0x86,/R R8 RM8
<a name="l791"></a> 0x87,/R 16 R16 RM16
<a name="l792"></a> 0x87,/R 32 R32 RM32
<a name="l793"></a> 0x87,/R 32 R64 RM64
<a name="l794"></a> 0x86,/R RM8 R8
<a name="l795"></a> 0x87,/R 16 RM16 R16
<a name="l796"></a> 0x87,/R 32 RM32 R32
<a name="l797"></a> 0x87,/R 32 RM64 R64;
<a name="l798"></a>OPCODE XOR
<a name="l799"></a> 0x34, IB &amp;AL UIMM8
<a name="l800"></a> 0x34, IB AL IMM8
<a name="l801"></a> 0x35, 16 IW &amp;AX UIMM16
<a name="l802"></a> 0x35, 16 IW AX IMM16
<a name="l803"></a> 0x35, 32 ID &amp;EAX UIMM32
<a name="l804"></a> 0x35, 32 ID EAX IMM32
<a name="l805"></a> 0x80,/6 IB &amp;RM8 UIMM8
<a name="l806"></a> 0x80,/6 IB RM8 IMM8
<a name="l807"></a> 0x83,/6 16 IB RM16 IMM8
<a name="l808"></a> 0x83,/6 32 IB RM32 IMM8
<a name="l809"></a> 0x83,/6 32 IB RM64 IMM8
<a name="l810"></a> 0x81,/6 16 IW RM16 IMM16
<a name="l811"></a> 0x81,/6 32 ID RM32 IMM32
<a name="l812"></a> 0x81,/6 32 ID RM64 IMM32
<a name="l813"></a> 0x32,/R R8 RM8
<a name="l814"></a> 0x33,/R 16 R16 RM16
<a name="l815"></a> 0x33,/R 32 R32 RM32
<a name="l816"></a> 0x33,/R 32 ^ R64 RM64
<a name="l817"></a> 0x30,/R RM8 R8
<a name="l818"></a> 0x31,/R 16 RM16 R16
<a name="l819"></a> 0x31,/R 32 RM32 R32
<a name="l820"></a> 0x31,/R 32 ^ RM64 R64;
<a name="l821"></a>
<a name="l822"></a>OPCODE CMOVO
<a name="l823"></a> 0x0F 0x40,/R 16 R16 RM16
<a name="l824"></a> 0x0F 0x40,/R 32 R32 RM32
<a name="l825"></a> 0x0F 0x40,/R 32 R64 RM64;
<a name="l826"></a>OPCODE CMOVNO
<a name="l827"></a> 0x0F 0x41,/R 16 R16 RM16
<a name="l828"></a> 0x0F 0x41,/R 32 R32 RM32
<a name="l829"></a> 0x0F 0x41,/R 32 R64 RM64;
<a name="l830"></a>OPCODE CMOVB
<a name="l831"></a> 0x0F 0x42,/R 16 R16 RM16
<a name="l832"></a> 0x0F 0x42,/R 32 R32 RM32
<a name="l833"></a> 0x0F 0x42,/R 32 R64 RM64           :CMOVC CMOVNAE;
<a name="l834"></a>OPCODE CMOVAE
<a name="l835"></a> 0x0F 0x43,/R 16 R16 RM16
<a name="l836"></a> 0x0F 0x43,/R 32 R32 RM32
<a name="l837"></a> 0x0F 0x43,/R 32 R64 RM64           :CMOVNB CMOVNC;
<a name="l838"></a>OPCODE CMOVE
<a name="l839"></a> 0x0F 0x44,/R 16 R16 RM16
<a name="l840"></a> 0x0F 0x44,/R 32 R32 RM32
<a name="l841"></a> 0x0F 0x44,/R 32 R64 RM64           :CMOVZ;
<a name="l842"></a>OPCODE CMOVNE
<a name="l843"></a> 0x0F 0x45,/R 16 R16 RM16
<a name="l844"></a> 0x0F 0x45,/R 32 R32 RM32
<a name="l845"></a> 0x0F 0x45,/R 32 R64 RM64           :CMOVNZ;
<a name="l846"></a>OPCODE CMOVBE
<a name="l847"></a> 0x0F 0x46,/R 16 R16 RM16
<a name="l848"></a> 0x0F 0x46,/R 32 R32 RM32
<a name="l849"></a> 0x0F 0x46,/R 32 R64 RM64           :CMOVNA;
<a name="l850"></a>OPCODE CMOVA
<a name="l851"></a> 0x0F 0x47,/R 16 R16 RM16
<a name="l852"></a> 0x0F 0x47,/R 32 R32 RM32
<a name="l853"></a> 0x0F 0x47,/R 32 R64 RM64           :CMOVNBE;
<a name="l854"></a>OPCODE CMOVS
<a name="l855"></a> 0x0F 0x48,/R 16 R16 RM16
<a name="l856"></a> 0x0F 0x48,/R 32 R32 RM32
<a name="l857"></a> 0x0F 0x48,/R 32 R64 RM64;
<a name="l858"></a>OPCODE CMOVNS
<a name="l859"></a> 0x0F 0x49,/R 16 R16 RM16
<a name="l860"></a> 0x0F 0x49,/R 32 R32 RM32
<a name="l861"></a> 0x0F 0x49,/R 32 R64 RM64;
<a name="l862"></a>OPCODE CMOVP
<a name="l863"></a> 0x0F 0x4A,/R 16 R16 RM16
<a name="l864"></a> 0x0F 0x4A,/R 32 R32 RM32
<a name="l865"></a> 0x0F 0x4A,/R 32 R64 RM64           :CMOVPE;
<a name="l866"></a>OPCODE CMOVNP
<a name="l867"></a> 0x0F 0x4B,/R 16 R16 RM16
<a name="l868"></a> 0x0F 0x4B,/R 32 R32 RM32
<a name="l869"></a> 0x0F 0x4B,/R 32 R64 RM64           :CMOVPO;
<a name="l870"></a>OPCODE CMOVL
<a name="l871"></a> 0x0F 0x4C,/R 16 R16 RM16
<a name="l872"></a> 0x0F 0x4C,/R 32 R32 RM32
<a name="l873"></a> 0x0F 0x4C,/R 32 R64 RM64           :CMOVNGE;
<a name="l874"></a>OPCODE CMOVGE
<a name="l875"></a> 0x0F 0x4D,/R 16 R16 RM16
<a name="l876"></a> 0x0F 0x4D,/R 32 R32 RM32
<a name="l877"></a> 0x0F 0x4D,/R 32 R64 RM64           :CMOVNL;
<a name="l878"></a>OPCODE CMOVLE
<a name="l879"></a> 0x0F 0x4E,/R 16 R16 RM16
<a name="l880"></a> 0x0F 0x4E,/R 32 R32 RM32
<a name="l881"></a> 0x0F 0x4E,/R 32 R64 RM64           :CMOVNG;
<a name="l882"></a>OPCODE CMOVG
<a name="l883"></a> 0x0F 0x4F,/R 16 R16 RM16
<a name="l884"></a> 0x0F 0x4F,/R 32 R32 RM32
<a name="l885"></a> 0x0F 0x4F,/R 32 R64 RM64           :CMOVNLE;
<a name="l886"></a>
<a name="l887"></a>OPCODE CALL
<a name="l888"></a> 0xE8, 16 !&amp;CW REL16
<a name="l889"></a> 0xFF,/2 16 ! RM16
<a name="l890"></a> 0xE8, 32 !&amp;CD REL32
<a name="l891"></a> 0xFF,/2 32 ! RM32
<a name="l892"></a> 0xFF,/2 32 !`RM64
<a name="l893"></a>// 0x9A, CD PTR1616
<a name="l894"></a>// 0xFF,/3 16 M1616
<a name="l895"></a>// 0x9A, 16 CP PTR1632
<a name="l896"></a>// 0x9A, 32 CP PTR3232
<a name="l897"></a>// 0xFF,/3 32 M1632
<a name="l898"></a>;
<a name="l899"></a>
<a name="l900"></a>OPCODE JMP
<a name="l901"></a> 0xEB, &amp;CB REL8
<a name="l902"></a> 0xE9, 16 !CW REL16
<a name="l903"></a> 0xE9, 32 !CD REL32
<a name="l904"></a> 0xFF,/4 16 ! RM16
<a name="l905"></a> 0xFF,/4 32 ! RM32
<a name="l906"></a> 0xFF,/4 32 ! RM64;
<a name="l907"></a>
<a name="l908"></a>OPCODE JO
<a name="l909"></a> 0x70, &amp;CB REL8
<a name="l910"></a> 0x0F 0x80, 16 !CW REL16
<a name="l911"></a> 0x0F 0x80, 32 !CD REL32;
<a name="l912"></a>OPCODE JNO
<a name="l913"></a> 0x71, &amp;CB REL8
<a name="l914"></a> 0x0F 0x81, 16 !CW REL16
<a name="l915"></a> 0x0F 0x81, 32 !CD REL32;
<a name="l916"></a>OPCODE JB
<a name="l917"></a> 0x72, &amp;CB REL8
<a name="l918"></a> 0x0F 0x82, 16 !CW REL16
<a name="l919"></a> 0x0F 0x82, 32 !CD REL32                :JC JNAE;
<a name="l920"></a>OPCODE JAE
<a name="l921"></a> 0x73, &amp;CB REL8
<a name="l922"></a> 0x0F 0x83, 16 !CW REL16
<a name="l923"></a> 0x0F 0x83, 32 !CD REL32                :JNB JNC;
<a name="l924"></a>OPCODE JE
<a name="l925"></a> 0x74, &amp;CB REL8
<a name="l926"></a> 0x0F 0x84, 16 !CW REL16
<a name="l927"></a> 0x0F 0x84, 32 !CD REL32                :JZ;
<a name="l928"></a>OPCODE JNE
<a name="l929"></a> 0x75, &amp;CB REL8
<a name="l930"></a> 0x0F 0x85, 16 !CW REL16
<a name="l931"></a> 0x0F 0x85, 32 !CD REL32                :JNZ;
<a name="l932"></a>OPCODE JBE
<a name="l933"></a> 0x76, &amp;CB REL8
<a name="l934"></a> 0x0F 0x86, 16 !CW REL16
<a name="l935"></a> 0x0F 0x86, 32 !CD REL32                :JNA;
<a name="l936"></a>OPCODE JA
<a name="l937"></a> 0x77, &amp;CB REL8
<a name="l938"></a> 0x0F 0x87, 16 !CW REL16
<a name="l939"></a> 0x0F 0x87, 32 !CD REL32                :JNBE;
<a name="l940"></a>OPCODE JS
<a name="l941"></a> 0x78, &amp;CB REL8
<a name="l942"></a> 0x0F 0x88, 16 !CW REL16
<a name="l943"></a> 0x0F 0x88, 32 !CD REL32;
<a name="l944"></a>OPCODE JNS
<a name="l945"></a> 0x79, &amp;CB REL8
<a name="l946"></a> 0x0F 0x89, 16 !CW REL16
<a name="l947"></a> 0x0F 0x89, 32 !CD REL32;
<a name="l948"></a>OPCODE JP
<a name="l949"></a> 0x7A, &amp;CB REL8
<a name="l950"></a> 0x0F 0x8A, 16 !CW REL16
<a name="l951"></a> 0x0F 0x8A, 32 !CD REL32                :JPE;
<a name="l952"></a>OPCODE JNP
<a name="l953"></a> 0x7B, &amp;CB REL8
<a name="l954"></a> 0x0F 0x8B, 16 !CW REL16
<a name="l955"></a> 0x0F 0x8B, 32 !CD REL32                :JPO;
<a name="l956"></a>OPCODE JL
<a name="l957"></a> 0x7C, &amp;CB REL8
<a name="l958"></a> 0x0F 0x8C, 16 !CW REL16
<a name="l959"></a> 0x0F 0x8C, 32 !CD REL32                :JNGE;
<a name="l960"></a>OPCODE JGE
<a name="l961"></a> 0x7D, &amp;CB REL8
<a name="l962"></a> 0x0F 0x8D, 16 !CW REL16
<a name="l963"></a> 0x0F 0x8D, 32 !CD REL32                :JNL;
<a name="l964"></a>OPCODE JLE
<a name="l965"></a> 0x7E, &amp;CB REL8
<a name="l966"></a> 0x0F 0x8E, 16 !CW REL16
<a name="l967"></a> 0x0F 0x8E, 32 !CD REL32                :JNG;
<a name="l968"></a>OPCODE JG
<a name="l969"></a> 0x7F, &amp;CB REL8
<a name="l970"></a> 0x0F 0x8F, 16 !CW REL16
<a name="l971"></a> 0x0F 0x8F, 32 !CD REL32                :JNLE;
<a name="l972"></a>
<a name="l973"></a>OPCODE JCXZ
<a name="l974"></a> 0xE3, CB REL8                          :JECXZ JRCXZ;
<a name="l975"></a>
<a name="l976"></a>OPCODE INC
<a name="l977"></a> 0x40,+R 16 % R16
<a name="l978"></a> 0x40,+R 32 % R32
<a name="l979"></a> 0xFE,/0 RM8
<a name="l980"></a> 0xFF,/0 16 RM16
<a name="l981"></a> 0xFF,/0 32 RM32
<a name="l982"></a> 0xFF,/0 32 RM64;
<a name="l983"></a>OPCODE DEC
<a name="l984"></a> 0x48,+R 16 % R16
<a name="l985"></a> 0x48,+R 32 % R32
<a name="l986"></a> 0xFE,/1 RM8
<a name="l987"></a> 0xFF,/1 16 RM16
<a name="l988"></a> 0xFF,/1 32 RM32
<a name="l989"></a> 0xFF,/1 32 RM64;
<a name="l990"></a>OPCODE NOT
<a name="l991"></a> 0xF6,/2 RM8
<a name="l992"></a> 0xF7,/2 16 RM16
<a name="l993"></a> 0xF7,/2 32 RM32
<a name="l994"></a> 0xF7,/2 32 RM64;
<a name="l995"></a>OPCODE NEG
<a name="l996"></a> 0xF6,/3 RM8
<a name="l997"></a> 0xF7,/3 16 RM16
<a name="l998"></a> 0xF7,/3 32 RM32
<a name="l999"></a> 0xF7,/3 32 RM64;
<a name="l1000"></a>OPCODE MUL
<a name="l1001"></a> 0xF6,/4 RM8
<a name="l1002"></a> 0xF7,/4 16 RM16
<a name="l1003"></a> 0xF7,/4 32 RM32
<a name="l1004"></a> 0xF7,/4 32 RM64;
<a name="l1005"></a>OPCODE IMUL
<a name="l1006"></a> 0xF6,/5 RM8
<a name="l1007"></a> 0xF7,/5 16 RM16
<a name="l1008"></a> 0xF7,/5 32 RM32
<a name="l1009"></a> 0xF7,/5 32 RM64;
<a name="l1010"></a>OPCODE IMUL2
<a name="l1011"></a> 0x0F 0xAF,/R 16 R16 RM16
<a name="l1012"></a> 0x0F 0xAF,/R 32 R32 RM32
<a name="l1013"></a> 0x0F 0xAF,/R 32 R64 RM64
<a name="l1014"></a> 0x6B,/R 16 IB RM16 IMM8
<a name="l1015"></a> 0x6B,/R 32 IB RM32 IMM8
<a name="l1016"></a> 0x6B,/R 32 IB RM64 IMM8
<a name="l1017"></a> 0x69,/R 16 IW &amp;RM16 UIMM16
<a name="l1018"></a> 0x69,/R 16 IW RM16 IMM16
<a name="l1019"></a> 0x69,/R 32 ID &amp;RM32 UIMM32
<a name="l1020"></a> 0x69,/R 32 ID RM32 IMM32
<a name="l1021"></a> 0x69,/R 32 ID &amp;RM64 UIMM32
<a name="l1022"></a> 0x69,/R 32 ID RM64 IMM32;
<a name="l1023"></a>OPCODE DIV
<a name="l1024"></a> 0xF6,/6 RM8
<a name="l1025"></a> 0xF7,/6 16 RM16
<a name="l1026"></a> 0xF7,/6 32 RM32
<a name="l1027"></a> 0xF7,/6 32 RM64;
<a name="l1028"></a>OPCODE IDIV
<a name="l1029"></a> 0xF6,/7 RM8
<a name="l1030"></a> 0xF7,/7 16 RM16
<a name="l1031"></a> 0xF7,/7 32 RM32
<a name="l1032"></a> 0xF7,/7 32 RM64;
<a name="l1033"></a>
<a name="l1034"></a>OPCODE AAA 0x37;
<a name="l1035"></a>OPCODE AAD 0xD5 0x0A;
<a name="l1036"></a>OPCODE AAM 0xD4 0x0A;
<a name="l1037"></a>OPCODE AAS 0x3F;
<a name="l1038"></a>OPCODE ARPL 0x63,/R RM16 R16;
<a name="l1039"></a>OPCODE BOUND
<a name="l1040"></a> 0x62,/R 16 RM16 R16
<a name="l1041"></a> 0x62,/R 32 RM32 R32
<a name="l1042"></a> 0x62,/R 32 RM64 R64;
<a name="l1043"></a>OPCODE BSF
<a name="l1044"></a> 0x0F 0xBC,/R 16 R16 RM16
<a name="l1045"></a> 0x0F 0xBC,/R 32 R32 RM32
<a name="l1046"></a> 0x0F 0xBC,/R 32 R64 RM64;
<a name="l1047"></a>OPCODE BSR
<a name="l1048"></a> 0x0F 0xBD,/R 16 R16 RM16
<a name="l1049"></a> 0x0F 0xBD,/R 32 R32 RM32
<a name="l1050"></a> 0x0F 0xBD,/R 32 R64 RM64;
<a name="l1051"></a>OPCODE BSWAP
<a name="l1052"></a> 0x0F 0xC8,/R 32 R32
<a name="l1053"></a> 0x0F 0xC8,/R 32 R64;
<a name="l1054"></a>OPCODE BT
<a name="l1055"></a> 0x0F 0xA3,/R 16 RM16 R16
<a name="l1056"></a> 0x0F 0xA3,/R 32 RM32 R32
<a name="l1057"></a> 0x0F 0xA3,/R 32 RM64 R64
<a name="l1058"></a> 0x0F 0xBA,/4 16 IB &amp;RM16 UIMM8
<a name="l1059"></a> 0x0F 0xBA,/4 16 IB RM16 IMM8
<a name="l1060"></a> 0x0F 0xBA,/4 32 IB &amp;RM32 UIMM8
<a name="l1061"></a> 0x0F 0xBA,/4 32 IB RM32 IMM8
<a name="l1062"></a> 0x0F 0xBA,/4 32 IB &amp;RM64 UIMM8
<a name="l1063"></a> 0x0F 0xBA,/4 32 IB RM64 IMM8;
<a name="l1064"></a>OPCODE BTC
<a name="l1065"></a> 0x0F 0xBB,/R 16 RM16 R16
<a name="l1066"></a> 0x0F 0xBB,/R 32 RM32 R32
<a name="l1067"></a> 0x0F 0xBB,/R 32 RM64 R64
<a name="l1068"></a> 0x0F 0xBA,/7 16 IB &amp;RM16 UIMM8
<a name="l1069"></a> 0x0F 0xBA,/7 16 IB RM16 IMM8
<a name="l1070"></a> 0x0F 0xBA,/7 32 IB &amp;RM32 UIMM8
<a name="l1071"></a> 0x0F 0xBA,/7 32 IB RM32 IMM8
<a name="l1072"></a> 0x0F 0xBA,/7 32 IB &amp;RM64 UIMM8
<a name="l1073"></a> 0x0F 0xBA,/7 32 IB RM64 IMM8;
<a name="l1074"></a>OPCODE BTR
<a name="l1075"></a> 0x0F 0xB3,/R 16 RM16 R16
<a name="l1076"></a> 0x0F 0xB3,/R 32 RM32 R32
<a name="l1077"></a> 0x0F 0xB3,/R 32 RM64 R64
<a name="l1078"></a> 0x0F 0xBA,/6 16 IB &amp;RM16 UIMM8
<a name="l1079"></a> 0x0F 0xBA,/6 16 IB RM16 IMM8
<a name="l1080"></a> 0x0F 0xBA,/6 32 IB &amp;RM32 UIMM8
<a name="l1081"></a> 0x0F 0xBA,/6 32 IB RM32 IMM8
<a name="l1082"></a> 0x0F 0xBA,/6 32 IB &amp;RM64 UIMM8
<a name="l1083"></a> 0x0F 0xBA,/6 32 IB RM64 IMM8;
<a name="l1084"></a>OPCODE BTS
<a name="l1085"></a> 0x0F 0xAB,/R 16 RM16 R16
<a name="l1086"></a> 0x0F 0xAB,/R 32 RM32 R32
<a name="l1087"></a> 0x0F 0xAB,/R 32 RM64 R64
<a name="l1088"></a> 0x0F 0xBA,/5 16 IB &amp;RM16 UIMM8
<a name="l1089"></a> 0x0F 0xBA,/5 16 IB RM16 IMM8
<a name="l1090"></a> 0x0F 0xBA,/5 32 IB &amp;RM32 UIMM8
<a name="l1091"></a> 0x0F 0xBA,/5 32 IB RM32 IMM8
<a name="l1092"></a> 0x0F 0xBA,/5 32 IB &amp;RM64 UIMM8
<a name="l1093"></a> 0x0F 0xBA,/5 32 IB RM64 IMM8;
<a name="l1094"></a>OPCODE POPCNT
<a name="l1095"></a> 0xF3 0x0F 0xB8,/R 16 R16 RM16
<a name="l1096"></a> 0xF3 0x0F 0xB8,/R 32 R32 RM32
<a name="l1097"></a> 0xF3 0x48 0x0F 0xB8,/R 32 R64 RM64;
<a name="l1098"></a>
<a name="l1099"></a>OPCODE CBW 0x98, 16;
<a name="l1100"></a>OPCODE CWDE 0x98, 32;
<a name="l1101"></a>OPCODE CDQE 0x98, 32=;
<a name="l1102"></a>OPCODE CWD 0x99, 16;
<a name="l1103"></a>OPCODE CDQ 0x99, 32;
<a name="l1104"></a>OPCODE CQO 0x99, 32=;
<a name="l1105"></a>OPCODE CLC 0xF8;
<a name="l1106"></a>OPCODE CLD 0xFC;
<a name="l1107"></a>OPCODE CLI 0xFA;
<a name="l1108"></a>OPCODE CLTS 0x0F 0x06;
<a name="l1109"></a>OPCODE CMC 0xF5;
<a name="l1110"></a>OPCODE CMPSB 0xA6;
<a name="l1111"></a>OPCODE CMPSW 0xA7, 16;
<a name="l1112"></a>OPCODE CMPSD 0xA7, 32;
<a name="l1113"></a>OPCODE CMPSQ 0xA7, 32=;
<a name="l1114"></a>OPCODE CMPXCHG
<a name="l1115"></a> 0x0F 0xB0,/R RM8 R8
<a name="l1116"></a> 0x0F 0xB1,/R 16 RM16 R16
<a name="l1117"></a> 0x0F 0xB1,/R 32 RM32 R32
<a name="l1118"></a> 0x0F 0xB1,/R 32 RM64 R64;
<a name="l1119"></a>OPCODE CHPXCHG8B 0x0F 0xC7, RM64;
<a name="l1120"></a>OPCODE DAA 0x27;
<a name="l1121"></a>OPCODE DAS 0x2F;
<a name="l1122"></a>OPCODE ENTER
<a name="l1123"></a> 0xC8, $IW IMM16;
<a name="l1124"></a>OPCODE HLT 0xF4;
<a name="l1125"></a>OPCODE IN
<a name="l1126"></a> 0xE4, IB &amp;AL UIMM8
<a name="l1127"></a> 0xE4, IB AL IMM8
<a name="l1128"></a> 0xE5, 16 IB &amp;AX UIMM8
<a name="l1129"></a> 0xE5, 16 IB AX IMM8
<a name="l1130"></a> 0xE5, 32 IB &amp;EAX UIMM8
<a name="l1131"></a> 0xE5, 32 IB EAX IMM8
<a name="l1132"></a> 0xEC, AL DX
<a name="l1133"></a> 0xED, 16 AX DX
<a name="l1134"></a> 0xED, 32 EAX DX;
<a name="l1135"></a>OPCODE INS
<a name="l1136"></a> 0x6C, RM8 DX
<a name="l1137"></a> 0x6D, 16 RM16 DX
<a name="l1138"></a> 0x6D, 32 RM32 DX;
<a name="l1139"></a>OPCODE INSB 0x6C;
<a name="l1140"></a>OPCODE INSW 0x6D, 16;
<a name="l1141"></a>OPCODE INSD 0x6D, 32;
<a name="l1142"></a>OPCODE INTO 0xCE;
<a name="l1143"></a>OPCODE INT3 0xCC,                           :BPT;
<a name="l1144"></a>OPCODE INT
<a name="l1145"></a> 0xCD, IB &amp;UIMM8
<a name="l1146"></a> 0xCD, IB IMM8;
<a name="l1147"></a>OPCODE INVD 0x0F 0x08;
<a name="l1148"></a>OPCODE IRET 0xCF, 32=;
<a name="l1149"></a>OPCODE LAHF 0x9F;
<a name="l1150"></a>OPCODE LAR
<a name="l1151"></a> 0x0F 0x02,/R 16 R16 RM16
<a name="l1152"></a> 0x0F 0x02,/R 32 R32 RM32
<a name="l1153"></a> 0x0F 0x02,/R 32 R64 RM64;
<a name="l1154"></a>OPCODE LEA
<a name="l1155"></a> 0x8D,/R 16 R16 RM16
<a name="l1156"></a> 0x8D,/R 32 R32 RM32
<a name="l1157"></a> 0x8D,/R 32 R64 RM64;
<a name="l1158"></a>OPCODE LEAVE 0xC9;
<a name="l1159"></a>OPCODE LGDT
<a name="l1160"></a> 0x0F 0x01,/2 16 M16
<a name="l1161"></a> 0x0F 0x01,/2 32 M32
<a name="l1162"></a> 0x0F 0x01,/2 32 M64;
<a name="l1163"></a>OPCODE SGDT
<a name="l1164"></a> 0x0F 0x01,/0 16 M16
<a name="l1165"></a> 0x0F 0x01,/0 32 M32
<a name="l1166"></a> 0x0F 0x01,/0 32 M64;
<a name="l1167"></a>OPCODE LIDT
<a name="l1168"></a> 0x0F 0x01,/3 16 M16
<a name="l1169"></a> 0x0F 0x01,/3 32 M32
<a name="l1170"></a> 0x0F 0x01,/3 32 M64;
<a name="l1171"></a>OPCODE SIDT
<a name="l1172"></a> 0x0F 0x01,/1 16 M16
<a name="l1173"></a> 0x0F 0x01,/1 32 M32
<a name="l1174"></a> 0x0F 0x01,/1 32 M64;
<a name="l1175"></a>OPCODE LLDT
<a name="l1176"></a> 0x0F 0x00,/2 RM16;
<a name="l1177"></a>OPCODE SLDT
<a name="l1178"></a> 0x0F 0x00,/0 16 RM16
<a name="l1179"></a> 0x0F 0x00,/0 32 RM32
<a name="l1180"></a> 0x0F 0x00,/0 32 RM64;
<a name="l1181"></a>OPCODE LMSW
<a name="l1182"></a> 0x0F 0x01,/6 RM16;
<a name="l1183"></a>OPCODE SMSW
<a name="l1184"></a> 0x0F 0x01,/4 16 RM16
<a name="l1185"></a> 0x0F 0x01,/4 32 RM32
<a name="l1186"></a> 0x0F 0x01,/4 32 RM64;
<a name="l1187"></a>//OPCODE LGS LSS LFS LDS LES
<a name="l1188"></a>OPCODE LOCK 0xF0;
<a name="l1189"></a>OPCODE LODSB 0xAC;
<a name="l1190"></a>OPCODE LODSW 0xAD, 16;
<a name="l1191"></a>OPCODE LODSD 0xAD, 32;
<a name="l1192"></a>OPCODE LODSQ 0xAD, 32=;
<a name="l1193"></a>OPCODE LOOP 0xE2, CB REL8;
<a name="l1194"></a>OPCODE LOOPE 0xE1, CB REL8          :LOOPZ;
<a name="l1195"></a>OPCODE LOOPNE 0xE0, CB REL8         :LOOPNZ;
<a name="l1196"></a>OPCODE LSL
<a name="l1197"></a> 0x0F 0x03,/R 16 R16 RM16
<a name="l1198"></a> 0x0F 0x03,/R 32 R32 RM32
<a name="l1199"></a> 0x0F 0x03,/R 32 R64 RM64;
<a name="l1200"></a>OPCODE LTR
<a name="l1201"></a> 0x0F 0x00,/3 RM16;
<a name="l1202"></a>OPCODE MOVSB 0xA4;
<a name="l1203"></a>OPCODE MOVSW 0xA5, 16;
<a name="l1204"></a>OPCODE MOVSD 0xA5, 32;
<a name="l1205"></a>OPCODE MOVSQ 0xA5, 32=;
<a name="l1206"></a>OPCODE MOVSX
<a name="l1207"></a> 0x0F 0xBE,/R 16 R16 RM8
<a name="l1208"></a> 0x0F 0xBE,/R 32 R32 RM8
<a name="l1209"></a> 0x0F 0xBE,/R 32 R64 RM8
<a name="l1210"></a> 0x0F 0xBF,/R 32 R32 RM16
<a name="l1211"></a> 0x0F 0xBF,/R 32 R64 RM16;
<a name="l1212"></a>OPCODE MOVSXD
<a name="l1213"></a> 0x63,/R 32 R64 RM32;
<a name="l1214"></a>OPCODE MOVZX
<a name="l1215"></a> 0x0F 0xB6,/R 16 R16 RM8
<a name="l1216"></a> 0x0F 0xB6,/R 32 R32 RM8
<a name="l1217"></a> 0x0F 0xB6,/R 32 R64 RM8
<a name="l1218"></a> 0x0F 0xB7,/R 32 R32 RM16
<a name="l1219"></a> 0x0F 0xB7,/R 32 R64 RM16;
<a name="l1220"></a>OPCODE OUT
<a name="l1221"></a> 0xE6, IB &amp;UIMM8 AL
<a name="l1222"></a> 0xE6, IB IMM8 AL
<a name="l1223"></a> 0xE7, 16 IB &amp;UIMM8 AX
<a name="l1224"></a> 0xE7, 16 IB IMM8 AX
<a name="l1225"></a> 0xE7, 32 IB &amp;UIMM8 EAX
<a name="l1226"></a> 0xE7, 32 IB IMM8 EAX
<a name="l1227"></a> 0xEE, DX AL
<a name="l1228"></a> 0xEF, 16 DX AX
<a name="l1229"></a> 0xEF, 32 DX EAX;
<a name="l1230"></a>OPCODE OUTSB 0x6E;
<a name="l1231"></a>OPCODE OUTSW 0x6F, 16;
<a name="l1232"></a>OPCODE OUTSD 0x6F, 32;
<a name="l1233"></a>OPCODE REP_INSB
<a name="l1234"></a> 0xF3 0x6C, %
<a name="l1235"></a> 0xF3 0x48 0x6C;
<a name="l1236"></a>OPCODE REP_INSW 0xF3 0x6D, 16;
<a name="l1237"></a>OPCODE REP_INSD 0xF3 0x6D, 32;
<a name="l1238"></a>OPCODE REP_MOVSB
<a name="l1239"></a> 0xF3 0xA4, %
<a name="l1240"></a> 0xF3 0x48 0xA4;
<a name="l1241"></a>OPCODE REP_MOVSW 0xF3 0xA5, 16;
<a name="l1242"></a>OPCODE REP_MOVSD 0xF3 0xA5, 32;
<a name="l1243"></a>OPCODE REP_MOVSQ 0xF3 0x48 0xA5, 32;
<a name="l1244"></a>OPCODE REP_OUTSB,
<a name="l1245"></a> 0xF3 0x6E, %
<a name="l1246"></a> 0xF3 0x48 0x6E;
<a name="l1247"></a>OPCODE REP_OUTSW 0xF3 0x6F, 16;
<a name="l1248"></a>OPCODE REP_OUTSD 0xF3 0x6F, 32;
<a name="l1249"></a>OPCODE REP_LODSB
<a name="l1250"></a> 0xF2 0xAC, %
<a name="l1251"></a> 0xF2 0x48 0xAC;
<a name="l1252"></a>OPCODE REP_LODSW 0xF2 0xAD, 16;
<a name="l1253"></a>OPCODE REP_LODSD 0xF2 0xAD, 32;
<a name="l1254"></a>OPCODE REP_LODSQ 0xF2 0x48 0xAD, 32;
<a name="l1255"></a>OPCODE REP_STOSB
<a name="l1256"></a> 0xF3 0xAA, %
<a name="l1257"></a> 0xF3 0x48 0xAA;
<a name="l1258"></a>OPCODE REP_STOSW 0xF3 0xAB, 16;
<a name="l1259"></a>OPCODE REP_STOSD 0xF3 0xAB, 32;
<a name="l1260"></a>OPCODE REP_STOSQ 0xF3 0x48 0xAB, 32;
<a name="l1261"></a>OPCODE REPE_CMPSB
<a name="l1262"></a> 0xF3 0xA6, %
<a name="l1263"></a> 0xF3 0x48 0xA6;
<a name="l1264"></a>OPCODE REPE_CMPSW 0xF3 0xA7, 16;
<a name="l1265"></a>OPCODE REPE_CMPSD 0xF3 0xA7, 32;
<a name="l1266"></a>OPCODE REPE_CMPSQ 0xF3 0x48 0xA7, 32;
<a name="l1267"></a>OPCODE REPE_SCASB
<a name="l1268"></a> 0xF3 0xAE, %
<a name="l1269"></a> 0xF3 0x48 0xAE;
<a name="l1270"></a>OPCODE REPE_SCASW 0xF3 0xAF, 16;
<a name="l1271"></a>OPCODE REPE_SCASD 0xF3 0xAF, 32;
<a name="l1272"></a>OPCODE REPE_SCASQ 0xF3 0x48 0xAF, 32;
<a name="l1273"></a>OPCODE REPNE_CMPSB
<a name="l1274"></a> 0xF2 0xA6, %
<a name="l1275"></a> 0xF2 0x48 0xA6;
<a name="l1276"></a>OPCODE REPNE_CMPSW 0xF2 0xA7, 16;
<a name="l1277"></a>OPCODE REPNE_CMPSD 0xF2 0xA7, 32;
<a name="l1278"></a>OPCODE REPNE_CMPSQ 0xF2 0x48 0xA7, 32;
<a name="l1279"></a>OPCODE REPNE_SCASB
<a name="l1280"></a> 0xF2 0xAE, %
<a name="l1281"></a> 0xF2 0x48 0xAE;
<a name="l1282"></a>OPCODE REPNE_SCASW 0xF2 0xAF, 16;
<a name="l1283"></a>OPCODE REPNE_SCASD 0xF2 0xAF, 32;
<a name="l1284"></a>OPCODE REPNE_SCASQ 0xF2 0x48 0xAF, 32;
<a name="l1285"></a>OPCODE RET 0xC3;
<a name="l1286"></a>OPCODE RET1 0xC2, IW IMM16;
<a name="l1287"></a>OPCODE RETF 0xCB;
<a name="l1288"></a>OPCODE RETF1 0xCA, IW IMM16;
<a name="l1289"></a>OPCODE REX 0x48;
<a name="l1290"></a>OPCODE REX2 0x40;
<a name="l1291"></a>OPCODE RSM 0x0F 0xAA;
<a name="l1292"></a>OPCODE SAHF 0x9E;
<a name="l1293"></a>OPCODE SCASB 0xAE;
<a name="l1294"></a>OPCODE SCASW 0xAF, 16;
<a name="l1295"></a>OPCODE SCASD 0xAF, 32;
<a name="l1296"></a>OPCODE SCASQ 0xAF, 32=;
<a name="l1297"></a>OPCODE SEGCS 0x2E;
<a name="l1298"></a>OPCODE SEGSS 0x36;
<a name="l1299"></a>OPCODE SEGDS 0x3E;
<a name="l1300"></a>OPCODE SEGES 0x26;
<a name="l1301"></a>OPCODE SEGFS 0x64;
<a name="l1302"></a>OPCODE SEGGS 0x65;
<a name="l1303"></a>OPCODE SETO  0x0F 0x90, RM8;
<a name="l1304"></a>OPCODE SETNO 0x0F 0x91, RM8;
<a name="l1305"></a>OPCODE SETB  0x0F 0x92, RM8         :SETC SETNAE;
<a name="l1306"></a>OPCODE SETAE 0x0F 0x93, RM8         :SETNC SETNB;
<a name="l1307"></a>OPCODE SETE  0x0F 0x94, RM8         :SETZ;
<a name="l1308"></a>OPCODE SETNE 0x0F 0x95, RM8         :SETNZ;
<a name="l1309"></a>OPCODE SETBE 0x0F 0x96, RM8         :SETNA;
<a name="l1310"></a>OPCODE SETA  0x0F 0x97, RM8         :SETNBE;
<a name="l1311"></a>OPCODE SETS  0x0F 0x98, RM8;
<a name="l1312"></a>OPCODE SETNS 0x0F 0x99, RM8;
<a name="l1313"></a>OPCODE SETP  0x0F 0x9A, RM8         :SETPE;
<a name="l1314"></a>OPCODE SETNP 0x0F 0x9B, RM8         :SETPO;
<a name="l1315"></a>OPCODE SETL  0x0F 0x9C, RM8         :SETNGE;
<a name="l1316"></a>OPCODE SETGE 0x0F 0x9D, RM8         :SETNL;
<a name="l1317"></a>OPCODE SETLE 0x0F 0x9E, RM8         :SETNG;
<a name="l1318"></a>OPCODE SETG  0x0F 0x9F, RM8         :SETNLE;
<a name="l1319"></a>OPCODE SHLD
<a name="l1320"></a> 0x0F 0xA5,/R 16 RM16 R16
<a name="l1321"></a> 0x0F 0xA5,/R 32 RM32 R32
<a name="l1322"></a> 0x0F 0xA5,/R 32 RM64 R64;
<a name="l1323"></a>OPCODE SHRD
<a name="l1324"></a> 0x0F 0xAD,/R 16 RM16 R16
<a name="l1325"></a> 0x0F 0xAD,/R 32 RM32 R32
<a name="l1326"></a> 0x0F 0xAD,/R 32 RM64 R64;
<a name="l1327"></a>OPCODE STC 0xF9;
<a name="l1328"></a>OPCODE STD 0xFD;
<a name="l1329"></a>OPCODE STI 0xFB;
<a name="l1330"></a>OPCODE STOSB 0xAA;
<a name="l1331"></a>OPCODE STOSW 0xAB, 16;
<a name="l1332"></a>OPCODE STOSD 0xAB, 32;
<a name="l1333"></a>OPCODE STOSQ 0xAB, 32=;
<a name="l1334"></a>OPCODE STR
<a name="l1335"></a> 0x0F 0x00,/1 16 RM16
<a name="l1336"></a> 0x0F 0x00,/1 32 RM32
<a name="l1337"></a> 0x0F 0x00,/1 32 RM64;
<a name="l1338"></a>OPCODE VERR
<a name="l1339"></a> 0x0F 0x00,/4 16 RM16
<a name="l1340"></a> 0x0F 0x00,/4 32 RM32
<a name="l1341"></a> 0x0F 0x00,/4 32 RM64;
<a name="l1342"></a>OPCODE VERW
<a name="l1343"></a> 0x0F 0x00,/5 16 RM16
<a name="l1344"></a> 0x0F 0x00,/5 32 RM32
<a name="l1345"></a> 0x0F 0x00,/5 32 RM64;
<a name="l1346"></a>OPCODE WAIT 0x9B;
<a name="l1347"></a>OPCODE FWAIT 0x9B;
<a name="l1348"></a>OPCODE XADD
<a name="l1349"></a> 0x0F 0xC0,/R RM8 R8
<a name="l1350"></a> 0x0F 0xC1,/R 16 RM16 R16
<a name="l1351"></a> 0x0F 0xC1,/R 32 RM32 R32
<a name="l1352"></a> 0x0F 0xC1,/R 32 RM64 R64;
<a name="l1353"></a>OPCODE XLATB 0xD7;
<a name="l1354"></a>
<a name="l1355"></a>OPCODE ROL
<a name="l1356"></a> 0xD2,/0 RM8 CL
<a name="l1357"></a> 0xD3,/0 16 RM16 CL
<a name="l1358"></a> 0xD3,/0 32 RM32 CL
<a name="l1359"></a> 0xD3,/0 32 RM64 CL
<a name="l1360"></a> 0xC0,/0 IB &amp;RM8 UIMM8
<a name="l1361"></a> 0xC0,/0 IB RM8 IMM8
<a name="l1362"></a> 0xC1,/0 16 IB &amp;RM16 UIMM8
<a name="l1363"></a> 0xC1,/0 16 IB RM16 IMM8
<a name="l1364"></a> 0xC1,/0 32 IB &amp;RM32 UIMM8
<a name="l1365"></a> 0xC1,/0 32 IB RM32 IMM8
<a name="l1366"></a> 0xC1,/0 32 IB &amp;RM64 UIMM8
<a name="l1367"></a> 0xC1,/0 32 IB RM64 IMM8;
<a name="l1368"></a>OPCODE ROL1
<a name="l1369"></a> 0xD0,/0 RM8
<a name="l1370"></a> 0xD1,/0 16 RM16
<a name="l1371"></a> 0xD1,/0 32 RM32
<a name="l1372"></a> 0xD1,/0 32 RM64;
<a name="l1373"></a>OPCODE ROR
<a name="l1374"></a> 0xD2,/1 RM8 CL
<a name="l1375"></a> 0xD3,/1 16 RM16 CL
<a name="l1376"></a> 0xD3,/1 32 RM32 CL
<a name="l1377"></a> 0xD3,/1 32 RM64 CL
<a name="l1378"></a> 0xC0,/1 IB &amp;RM8 UIMM8
<a name="l1379"></a> 0xC0,/1 IB RM8 IMM8
<a name="l1380"></a> 0xC1,/1 16 IB &amp;RM16 UIMM8
<a name="l1381"></a> 0xC1,/1 16 IB RM16 IMM8
<a name="l1382"></a> 0xC1,/1 32 IB &amp;RM32 UIMM8
<a name="l1383"></a> 0xC1,/1 32 IB RM32 IMM8
<a name="l1384"></a> 0xC1,/1 32 IB &amp;RM64 UIMM8
<a name="l1385"></a> 0xC1,/1 32 IB RM64 IMM8;
<a name="l1386"></a>OPCODE ROR1
<a name="l1387"></a> 0xD0,/1 RM8
<a name="l1388"></a> 0xD1,/1 16 RM16
<a name="l1389"></a> 0xD1,/1 32 RM32
<a name="l1390"></a> 0xD1,/1 32 RM64;
<a name="l1391"></a>OPCODE RCL
<a name="l1392"></a> 0xD2,/2 RM8 CL
<a name="l1393"></a> 0xD3,/2 16 RM16 CL
<a name="l1394"></a> 0xD3,/2 32 RM32 CL
<a name="l1395"></a> 0xD3,/2 32 RM64 CL
<a name="l1396"></a> 0xC0,/2 IB &amp;RM8 UIMM8
<a name="l1397"></a> 0xC0,/2 IB RM8 IMM8
<a name="l1398"></a> 0xC1,/2 16 IB &amp;RM16 UIMM8
<a name="l1399"></a> 0xC1,/2 16 IB RM16 IMM8
<a name="l1400"></a> 0xC1,/2 32 IB &amp;RM32 UIMM8
<a name="l1401"></a> 0xC1,/2 32 IB RM32 IMM8
<a name="l1402"></a> 0xC1,/2 32 IB &amp;RM64 UIMM8
<a name="l1403"></a> 0xC1,/2 32 IB RM64 IMM8;
<a name="l1404"></a>OPCODE RCL1
<a name="l1405"></a> 0xD0,/2 RM8
<a name="l1406"></a> 0xD1,/2 16 RM16
<a name="l1407"></a> 0xD1,/2 32 RM32
<a name="l1408"></a> 0xD1,/2 32 RM64;
<a name="l1409"></a>OPCODE RCR
<a name="l1410"></a> 0xD2,/3 RM8 CL
<a name="l1411"></a> 0xD3,/3 16 RM16 CL
<a name="l1412"></a> 0xD3,/3 32 RM32 CL
<a name="l1413"></a> 0xD3,/3 32 RM64 CL
<a name="l1414"></a> 0xC0,/3 IB &amp;RM8 UIMM8
<a name="l1415"></a> 0xC0,/3 IB RM8 IMM8
<a name="l1416"></a> 0xC1,/3 16 IB &amp;RM16 UIMM8
<a name="l1417"></a> 0xC1,/3 16 IB RM16 IMM8
<a name="l1418"></a> 0xC1,/3 32 IB &amp;RM32 UIMM8
<a name="l1419"></a> 0xC1,/3 32 IB RM32 IMM8
<a name="l1420"></a> 0xC1,/3 32 IB &amp;RM64 UIMM8
<a name="l1421"></a> 0xC1,/3 32 IB RM64 IMM8;
<a name="l1422"></a>OPCODE RCR1
<a name="l1423"></a> 0xD0,/3 RM8
<a name="l1424"></a> 0xD1,/3 16 RM16
<a name="l1425"></a> 0xD1,/3 32 RM32
<a name="l1426"></a> 0xD1,/3 32 RM64;
<a name="l1427"></a>OPCODE SHL
<a name="l1428"></a> 0xD2,/4 RM8 CL
<a name="l1429"></a> 0xD3,/4 16 RM16 CL
<a name="l1430"></a> 0xD3,/4 32 RM32 CL
<a name="l1431"></a> 0xD3,/4 32 RM64 CL
<a name="l1432"></a> 0xC0,/4 IB &amp;RM8 UIMM8
<a name="l1433"></a> 0xC0,/4 IB RM8 IMM8
<a name="l1434"></a> 0xC1,/4 16 IB &amp;RM16 UIMM8
<a name="l1435"></a> 0xC1,/4 16 IB RM16 IMM8
<a name="l1436"></a> 0xC1,/4 32 IB &amp;RM32 UIMM8
<a name="l1437"></a> 0xC1,/4 32 IB RM32 IMM8
<a name="l1438"></a> 0xC1,/4 32 IB &amp;RM64 UIMM8
<a name="l1439"></a> 0xC1,/4 32 IB RM64 IMM8                :SAL;
<a name="l1440"></a>OPCODE SHL1
<a name="l1441"></a> 0xD0,/4 RM8
<a name="l1442"></a> 0xD1,/4 16 RM16
<a name="l1443"></a> 0xD1,/4 32 RM32
<a name="l1444"></a> 0xD1,/4 32 RM64                        :SAL1;
<a name="l1445"></a>OPCODE SHR
<a name="l1446"></a> 0xD2,/5 RM8 CL
<a name="l1447"></a> 0xD3,/5 16 RM16 CL
<a name="l1448"></a> 0xD3,/5 32 RM32 CL
<a name="l1449"></a> 0xD3,/5 32 RM64 CL
<a name="l1450"></a> 0xC0,/5 IB &amp;RM8 UIMM8
<a name="l1451"></a> 0xC0,/5 IB RM8 IMM8
<a name="l1452"></a> 0xC1,/5 16 IB &amp;RM16 UIMM8
<a name="l1453"></a> 0xC1,/5 16 IB RM16 IMM8
<a name="l1454"></a> 0xC1,/5 32 IB &amp;RM32 UIMM8
<a name="l1455"></a> 0xC1,/5 32 IB RM32 IMM8
<a name="l1456"></a> 0xC1,/5 32 IB &amp;RM64 UIMM8
<a name="l1457"></a> 0xC1,/5 32 IB RM64 IMM8;
<a name="l1458"></a>OPCODE SHR1
<a name="l1459"></a> 0xD0,/5 RM8
<a name="l1460"></a> 0xD1,/5 16 RM16
<a name="l1461"></a> 0xD1,/5 32 RM32
<a name="l1462"></a> 0xD1,/5 32 RM64;
<a name="l1463"></a>OPCODE SAR
<a name="l1464"></a> 0xD2,/7 RM8 CL
<a name="l1465"></a> 0xD3,/7 16 RM16 CL
<a name="l1466"></a> 0xD3,/7 32 RM32 CL
<a name="l1467"></a> 0xD3,/7 32 RM64 CL
<a name="l1468"></a> 0xC0,/7 IB &amp;RM8 UIMM8
<a name="l1469"></a> 0xC0,/7 IB RM8 IMM8
<a name="l1470"></a> 0xC1,/7 16 IB &amp;RM16 UIMM8
<a name="l1471"></a> 0xC1,/7 16 IB RM16 IMM8
<a name="l1472"></a> 0xC1,/7 32 IB &amp;RM32 UIMM8
<a name="l1473"></a> 0xC1,/7 32 IB RM32 IMM8
<a name="l1474"></a> 0xC1,/7 32 IB &amp;RM64 UIMM8
<a name="l1475"></a> 0xC1,/7 32 IB RM64 IMM8;
<a name="l1476"></a>OPCODE SAR1
<a name="l1477"></a> 0xD0,/7 RM8
<a name="l1478"></a> 0xD1,/7 16 RM16
<a name="l1479"></a> 0xD1,/7 32 RM32
<a name="l1480"></a> 0xD1,/7 32 RM64;
<a name="l1481"></a>
<a name="l1482"></a>OPCODE FILD
<a name="l1483"></a> 0xDF,/0 M16    //Load I16
<a name="l1484"></a> 0xDB,/0 M32    //Load I32
<a name="l1485"></a> 0xDF,/5 `M64;  //Load I64
<a name="l1486"></a>OPCODE FISTP
<a name="l1487"></a> 0xDF,/7 `M64;  //Store I64
<a name="l1488"></a>OPCODE FISTTP
<a name="l1489"></a> 0xDD,/1 `M64;  //Store I64
<a name="l1490"></a>OPCODE FLD
<a name="l1491"></a> 0xD9,/0 M32    //Load F32
<a name="l1492"></a> 0xDD,/0 `M64   //Load F64
<a name="l1493"></a> 0xD9 0xC0,+I* STI;
<a name="l1494"></a>OPCODE FSTP
<a name="l1495"></a> 0xD9,/3 M32    //Store F32
<a name="l1496"></a> 0xDD,/3 `M64   //Store F64
<a name="l1497"></a> 0xDD 0xD8,+I* STI;
<a name="l1498"></a>OPCODE FST
<a name="l1499"></a> 0xD9,/2 M32    //Store F32
<a name="l1500"></a> 0xDD,/2 `M64   //Store F64
<a name="l1501"></a> 0xDD 0xD0,+I* STI;
<a name="l1502"></a>OPCODE FRSTOR
<a name="l1503"></a> 0xDD,/4 M32
<a name="l1504"></a> 0xDD,/4 M64;
<a name="l1505"></a>OPCODE FSAVE
<a name="l1506"></a> 0xDD,/6 M32
<a name="l1507"></a> 0xDD,/6 M64;
<a name="l1508"></a>
<a name="l1509"></a>OPCODE FYL2X 0xD9 0xF1,*;
<a name="l1510"></a>OPCODE FYL2XP1 0xD9 0xF9,*;
<a name="l1511"></a>OPCODE F2XM1 0xD9 0xF0,*;
<a name="l1512"></a>OPCODE FABS 0xD9 0xE1,*;
<a name="l1513"></a>OPCODE FCHS 0xD9 0xE0,*;
<a name="l1514"></a>OPCODE FSIN 0xD9 0xFE,*;
<a name="l1515"></a>OPCODE FCOS 0xD9 0xFF,*;
<a name="l1516"></a>OPCODE FPTAN 0xD9 0xF2,*;
<a name="l1517"></a>OPCODE FPATAN 0xD9 0xF3,*;
<a name="l1518"></a>OPCODE FSQRT 0xD9 0xFA,*;
<a name="l1519"></a>OPCODE FMULP 0xDE 0xC8,+I* STI ST0;
<a name="l1520"></a>OPCODE FMUL
<a name="l1521"></a> 0xD8,/1 ST0 M32
<a name="l1522"></a> 0xDC,/1 `ST0 M64
<a name="l1523"></a> 0xD8 0xC8,+I* ST0 STI
<a name="l1524"></a> 0xDC 0xC8,+I* STI ST0;
<a name="l1525"></a>OPCODE FIMUL
<a name="l1526"></a> 0xDA,/1 ST0 M32
<a name="l1527"></a> 0xDE,/1 ST0 M16;
<a name="l1528"></a>OPCODE FDIVP 0xDE 0xF8,+I* STI ST0;
<a name="l1529"></a>OPCODE FDIV
<a name="l1530"></a> 0xD8,/6 ST0 M32
<a name="l1531"></a> 0xDC,/6 `ST0 M64
<a name="l1532"></a> 0xD8 0xF0,+I* ST0 STI
<a name="l1533"></a> 0xDC 0xF8,+I* STI ST0;
<a name="l1534"></a>OPCODE FDIVRP 0xDE 0xF0,+I* STI ST0;
<a name="l1535"></a>OPCODE FDIVR
<a name="l1536"></a> 0xD8,/7 ST0 M32
<a name="l1537"></a> 0xDC,/7 `ST0 M64
<a name="l1538"></a> 0xD8 0xF8,+I* ST0 STI
<a name="l1539"></a> 0xDC 0xF0,+I* STI ST0;
<a name="l1540"></a>OPCODE FPREM 0xD9 0xF8,*;
<a name="l1541"></a>OPCODE FADDP 0xDE 0xC0,+I* STI ST0;
<a name="l1542"></a>OPCODE FADD
<a name="l1543"></a> 0xD8,/0 ST0 M32
<a name="l1544"></a> 0xDC,/0 `ST0 M64
<a name="l1545"></a> 0xD8 0xC0,+I* ST0 STI
<a name="l1546"></a> 0xDC 0xC0,+I* STI ST0;
<a name="l1547"></a>OPCODE FSUBP 0xDE 0xE8,+I* STI ST0;
<a name="l1548"></a>OPCODE FSUB
<a name="l1549"></a> 0xD8,/4 ST0 M32
<a name="l1550"></a> 0xDC,/4 `ST0 M64
<a name="l1551"></a> 0xD8 0xE0,+I* ST0 STI
<a name="l1552"></a> 0xDC 0xE8,+I* STI ST0;
<a name="l1553"></a>OPCODE FSUBRP 0xDE 0xE0,+I* STI ST0;
<a name="l1554"></a>OPCODE FSUBR
<a name="l1555"></a> 0xD8,/5 ST0 M32
<a name="l1556"></a> 0xDC,/5 `ST0 M64
<a name="l1557"></a> 0xD8 0xE8,+I* ST0 STI
<a name="l1558"></a> 0xDC 0xE0,+I* STI ST0;
<a name="l1559"></a>OPCODE FCOMIP 0xDF 0xF0,+I* ST0 STI;
<a name="l1560"></a>OPCODE FCOMI 0xDB 0xF0,+I* ST0 STI;
<a name="l1561"></a>OPCODE FCLEX 0x9B 0xDB 0xE2,*;
<a name="l1562"></a>OPCODE FNCLEX 0xDB 0xE2,*;
<a name="l1563"></a>OPCODE FSTSW 0xDF 0xE0,*;
<a name="l1564"></a>OPCODE FDECSTP 0xD9 0xF6,*;
<a name="l1565"></a>OPCODE FINCSTP 0xD9 0xF7,*;
<a name="l1566"></a>OPCODE FFREE 0xDD 0xC0,+I* STI;
<a name="l1567"></a>OPCODE FRNDINT 0xD9 0xFC,*;
<a name="l1568"></a>OPCODE FSCALE 0xD9 0xFD,*;
<a name="l1569"></a>OPCODE FXTRACT 0xD9 0xF4,*;
<a name="l1570"></a>
<a name="l1571"></a>OPCODE FLD1 0xD9 0xE8,*;
<a name="l1572"></a>OPCODE FLDL2T 0xD9 0xE9,*;
<a name="l1573"></a>OPCODE FLDL2E 0xD9 0xEA,*;
<a name="l1574"></a>OPCODE FLDPI 0xD9 0xEB,*;
<a name="l1575"></a>OPCODE FLDLG2 0xD9 0xEC,*;
<a name="l1576"></a>OPCODE FLDLN2 0xD9 0xED,*;
<a name="l1577"></a>OPCODE FLDZ 0xD9 0xEE,*;
<a name="l1578"></a>
<a name="l1579"></a>OPCODE FXCH 0xD9 0xC8,+I* STI;
<a name="l1580"></a>OPCODE FTST 0xD9 0xE4,*;
<a name="l1581"></a>OPCODE FXAM 0xD9 0xE5,*;
<a name="l1582"></a>OPCODE FINIT 0x9B 0xDB 0xE3;
<a name="l1583"></a>OPCODE FNINIT 0xDB 0xE3;
<a name="l1584"></a>
<a name="l1585"></a>OPCODE FSTCW
<a name="l1586"></a> 0xD9,/7 M16;
<a name="l1587"></a>OPCODE FLDCW
<a name="l1588"></a> 0xD9,/5 M16;
<a name="l1589"></a>OPCODE FXSAVE   //512 byte
<a name="l1590"></a> 0x0F 0xAE,/0 32 M32
<a name="l1591"></a> 0x0F 0xAE,/0 32 M64;
<a name="l1592"></a>OPCODE FXRSTOR  //512 byte
<a name="l1593"></a> 0x0F 0xAE,/1 32 M32
<a name="l1594"></a> 0x0F 0xAE,/1 32 M64;
<a name="l1595"></a>
<a name="l1596"></a>OPCODE WBINVD 0x0F 0x09;
<a name="l1597"></a>OPCODE CLFLUSH 0x0F 0xAE,/7 RM8;
<a name="l1598"></a>OPCODE INVLPG 0x0F 0x01,/7 RM8;
<a name="l1599"></a>OPCODE CPUID 0x0F 0xA2, 32=;
<a name="l1600"></a>OPCODE WRMSR 0x0F 0x30, 32=;
<a name="l1601"></a>OPCODE RDTSC 0x0F 0x31;
<a name="l1602"></a>OPCODE RDMSR 0x0F 0x32, 32=;
<a name="l1603"></a>OPCODE PAUSE 0xF3 0x90;
<a name="l1604"></a>
<a name="l1605"></a>OPCODE MOV_CR0_EAX 0x0F 0x22 0xC0;
<a name="l1606"></a>OPCODE MOV_EAX_CR0 0x0F 0x20 0xC0;
<a name="l1607"></a>OPCODE MOV_CR2_EAX 0x0F 0x22 0xD0;
<a name="l1608"></a>OPCODE MOV_EAX_CR2 0x0F 0x20 0xD0;
<a name="l1609"></a>OPCODE MOV_CR3_EAX 0x0F 0x22 0xD8;
<a name="l1610"></a>OPCODE MOV_EAX_CR3 0x0F 0x20 0xD8;
<a name="l1611"></a>OPCODE MOV_CR4_EAX 0x0F 0x22 0xE0;
<a name="l1612"></a>OPCODE MOV_EAX_CR4 0x0F 0x20 0xE0;
<a name="l1613"></a>
<a name="l1614"></a>OPCODE MOV_CR0_RAX 0x0F 0x22 0xC0, 32=;
<a name="l1615"></a>OPCODE MOV_RAX_CR0 0x0F 0x20 0xC0, 32=;
<a name="l1616"></a>OPCODE MOV_CR2_RAX 0x0F 0x22 0xD0, 32=;
<a name="l1617"></a>OPCODE MOV_RAX_CR2 0x0F 0x20 0xD0, 32=;
<a name="l1618"></a>OPCODE MOV_CR3_RAX 0x0F 0x22 0xD8, 32=;
<a name="l1619"></a>OPCODE MOV_RAX_CR3 0x0F 0x20 0xD8, 32=;
<a name="l1620"></a>OPCODE MOV_CR4_RAX 0x0F 0x22 0xE0, 32=;
<a name="l1621"></a>OPCODE MOV_RAX_CR4 0x0F 0x20 0xE0, 32=;
<a name="l1622"></a>
<a name="l1623"></a>//OPCODE MULPD 0x66 0x0F 0x59,/R XMM XMM;
</span></pre></body>
</html>
