<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/test/BuildMicrobenchmark.gmk.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1095,13 +1095,13 @@</span>
      _NO_SPECIAL_REG_mask.SUBTRACT(_NON_ALLOCATABLE_REG_mask);
  
      _NO_SPECIAL_PTR_REG_mask = _ALL_REG_mask;
      _NO_SPECIAL_PTR_REG_mask.SUBTRACT(_NON_ALLOCATABLE_REG_mask);
  
<span class="udiff-line-modified-removed">-     // r27 is not allocatable when compressed oops is on, compressed klass</span>
<span class="udiff-line-modified-removed">-     // pointers doesn&#39;t use r27 after JDK-8234794</span>
<span class="udiff-line-modified-removed">-     if (UseCompressedOops) {</span>
<span class="udiff-line-modified-added">+     // r27 is not allocatable when compressed oops is on and heapbase is not</span>
<span class="udiff-line-modified-added">+     // zero, compressed klass pointers doesn&#39;t use r27 after JDK-8234794</span>
<span class="udiff-line-modified-added">+     if (UseCompressedOops &amp;&amp; CompressedOops::ptrs_base() != NULL) {</span>
        _NO_SPECIAL_REG32_mask.Remove(OptoReg::as_OptoReg(r27-&gt;as_VMReg()));
        _NO_SPECIAL_REG_mask.SUBTRACT(_HEAPBASE_REG_mask);
        _NO_SPECIAL_PTR_REG_mask.SUBTRACT(_HEAPBASE_REG_mask);
      }
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2182,19 +2182,10 @@</span>
    }
    ShouldNotReachHere();
    return 0;
  }
  
<span class="udiff-line-removed">- const uint Matcher::vector_shift_count_ideal_reg(int size) {</span>
<span class="udiff-line-removed">-   switch(size) {</span>
<span class="udiff-line-removed">-     case  8: return Op_VecD;</span>
<span class="udiff-line-removed">-     case 16: return Op_VecX;</span>
<span class="udiff-line-removed">-   }</span>
<span class="udiff-line-removed">-   ShouldNotReachHere();</span>
<span class="udiff-line-removed">-   return 0;</span>
<span class="udiff-line-removed">- }</span>
<span class="udiff-line-removed">- </span>
  // AES support not yet implemented
  const bool Matcher::pass_original_key_for_aes() {
    return false;
  }
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2225,11 +2216,11 @@</span>
  const bool Matcher::need_masked_shift_count = false;
  
  // No support for generic vector operands.
  const bool Matcher::supports_generic_vector_operands  = false;
  
<span class="udiff-line-modified-removed">- MachOper* Matcher::specialize_generic_vector_operand(MachOper* original_opnd, uint ideal_reg, bool is_temp) {</span>
<span class="udiff-line-modified-added">+ MachOper* Matcher::pd_specialize_generic_vector_operand(MachOper* original_opnd, uint ideal_reg, bool is_temp) {</span>
    ShouldNotReachHere(); // generic vector operands not supported
    return NULL;
  }
  
  bool Matcher::is_generic_reg2reg_move(MachNode* m) {
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -7497,23 +7488,21 @@</span>
    ins_encode(aarch64_enc_strw(src, mem));
  
    ins_pipe(istore_reg_mem);
  %}
  
<span class="udiff-line-modified-removed">- instruct storeImmN0(iRegIHeapbase heapbase, immN0 zero, memory4 mem)</span>
<span class="udiff-line-modified-added">+ instruct storeImmN0(immN0 zero, memory4 mem)</span>
  %{
    match(Set mem (StoreN mem zero));
<span class="udiff-line-modified-removed">-   predicate(CompressedOops::base() == NULL &amp;&amp;</span>
<span class="udiff-line-removed">-             CompressedKlassPointers::base() == NULL &amp;&amp;</span>
<span class="udiff-line-removed">-             (!needs_releasing_store(n)));</span>
<span class="udiff-line-modified-added">+   predicate(!needs_releasing_store(n));</span>
  
    ins_cost(INSN_COST);
<span class="udiff-line-modified-removed">-   format %{ &quot;strw  rheapbase, $mem\t# compressed ptr (rheapbase==0)&quot; %}</span>
<span class="udiff-line-modified-added">+   format %{ &quot;strw  zr, $mem\t# compressed ptr&quot; %}</span>
  
<span class="udiff-line-modified-removed">-   ins_encode(aarch64_enc_strw(heapbase, mem));</span>
<span class="udiff-line-modified-added">+   ins_encode(aarch64_enc_strw0(mem));</span>
  
<span class="udiff-line-modified-removed">-   ins_pipe(istore_reg_mem);</span>
<span class="udiff-line-modified-added">+   ins_pipe(istore_mem);</span>
  %}
  
  // Store Float
  instruct storeF(vRegF src, memory4 mem)
  %{
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -8507,21 +8496,10 @@</span>
    ins_encode(/* empty encoding */);
    ins_cost(0);
    ins_pipe(pipe_class_empty);
  %}
  
<span class="udiff-line-removed">- instruct castLL(iRegL dst)</span>
<span class="udiff-line-removed">- %{</span>
<span class="udiff-line-removed">-   match(Set dst (CastLL dst));</span>
<span class="udiff-line-removed">- </span>
<span class="udiff-line-removed">-   size(0);</span>
<span class="udiff-line-removed">-   format %{ &quot;# castLL of $dst&quot; %}</span>
<span class="udiff-line-removed">-   ins_encode(/* empty encoding */);</span>
<span class="udiff-line-removed">-   ins_cost(0);</span>
<span class="udiff-line-removed">-   ins_pipe(pipe_class_empty);</span>
<span class="udiff-line-removed">- %}</span>
<span class="udiff-line-removed">- </span>
  // ============================================================================
  // Atomic operation instructions
  //
  // Intel and SPARC both implement Ideal Node LoadPLocked and
  // Store{PIL}Conditional instructions using a normal load for the
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -16073,322 +16051,322 @@</span>
    ins_pipe(vdup_reg_dreg128);
  %}
  
  // ====================REDUCTION ARITHMETIC====================================
  
<span class="udiff-line-modified-removed">- instruct reduce_add2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp, iRegINoSp tmp2)</span>
<span class="udiff-line-modified-added">+ instruct reduce_add2I(iRegINoSp dst, iRegIorL2I isrc, vecD vsrc, iRegINoSp tmp, iRegINoSp tmp2)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (AddReductionVI src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (AddReductionVI isrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP tmp2);
<span class="udiff-line-modified-removed">-   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;umov  $tmp2, $src2, S, 1\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;addw  $tmp, $src1, $tmp\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;umov  $tmp, $vsrc, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;umov  $tmp2, $vsrc, S, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;addw  $tmp, $isrc, $tmp\n\t&quot;</span>
              &quot;addw  $dst, $tmp, $tmp2\t# add reduction2I&quot;
    %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);</span>
<span class="udiff-line-modified-removed">-     __ umov($tmp2$$Register, as_FloatRegister($src2$$reg), __ S, 1);</span>
<span class="udiff-line-modified-removed">-     __ addw($tmp$$Register, $src1$$Register, $tmp$$Register);</span>
<span class="udiff-line-modified-added">+     __ umov($tmp$$Register, as_FloatRegister($vsrc$$reg), __ S, 0);</span>
<span class="udiff-line-modified-added">+     __ umov($tmp2$$Register, as_FloatRegister($vsrc$$reg), __ S, 1);</span>
<span class="udiff-line-modified-added">+     __ addw($tmp$$Register, $isrc$$Register, $tmp$$Register);</span>
      __ addw($dst$$Register, $tmp$$Register, $tmp2$$Register);
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_add4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)</span>
<span class="udiff-line-modified-added">+ instruct reduce_add4I(iRegINoSp dst, iRegIorL2I isrc, vecX vsrc, vecX vtmp, iRegINoSp itmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (AddReductionVI src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (AddReductionVI isrc vsrc));</span>
    ins_cost(INSN_COST);
<span class="udiff-line-modified-removed">-   effect(TEMP tmp, TEMP tmp2);</span>
<span class="udiff-line-modified-removed">-   format %{ &quot;addv  $tmp, T4S, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;addw  $dst, $tmp2, $src1\t# add reduction4I&quot;</span>
<span class="udiff-line-modified-added">+   effect(TEMP vtmp, TEMP itmp);</span>
<span class="udiff-line-modified-added">+   format %{ &quot;addv  $vtmp, T4S, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;umov  $itmp, $vtmp, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;addw  $dst, $itmp, $isrc\t# add reduction4I&quot;</span>
    %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ addv(as_FloatRegister($tmp$$reg), __ T4S,</span>
<span class="udiff-line-modified-removed">-             as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);</span>
<span class="udiff-line-modified-removed">-     __ addw($dst$$Register, $tmp2$$Register, $src1$$Register);</span>
<span class="udiff-line-modified-added">+     __ addv(as_FloatRegister($vtmp$$reg), __ T4S,</span>
<span class="udiff-line-modified-added">+             as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ umov($itmp$$Register, as_FloatRegister($vtmp$$reg), __ S, 0);</span>
<span class="udiff-line-modified-added">+     __ addw($dst$$Register, $itmp$$Register, $isrc$$Register);</span>
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_mul2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_mul2I(iRegINoSp dst, iRegIorL2I isrc, vecD vsrc, iRegINoSp tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (MulReductionVI src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MulReductionVI isrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;mul   $dst, $tmp, $src1\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;umov  $tmp, $src2, S, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;umov  $tmp, $vsrc, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;mul   $dst, $tmp, $isrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;umov  $tmp, $vsrc, S, 1\n\t&quot;</span>
              &quot;mul   $dst, $tmp, $dst\t# mul reduction2I&quot;
    %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);</span>
<span class="udiff-line-modified-removed">-     __ mul($dst$$Register, $tmp$$Register, $src1$$Register);</span>
<span class="udiff-line-modified-removed">-     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 1);</span>
<span class="udiff-line-modified-added">+     __ umov($tmp$$Register, as_FloatRegister($vsrc$$reg), __ S, 0);</span>
<span class="udiff-line-modified-added">+     __ mul($dst$$Register, $tmp$$Register, $isrc$$Register);</span>
<span class="udiff-line-modified-added">+     __ umov($tmp$$Register, as_FloatRegister($vsrc$$reg), __ S, 1);</span>
      __ mul($dst$$Register, $tmp$$Register, $dst$$Register);
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_mul4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)</span>
<span class="udiff-line-modified-added">+ instruct reduce_mul4I(iRegINoSp dst, iRegIorL2I isrc, vecX vsrc, vecX vtmp, iRegINoSp itmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (MulReductionVI src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MulReductionVI isrc vsrc));</span>
    ins_cost(INSN_COST);
<span class="udiff-line-modified-removed">-   effect(TEMP tmp, TEMP tmp2, TEMP dst);</span>
<span class="udiff-line-modified-removed">-   format %{ &quot;ins   $tmp, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;mul   $tmp, $tmp, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;mul   $dst, $tmp2, $src1\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;umov  $tmp2, $tmp, S, 1\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;mul   $dst, $tmp2, $dst\t# mul reduction4I&quot;</span>
<span class="udiff-line-modified-added">+   effect(TEMP vtmp, TEMP itmp, TEMP dst);</span>
<span class="udiff-line-modified-added">+   format %{ &quot;ins   $vtmp, D, $vsrc, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;mulv  $vtmp, T2S, $vtmp, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;umov  $itmp, $vtmp, S, 0\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;mul   $dst, $itmp, $isrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;umov  $itmp, $vtmp, S, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;mul   $dst, $itmp, $dst\t# mul reduction4I&quot;</span>
    %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ ins(as_FloatRegister($tmp$$reg), __ D,</span>
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-removed">-     __ mulv(as_FloatRegister($tmp$$reg), __ T2S,</span>
<span class="udiff-line-modified-removed">-            as_FloatRegister($tmp$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);</span>
<span class="udiff-line-modified-removed">-     __ mul($dst$$Register, $tmp2$$Register, $src1$$Register);</span>
<span class="udiff-line-modified-removed">-     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 1);</span>
<span class="udiff-line-modified-removed">-     __ mul($dst$$Register, $tmp2$$Register, $dst$$Register);</span>
<span class="udiff-line-modified-added">+     __ ins(as_FloatRegister($vtmp$$reg), __ D,</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+     __ mulv(as_FloatRegister($vtmp$$reg), __ T2S,</span>
<span class="udiff-line-modified-added">+             as_FloatRegister($vtmp$$reg), as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ umov($itmp$$Register, as_FloatRegister($vtmp$$reg), __ S, 0);</span>
<span class="udiff-line-modified-added">+     __ mul($dst$$Register, $itmp$$Register, $isrc$$Register);</span>
<span class="udiff-line-modified-added">+     __ umov($itmp$$Register, as_FloatRegister($vtmp$$reg), __ S, 1);</span>
<span class="udiff-line-modified-added">+     __ mul($dst$$Register, $itmp$$Register, $dst$$Register);</span>
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_add2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_add2F(vRegF dst, vRegF fsrc, vecD vsrc, vecD tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (AddReductionVF src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (AddReductionVF fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fadds $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fadds $dst, $dst, $tmp\t# add reduction2F&quot;
    %}
    ins_encode %{
      __ fadds(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fadds(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_add4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_add4F(vRegF dst, vRegF fsrc, vecX vsrc, vecX tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (AddReductionVF src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (AddReductionVF fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fadds $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fadds $dst, $dst, $tmp\n\t&quot;
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 2\n\t&quot;</span>
              &quot;fadds $dst, $dst, $tmp\n\t&quot;
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 3\n\t&quot;</span>
              &quot;fadds $dst, $dst, $tmp\t# add reduction4F&quot;
    %}
    ins_encode %{
      __ fadds(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fadds(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 2);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 2);</span>
      __ fadds(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 3);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 3);</span>
      __ fadds(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_mul2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_mul2F(vRegF dst, vRegF fsrc, vecD vsrc, vecD tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (MulReductionVF src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MulReductionVF fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmuls $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmuls $dst, $dst, $tmp\t# mul reduction2F&quot;
    %}
    ins_encode %{
      __ fmuls(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmuls(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_mul4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_mul4F(vRegF dst, vRegF fsrc, vecX vsrc, vecX tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (MulReductionVF src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MulReductionVF fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmuls $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmuls $dst, $dst, $tmp\n\t&quot;
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 2\n\t&quot;</span>
              &quot;fmuls $dst, $dst, $tmp\n\t&quot;
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 3\n\t&quot;</span>
              &quot;fmuls $dst, $dst, $tmp\t# mul reduction4F&quot;
    %}
    ins_encode %{
      __ fmuls(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmuls(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 2);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 2);</span>
      __ fmuls(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
      __ ins(as_FloatRegister($tmp$$reg), __ S,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 3);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 3);</span>
      __ fmuls(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_add2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_add2D(vRegD dst, vRegD dsrc, vecX vsrc, vecX tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (AddReductionVD src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (AddReductionVD dsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;faddd $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;faddd $dst, $dsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, D, $vsrc, 0, 1\n\t&quot;</span>
              &quot;faddd $dst, $dst, $tmp\t# add reduction2D&quot;
    %}
    ins_encode %{
      __ faddd(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($dsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ D,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ faddd(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_mul2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)</span>
<span class="udiff-line-modified-added">+ instruct reduce_mul2D(vRegD dst, vRegD dsrc, vecX vsrc, vecX tmp)</span>
  %{
<span class="udiff-line-modified-removed">-   match(Set dst (MulReductionVD src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MulReductionVD dsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP tmp, TEMP dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmuld $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmuld $dst, $dsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, D, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmuld $dst, $dst, $tmp\t# mul reduction2D&quot;
    %}
    ins_encode %{
      __ fmuld(as_FloatRegister($dst$$reg),
<span class="udiff-line-modified-removed">-              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-added">+              as_FloatRegister($dsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
      __ ins(as_FloatRegister($tmp$$reg), __ D,
<span class="udiff-line-modified-removed">-            as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+            as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmuld(as_FloatRegister($dst$$reg),
               as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_max2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_max2F(vRegF dst, vRegF fsrc, vecD vsrc, vecD tmp) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
<span class="udiff-line-modified-removed">-   match(Set dst (MaxReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MaxReductionV fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst, TEMP tmp);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmaxs $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmaxs $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmaxs $dst, $dst, $tmp\t# max reduction2F&quot; %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_max4F(vRegF dst, vRegF src1, vecX src2) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_max4F(vRegF dst, vRegF fsrc, vecX vsrc) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
<span class="udiff-line-modified-removed">-   match(Set dst (MaxReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MaxReductionV fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmaxv $dst, T4S, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;fmaxs $dst, $dst, $src1\t# max reduction4F&quot; %}</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmaxv $dst, T4S, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;fmaxs $dst, $dst, $fsrc\t# max reduction4F&quot; %}</span>
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fmaxv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));</span>
<span class="udiff-line-modified-added">+     __ fmaxv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($fsrc$$reg));</span>
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_max2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_max2D(vRegD dst, vRegD dsrc, vecX vsrc, vecX tmp) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
<span class="udiff-line-modified-removed">-   match(Set dst (MaxReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MaxReductionV dsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst, TEMP tmp);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmaxd $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmaxd $dst, $dsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, D, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmaxd $dst, $dst, $tmp\t# max reduction2D&quot; %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($dsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_min2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_min2F(vRegF dst, vRegF fsrc, vecD vsrc, vecD tmp) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
<span class="udiff-line-modified-removed">-   match(Set dst (MinReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MinReductionV fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst, TEMP tmp);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmins $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmins $dst, $fsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, S, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmins $dst, $dst, $tmp\t# min reduction2F&quot; %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($fsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_min4F(vRegF dst, vRegF src1, vecX src2) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_min4F(vRegF dst, vRegF fsrc, vecX vsrc) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
<span class="udiff-line-modified-removed">-   match(Set dst (MinReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MinReductionV fsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst);
<span class="udiff-line-modified-removed">-   format %{ &quot;fminv $dst, T4S, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;fmins $dst, $dst, $src1\t# min reduction4F&quot; %}</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fminv $dst, T4S, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;fmins $dst, $dst, $fsrc\t# min reduction4F&quot; %}</span>
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fminv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));</span>
<span class="udiff-line-modified-added">+     __ fminv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($fsrc$$reg));</span>
    %}
    ins_pipe(pipe_class_default);
  %}
  
<span class="udiff-line-modified-removed">- instruct reduce_min2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{</span>
<span class="udiff-line-modified-added">+ instruct reduce_min2D(vRegD dst, vRegD dsrc, vecX vsrc, vecX tmp) %{</span>
    predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
<span class="udiff-line-modified-removed">-   match(Set dst (MinReductionV src1 src2));</span>
<span class="udiff-line-modified-added">+   match(Set dst (MinReductionV dsrc vsrc));</span>
    ins_cost(INSN_COST);
    effect(TEMP_DEF dst, TEMP tmp);
<span class="udiff-line-modified-removed">-   format %{ &quot;fmind $dst, $src1, $src2\n\t&quot;</span>
<span class="udiff-line-modified-removed">-             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;</span>
<span class="udiff-line-modified-added">+   format %{ &quot;fmind $dst, $dsrc, $vsrc\n\t&quot;</span>
<span class="udiff-line-modified-added">+             &quot;ins   $tmp, D, $vsrc, 0, 1\n\t&quot;</span>
              &quot;fmind $dst, $dst, $tmp\t# min reduction2D&quot; %}
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));</span>
<span class="udiff-line-modified-removed">-     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);</span>
<span class="udiff-line-modified-added">+     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($dsrc$$reg), as_FloatRegister($vsrc$$reg));</span>
<span class="udiff-line-modified-added">+     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($vsrc$$reg), 0, 1);</span>
      __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
    %}
    ins_pipe(pipe_class_default);
  %}
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -17629,11 +17607,11 @@</span>
  %}
  
  instruct vsra4S_imm(vecD dst, vecD src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 2 ||
              n-&gt;as_Vector()-&gt;length() == 4);
<span class="udiff-line-modified-removed">-   match(Set dst (RShiftVS src (LShiftCntV shift)));</span>
<span class="udiff-line-modified-added">+   match(Set dst (RShiftVS src (RShiftCntV shift)));</span>
    ins_cost(INSN_COST);
    format %{ &quot;sshr    $dst, $src, $shift\t# vector (4H)&quot; %}
    ins_encode %{
      int sh = (int)$shift$$constant;
      if (sh &gt;= 16) sh = 15;
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -17643,11 +17621,11 @@</span>
    ins_pipe(vshift64_imm);
  %}
  
  instruct vsra8S_imm(vecX dst, vecX src, immI shift) %{
    predicate(n-&gt;as_Vector()-&gt;length() == 8);
<span class="udiff-line-modified-removed">-   match(Set dst (RShiftVS src (LShiftCntV shift)));</span>
<span class="udiff-line-modified-added">+   match(Set dst (RShiftVS src (RShiftCntV shift)));</span>
    ins_cost(INSN_COST);
    format %{ &quot;sshr    $dst, $src, $shift\t# vector (8H)&quot; %}
    ins_encode %{
      int sh = (int)$shift$$constant;
      if (sh &gt;= 16) sh = 15;
</pre>
<center><a href="../../../../make/test/BuildMicrobenchmark.gmk.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>