Analysis & Synthesis report for RippleUpCounter
Sun Apr 09 17:36:11 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition sld_hub:auto_hub
  9. Partition Dependent Files
 10. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 13. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
 14. Registers Removed During Synthesis
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 19. SignalTap II Logic Analyzer Settings
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 09 17:36:11 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; RippleUpCounter                                 ;
; Top-level Entity Name           ; RippleUpTester                                  ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; RippleUpTester     ; RippleUpCounter    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; RippleUpCounter.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpCounter.v                                                  ;             ;
; RippleUpTester.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v                                                   ;             ;
; DFlipFlop.v                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/DFlipFlop.v                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                          ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                       ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_transition_detector.vhd                                         ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                        ;             ;
; db/sld_ela_trigger_flow_sel_th41.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/sld_ela_trigger_flow_sel_th41.tdf                               ;             ;
; db/sld_reserved_rippleupcounter_auto_signaltap_0_flow_mgr_c90c.v   ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/sld_reserved_rippleupcounter_auto_signaltap_0_flow_mgr_c90c.v   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                              ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                        ;             ;
; db/altsyncram_g484.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/altsyncram_g484.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                        ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/declut.inc                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                             ;             ;
; db/cntr_b7i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_b7i.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sld227544a3/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File               ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File               ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_th41:auto_generated|sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; no          ; No relevant changes     ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Dependent files changed ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                   ; File Name                                                     ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident ; db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv ; Project Directory ; Checksum ; 626e517fb4b1dd80ab8f6572be8aa293 ; e7535ba5ef13f7a37289272cfb3f8c63 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------+
; Partition Dependent Files                                                          ;
+-------------------+-------------------+---------+----------------------------------+
; File              ; Location          ; Library ; Checksum                         ;
+-------------------+-------------------+---------+----------------------------------+
; DFlipFlop.v       ; Project Directory ; work    ; 3448cf1db35e0b2eabae73220d4b6755 ;
; RippleUpCounter.v ; Project Directory ; work    ; edcfa3862bba622a4b928b47210be1b3 ;
; RippleUpTester.v  ; Project Directory ; work    ; 5f7ded1cd51174ce4666b417d246e5d7 ;
+-------------------+-------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |RippleUpTester                                                                                                                         ; 91 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester                                                                                                                                                                                                                                                                                                                                            ; RippleUpTester                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |RippleUpTester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Entity Name                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; |RippleUpTester                                                                                         ; 242 (0)           ; 466 (0)      ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester                                                                                                                                                                                                                                                                                                                            ; RippleUpTester                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 242 (2)           ; 466 (4)      ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                             ; sld_signaltap                                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 240 (0)           ; 462 (0)      ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 240 (75)          ; 462 (160)    ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                ; sld_signaltap_implb                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                 ; altdpram                                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                             ; lpm_decode                                                  ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                   ; decode_vnf                                                  ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                ; altsyncram                                                  ; work         ;
;                |altsyncram_g484:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 24576             ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g484:auto_generated                                                                                                                                 ; altsyncram_g484                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                 ; lpm_shiftreg                                                ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                   ; lpm_shiftreg                                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 5 (5)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                        ; serial_crc_16                                               ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 75 (75)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                     ; sld_buffer_manager                                          ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 10 (2)            ; 24 (4)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                    ; sld_ela_control                                             ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                  ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                    ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                            ; lpm_shiftreg                                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                             ; sld_ela_basic_multi_level_trigger                           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                  ; lpm_shiftreg                                                ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                    ; sld_ela_trigger_flow_sel                                    ; work         ;
;                   |sld_ela_trigger_flow_sel_th41:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_th41:auto_generated                                                                       ; sld_ela_trigger_flow_sel_th41                               ; work         ;
;                      |sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|            ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_th41:auto_generated|sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                        ; 5 (1)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                    ; sld_transition_detector                                     ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                      ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                     ; sld_transition_detect                                       ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                      ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                     ; sld_transition_detect                                       ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                              ; sld_gap_detector                                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 39 (8)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                               ; sld_offload_buffer_mgr                                      ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                     ; lpm_counter                                                 ; work         ;
;                   |cntr_b7i:auto_generated|                                                             ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                             ; cntr_b7i                                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                              ; lpm_counter                                                 ; work         ;
;                   |cntr_a2j:auto_generated|                                                             ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                      ; cntr_a2j                                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                    ; lpm_counter                                                 ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                            ; cntr_49i                                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                       ; lpm_counter                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                               ; cntr_kri                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                              ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                               ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                            ; lpm_shiftreg                                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                          ; sld_rom_sr                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][15]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][16]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][17]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][18]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][19]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][20]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][21]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][22]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][23]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][24]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][25]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][26]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][15]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][16]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][17]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][18]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][19]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][20]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][21]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][22]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][23]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][24]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][25]                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][26]                                                                   ;
; Total Number of Removed Registers = 0                                                                                                                                                                     ;                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |RippleUpTester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                               ; String         ;
; sld_node_info                                   ; 805334528                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                           ; Signed Integer ;
; sld_data_bits                                   ; 2                                                           ; Untyped        ;
; sld_trigger_bits                                ; 2                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                           ; Untyped        ;
; sld_sample_depth                                ; 8192                                                        ; Untyped        ;
; sld_segment_size                                ; 8192                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                        ; Untyped        ;
; sld_state_bits                                  ; 2                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                        ; String         ;
; sld_inversion_mask_length                       ; 26                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                                  ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                           ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                           ; Untyped        ;
; sld_current_resource_width                      ; 0                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                                           ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                           ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 3                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 466                                                    ;
;     CLR               ; 11                                                     ;
;     CLR SLD           ; 53                                                     ;
;     ENA               ; 76                                                     ;
;     ENA CLR           ; 59                                                     ;
;     ENA CLR SCLR      ; 27                                                     ;
;     ENA SCLR          ; 36                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 40                                                     ;
;     SCLR SLD          ; 7                                                      ;
;     plain             ; 124                                                    ;
; arriav_lcell_comb     ; 242                                                    ;
;     arith             ; 83                                                     ;
;         0 data inputs ; 3                                                      ;
;         1 data inputs ; 80                                                     ;
;     extend            ; 1                                                      ;
;         7 data inputs ; 1                                                      ;
;     normal            ; 158                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 14                                                     ;
;         3 data inputs ; 18                                                     ;
;         4 data inputs ; 31                                                     ;
;         5 data inputs ; 22                                                     ;
;         6 data inputs ; 57                                                     ;
; boundary_port         ; 93                                                     ;
; stratixv_ram_block    ; 3                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.53                                                   ;
+-----------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 2                   ; 2                ; 8192         ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Sun Apr 09 17:35:44 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RippleUpCounter -c RippleUpCounter --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rippleupcounter.v
    Info (12023): Found entity 1: RippleUpCounter File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpCounter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rippleuptester.v
    Info (12023): Found entity 1: RippleUpTester File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: DFlipFlop File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/DFlipFlop.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at RippleUpTester.v(9): created implicit net for "qA" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at RippleUpTester.v(10): created implicit net for "qB" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at RippleUpTester.v(11): created implicit net for "qC" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at RippleUpTester.v(12): created implicit net for "qD" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 12
Info (12127): Elaborating entity "RippleUpTester" for the top level hierarchy
Info (12128): Elaborating entity "RippleUpCounter" for hierarchy "RippleUpCounter:rippleUpCounter" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpTester.v Line: 18
Info (12128): Elaborating entity "DFlipFlop" for hierarchy "RippleUpCounter:rippleUpCounter|DFlipFlop:zero" File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/RippleUpCounter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_th41.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_th41 File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/sld_ela_trigger_flow_sel_th41.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_rippleupcounter_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_RippleUpCounter_auto_signaltap_0_flow_mgr_c90c File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/sld_reserved_rippleupcounter_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g484.tdf
    Info (12023): Found entity 1: altsyncram_g484 File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/altsyncram_g484.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_b7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.04.09.17:36:03 Progress: Loading sld227544a3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld227544a3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/mkhuat/Documents/ee371/RippleUpCounter/db/ip/sld227544a3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:auto_signaltap_0"
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (21057): Implemented 677 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 74 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 581 logic cells
    Info (21064): Implemented 3 RAM segments
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 129 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1002 megabytes
    Info: Processing ended: Sun Apr 09 17:36:12 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:54


