EESchema-LIBRARY Version 2.3  Date: 22.05.2025 23:50:40
#encoding utf-8
# AR_VOUT_PA
#
DEF AR_VOUT_PA #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_VOUT_PA" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_VOUT_PA 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# AR_VBGAP
#
DEF AR_VBGAP #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_VBGAP" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_VBGAP 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# AR_1V4_SYNTH
#
DEF AR_1V4_SYNTH #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_1V4_SYNTH" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_1V4_SYNTH 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# AR_1V4_APLL
#
DEF AR_1V4_APLL #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_1V4_APLL" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_1V4_APLL 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# AR_1P3_RF1
#
DEF AR_1P3_RF1 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_1P3_RF1" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_1P3_RF1 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
# AR_1P3_RF2
#
DEF AR_1P3_RF2 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "AR_1P3_RF2" 0 150 50 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X AR_1P3_RF2 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3.3V
#
DEF +3.3V IC 0 40 Y Y 1 F N
F0 "#PWR" 0 140 20 H I L BNN
F1 "+3.3V" 0 110 30 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 3 0 0 0  0 0  0 70  0 70 N
X +3.3V 1 0 0 0 U 20 20 0 0 W N
C 0 60 20 0 1 0 N
ENDDRAW
ENDDEF
#
# CMP-0006367-2
#
DEF CMP-0006367-2 IC 0 40 Y Y 1 F N
F0 "C" 90 -90 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 1 1 200 0 100 L 1 1 0 1 P
X 2 2 -100 0 100 R 1 1 0 1 P
P 2 0 1 10 70 80 70 -80
P 2 0 1 10 100 0 70 0  N
P 2 0 1 10 0 0 30 0  N
P 2 0 1 10 30 80 30 -80  N
ENDDRAW
ENDDEF
#
# CMP-0025958-3
#
DEF CMP-0025958-3 IC 0 40 Y Y 1 F N
F0 "R" 30 10 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 2 2 200 0 100 L 1 1 0 1 P
X 1 1 -200 0 100 R 1 1 0 1 P
P 10 0 1 10 100 0 60 0 50 -20 30 20 10 -20 -10 20 -30 -20 -50 20 -60 0 -100 0  N
ENDDRAW
ENDDEF
#
# CMP-0081285-1_1
#
DEF CMP-0081285-1_1 IC 0 40 Y Y 1 F N
F0 "U" -1300 2300 60 H V L BNN
F1 "CMP-0081285-1_1" 4550 5550 60 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -1300 -2300 1300 2300 0 1 10 f
X ANALOGTEST1 P1 -1600 -600 300 R 70 70 0 1 O
X ANALOGTEST2 P2 -1600 -700 300 R 70 70 0 1 O
X ANALOGTEST3 P3 -1600 -800 300 R 70 70 0 1 O
X ANALOGTEST4 R2 -1600 -900 300 R 70 70 0 1 O
X ANAMUX C13 -1600 -500 300 R 70 70 0 1 B
X CLKM F14 -1600 100 300 R 70 70 0 1 I
X CLKP E14 -1600 200 300 R 70 70 0 1 I
X CSI2_CLKM J14 1600 800 300 L 70 70 0 1 O
X CSI2_CLKP J15 1600 900 300 L 70 70 0 1 O
X CSI2_TXM[0] G14 1600 1200 300 L 70 70 0 1 O
X CSI2_TXM[1] H14 1600 1000 300 L 70 70 0 1 O
X CSI2_TXM[2] K14 1600 600 300 L 70 70 0 1 O
X CSI2_TXM[3] L14 1600 400 300 L 70 70 0 1 O
X CSI2_TXP[0] G15 1600 1300 300 L 70 70 0 1 O
X CSI2_TXP[1] H15 1600 1100 300 L 70 70 0 1 O
X CSI2_TXP[2] K15 1600 700 300 L 70 70 0 1 O
X CSI2_TXP[3] L15 1600 500 300 L 70 70 0 1 O
X FM_CW_CLKOUT B15 -1600 900 300 R 70 70 0 1 O
X FM_CW_SYNCIN1 B1 -1600 1100 300 R 70 70 0 1 I
X FM_CW_SYNCIN2 D15 -1600 1000 300 R 70 70 0 1 I
X FM_CW_SYNCOUT D1 -1600 800 300 R 70 70 0 1 O
X GPIO[0] N4 1600 -2000 300 L 70 70 0 1 B
X GPIO[1] N7 1600 -2100 300 L 70 70 0 1 B
X GPIO[2] N13 1600 -2200 300 L 70 70 0 1 B
X HS_DEBUG1_M M14 1600 200 300 L 70 70 0 1 O
X HS_DEBUG1_P M15 1600 300 300 L 70 70 0 1 O
X HS_DEBUG2_M N14 1600 0 300 L 70 70 0 1 O
X HS_DEBUG2_P N15 1600 100 300 L 70 70 0 1 O
X MCU_CLK_OUT N9 -1600 -200 300 R 70 70 0 1 O
X MISO_1 P5 1600 -1700 300 L 70 70 0 1 O
X MOSI_1 R8 1600 -1800 300 L 70 70 0 1 I
X NERROR_IN P7 -1600 -1300 300 R 70 70 0 1 I
X NERROR_OUT N8 -1600 -1400 300 R 70 70 0 1 C
X RESET P12 -1600 -1100 300 R 70 70 0 1 I
X OSC_CLKOUT A14 -1600 300 300 R 70 70 0 1 O
X PMIC_CLK_OUT P13 -1600 -100 300 R 70 70 0 1 O
X QSPI[0] R11 1600 -400 300 L 70 70 0 1 B
X QSPI[1] P9 1600 -500 300 L 70 70 0 1 B
X QSPI[2] R12 1600 -600 300 L 70 70 0 1 B
X QSPI[3] P10 1600 -700 300 L 70 70 0 1 B
X QSPI_CLK R10 1600 -300 300 L 70 70 0 1 O
X QSPI_CS P8 1600 -200 300 L 70 70 0 1 O
X RESERVED G13 -1600 2100 300 R 70 70 0 1 W
X RESERVED R3 -1600 -2000 300 R 70 70 0 1 P
X RESERVED R4 -1600 -2100 300 R 70 70 0 1 P
X RESERVED R5 -1600 -2200 300 R 70 70 0 1 P
X RESERVED P4 -1600 -1900 300 R 70 70 0 1 P
X RS232_RX N5 -1600 -1600 300 R 70 70 0 1 I
X RS232_TX N6 -1600 -1700 300 R 70 70 0 1 O
X RX1 M2 -1600 1900 300 R 70 70 0 1 I
X RX2 K2 -1600 1800 300 R 70 70 0 1 I
X RX3 H2 -1600 1700 300 R 70 70 0 1 I
X RX4 F2 -1600 1600 300 R 70 70 0 1 I
X SPI_CLK_1 R9 1600 -1500 300 L 70 70 0 1 I
X SPI_CS_1 R7 1600 -1600 300 L 70 70 0 1 I
X SPI_HOST_INTR_1 P6 1600 -1400 300 L 70 70 0 1 O
X SYNC_IN N10 -1600 600 300 R 70 70 0 1 I
X SYNC_OUT P11 -1600 500 300 R 70 70 0 1 O
X TCK M13 1600 -900 300 L 70 70 0 1 I
X TDI H13 1600 -1200 300 L 70 70 0 1 I
X TDO J13 1600 -1100 300 L 70 70 0 1 O
X TMS L13 1600 -1000 300 L 70 70 0 1 I
X TX1 B4 -1600 1500 300 R 70 70 0 1 O
X TX2 B6 -1600 1400 300 R 70 70 0 1 O
X TX3 B8 -1600 1300 300 R 70 70 0 1 O
X VBGAP B10 1600 1800 300 L 70 70 0 1 O
X VOUT_14APLL1 A10 1600 2000 300 L 70 70 0 1 O
X VOUT_14SYNTH A13 1600 2100 300 L 70 70 0 1 O
X VOUT_PA A2 1600 1600 300 L 70 70 0 1 O
X VOUT_PA B2 1600 1500 300 L 70 70 0 1 O
X VSENSE C14 -1600 -400 300 R 70 70 0 1 O
X WARM_RESET N12 -1600 -1200 300 R 70 70 0 1 B
ENDDRAW
ENDDEF
#
# CMP-0081285-1_2
#
DEF CMP-0081285-1_2 IC 0 40 Y Y 1 F N
F0 "U" -900 3000 60 H V L BNN
F1 "CMP-0081285-1_2" 4550 5550 60 H V L BNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -900 -3000 900 3000 0 1 10 f
X VSS E5 -1200 -100 300 R 70 70 0 1 W
X VSS E6 -1200 -200 300 R 70 70 0 1 W
X VSS E8 -1200 -300 300 R 70 70 0 1 W
X VSS E10 -1200 -400 300 R 70 70 0 1 W
X VSS E11 -1200 -500 300 R 70 70 0 1 W
X VSS F9 -1200 -600 300 R 70 70 0 1 W
X VSS F11 -1200 -700 300 R 70 70 0 1 W
X VSS G6 -1200 -800 300 R 70 70 0 1 W
X VSS G7 -1200 -900 300 R 70 70 0 1 W
X VSS G8 -1200 -1000 300 R 70 70 0 1 W
X VSS G10 -1200 -1100 300 R 70 70 0 1 W
X VSS H7 -1200 -1200 300 R 70 70 0 1 W
X VSS H9 -1200 -1300 300 R 70 70 0 1 W
X VSS H11 -1200 -1400 300 R 70 70 0 1 W
X VSS J6 -1200 -1500 300 R 70 70 0 1 W
X VSS J7 -1200 -1600 300 R 70 70 0 1 W
X VSS J8 -1200 -1700 300 R 70 70 0 1 W
X VSS J10 -1200 -1800 300 R 70 70 0 1 W
X VSS K7 -1200 -1900 300 R 70 70 0 1 W
X VSS K8 -1200 -2000 300 R 70 70 0 1 W
X VSS K9 -1200 -2100 300 R 70 70 0 1 W
X VSS K10 -1200 -2200 300 R 70 70 0 1 W
X VSS K11 -1200 -2300 300 R 70 70 0 1 W
X VSS L5 -1200 -2400 300 R 70 70 0 1 W
X VSS L6 -1200 -2500 300 R 70 70 0 1 W
X VSS L8 -1200 -2600 300 R 70 70 0 1 W
X VSS L10 -1200 -2700 300 R 70 70 0 1 W
X VSS R15 -1200 -2800 300 R 70 70 0 1 W
X VSSA A1 1200 1400 300 L 70 70 0 1 W
X VSSA A3 1200 1300 300 L 70 70 0 1 W
X VSSA A5 1200 1200 300 L 70 70 0 1 W
X VSSA A7 1200 1100 300 L 70 70 0 1 W
X VSSA A9 1200 1000 300 L 70 70 0 1 W
X VSSA A15 1200 900 300 L 70 70 0 1 W
X VSSA B3 1200 800 300 L 70 70 0 1 W
X VSSA B5 1200 700 300 L 70 70 0 1 W
X VSSA B7 1200 600 300 L 70 70 0 1 W
X VSSA B9 1200 500 300 L 70 70 0 1 W
X VSSA B13 1200 400 300 L 70 70 0 1 W
X VSSA B14 1200 300 300 L 70 70 0 1 W
X VSSA C1 1200 200 300 L 70 70 0 1 W
X VSSA C3 1200 100 300 L 70 70 0 1 W
X VSSA C4 1200 0 300 L 70 70 0 1 W
X VSSA C5 1200 -100 300 L 70 70 0 1 W
X VSSA C6 1200 -200 300 L 70 70 0 1 W
X VSSA C7 1200 -300 300 L 70 70 0 1 W
X VSSA C8 1200 -400 300 L 70 70 0 1 W
X VSSA C9 1200 -500 300 L 70 70 0 1 W
X VSSA C15 1200 -600 300 L 70 70 0 1 W
X VSSA E1 1200 -700 300 L 70 70 0 1 W
X VSSA E2 1200 -800 300 L 70 70 0 1 W
X VSSA E3 1200 -900 300 L 70 70 0 1 W
X VSSA E13 1200 -1000 300 L 70 70 0 1 W
X VSSA E15 1200 -1100 300 L 70 70 0 1 W
X VSSA F3 1200 -1200 300 L 70 70 0 1 W
X VSSA G1 1200 -1300 300 L 70 70 0 1 W
X VSSA G2 1200 -1400 300 L 70 70 0 1 W
X VSSA G3 1200 -1500 300 L 70 70 0 1 W
X VSSA H3 1200 -1600 300 L 70 70 0 1 W
X VSSA J1 1200 -1700 300 L 70 70 0 1 W
X VSSA J2 1200 -1800 300 L 70 70 0 1 W
X VSSA J3 1200 -1900 300 L 70 70 0 1 W
X VSSA K3 1200 -2000 300 L 70 70 0 1 W
X VSSA L1 1200 -2100 300 L 70 70 0 1 W
X VSSA L2 1200 -2200 300 L 70 70 0 1 W
X VSSA L3 1200 -2300 300 L 70 70 0 1 W
X VSSA M3 1200 -2400 300 L 70 70 0 1 W
X VSSA N1 1200 -2500 300 L 70 70 0 1 W
X VSSA N2 1200 -2600 300 L 70 70 0 1 W
X VSSA N3 1200 -2700 300 L 70 70 0 1 W
X VSSA R1 1200 -2800 300 L 70 70 0 1 W
X VDDIN F13 -1200 2800 300 R 70 70 0 1 W
X VDDIN N11 -1200 2700 300 R 70 70 0 1 W
X VDDIN P15 -1200 2600 300 R 70 70 0 1 W
X VDDIN R6 -1200 2500 300 R 70 70 0 1 W
X VIN_13RF1 G5 -1200 2300 300 R 70 70 0 1 W
X VIN_13RF1 J5 -1200 2200 300 R 70 70 0 1 W
X VIN_13RF1 H5 -1200 2100 300 R 70 70 0 1 W
X VIN_13RF2 C2 -1200 2000 300 R 70 70 0 1 W
X VIN_13RF2 D2 -1200 1900 300 R 70 70 0 1 W
X VIN_18BB K5 -1200 1700 300 R 70 70 0 1 W
X VIN_18BB F5 -1200 1600 300 R 70 70 0 1 W
X VIN_18CLK B11 -1200 1400 300 R 70 70 0 1 W
X VIN_18VCO B12 -1200 1300 300 R 70 70 0 1 W
X VIN_SRAM R14 -1200 1100 300 R 70 70 0 1 W
X VIOIN R13 -1200 900 300 R 70 70 0 1 W
X VIOIN_18 K13 -1200 700 300 R 70 70 0 1 W
X VIOIN_18DIFF D13 -1200 500 300 R 70 70 0 1 W
X VNWA P14 -1200 300 300 R 70 70 0 1 W
ENDDRAW
ENDDEF
#
# Capacitor
#
DEF Capacitor IC 0 40 Y Y 1 F N
F0 "C" 90 10 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 1 1 200 0 100 L 1 1 0 1 P
X 2 2 -100 0 100 R 1 1 0 1 P
P 2 0 1 10 70 80 70 -80
P 2 0 1 10 100 0 70 0  N
P 2 0 1 10 0 0 30 0  N
P 2 0 1 10 30 80 30 -80  N
ENDDRAW
ENDDEF
#
# Header_1x1
#
DEF Header_1x1 IC 0 40 Y Y 1 F N
F0 "TP" -100 200 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S 0 100 200 -100 0 1 10 f
P 2 0 1 10 0 0 70 0  N
C 100 0 30 0 1 10 F
X 1 1 -200 0 200 R 70 1 0 1 P
ENDDRAW
ENDDEF
#
# Resistor
#
DEF Resistor IC 0 40 Y Y 1 F N
F0 "R" 30 10 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
X 2 2 200 0 100 L 1 1 0 1 P
X 1 1 -200 0 100 R 1 1 0 1 P
P 10 0 1 10 100 0 60 0 50 -20 30 20 10 -20 -10 20 -30 -20 -50 20 -60 0 -100 0  N
ENDDRAW
ENDDEF
#
# XTAL_4P_13_24OPEN
#
DEF XTAL_4P_13_24OPEN IC 0 40 Y Y 1 F N
F0 "Y" 200 10 60 H V L BNN
F1 "" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 100 200 -200 0 1 10 f
X 1 1 400 0 200 L 70 1 0 1 P
X 3 3 400 -100 200 L 70 1 0 1 P
X GND 4 -400 -100 200 R 70 1 0 1 W
X GND 2 -400 0 200 R 70 1 0 1 W
P 2 0 1 10 10 0 90 0  N
P 2 0 1 10 10 -100 90 -100  N
S -20 -20 120 -80 0 1 10 f
P 5 0 1 10 200 0 150 0 150 50 50 50 50 0  N
P 5 0 1 10 200 -100 150 -100 150 -150 50 -150 50 -100  N
T 900 0 -150 60 0 1 1 "G" Normal 0 L B
T 900 100 -150 60 0 1 1 "G" Normal 0 L B
ENDDRAW
ENDDEF
#End Library
