# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EXERCICES.srcs/sources_1/new/tp2_exo4_add4bit.vhd" \

# Do not sort compile order
nosort
