ABRAMOVICI, M., BREUER, A. D., AND FRIEDMAN, A. D. 1990. Digital Systems Testing and Testable Design. Computer Science Press, Rockville, MD.
V. D. Agrawal , K.-T. Cheng, Finite state machine synthesis with embedded test function, Journal of Electronic Testing: Theory and Applications, v.1 n.3, p.221-228, Oct. 1990
AKERS, S.B. 1978. Binary decision diagrams. IEEE Trans. Comput. C-27, 6 (June) 957-959.
BOLCHINI, C., FUMMI, F, AND SCIUTO, D. 1993. Two-dimensional sequential array architectures: Design for testability and reconfiguration issues. J. Microelectron. Syst. Integration 1, 3/4, 209-220.
CHAKRADHAR, S. T., KANJILAL, S., AND AGRAWAL, V.D. 1993. Finite state machine synthesis with fault tolerant test function. J. Electron. Testing: Theory Appl. 4, 57-69.
K.-T. Cheng , V. D. Agrawal, A Partial Scan Method for Sequential Circuits with Feedback, IEEE Transactions on Computers, v.39 n.4, p.544-548, April 1990[doi>10.1109/12.54847]
CHICKERMANE, V. AND PATEL, g.H. 1991. A fault oriented partial scan design approach. In Proceedings of the IEEE ICCAD, 400-403.
CHO, H., HACHTEL, G. D., AND SOMENZI, F. 1993. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. IEEE Trans. Comput. 12, 7 (July), 935-945.
DEVADAS, S., GHOSH, A., AND KEUTZER, K. 1994. McGraw-Hill, New York, NY.
DEVADAS, S., MA, H. T., NEWTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1990. Irredundant sequential machines via optimal logic synthesis. IEEE Trans. CAD/ICAS 9, 1 (Jan.), 8-17.
E. Macii , M. Poncino , F. Ferrandi , F. Fummi , D. Sciuto, BDD-based testability estimation of VHDL designs, Proceedings of the conference on European design automation, p.444-449, September 1996, Geneva, Switzerland
F. Fummi , U. Rovati , D. Sciuto, Testable synthesis of high complex control devices, Proceedings of the conference on European design automation, p.117-122, September 18-22, 1995, Brighton, England
Franco Fummi , Donatella Sciuto , Micaela Serra, Test Generation for Stuck-at and Gate-Delay Faults in Sequential Circuits: A Mixed Functional/Structural Method, Proceedings of the The IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, p.254-262, October 17-19, 1994
F. Fummi , D. Sciuto , M. Serra, Sequential logic minimization based on functional testability, Proceedings of the 1995 European conference on Design and Test, p.207, March 06-09, 1995
Indradeep Ghosh , Anand Raghunathan , Niraj K. Jha, Design for hierarchical testability of RTL circuits obtained by behavioral synthesis, Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors, p.173-179, October 02-04, 1995
IEEE. 1993. IEEE Standard VHDL Language Reference Manual. IEEE Sid 1076-1993, The Institute of Electrical and Electronic Engineers, Inc., New York, NY.
S. Kanjilal , S. T. Chakradhar , V. D. Agrawal, A partition and resynthesis approach to testable design of large circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.10, p.1268-1276, November 2006[doi>10.1109/43.466342]
S. Kanjilal , S. T. Chakradhar , V. D. Agrawal, Test function embedding algorithms with application to interconnected finite state machines, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.9, p.1115-1127, November 2006[doi>10.1109/43.406713]
LEE, D. H. AND REDDY, S.M. 1990. On determining scan flip-flops in partial-scan designs. In Proceedings of the IEEE ICCAD, 322-325.
MENTOR GRAPHICS. 1993. AutologicH VHDL Reference Manual. Mentor Graphics rel.A3F.
Thomas Niermann , Janak H. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
PAIK, D., REDDY, S. M., AND SAHNI, S. 1993. Heuristics for the placement of flip-flops in partial scan designs and the placement of signal bosters in lossy circuits. In Proceedings of the International Conference on VLSI Design, 45-50.
SELZ, M., ECKER, W., AND VILLAR, E. 1995. VHDL synthesis description portability: The need for level-x synthesis subsets. In Proceedings of the VHDL-Forum for CAD in Europe, 55-67.
SYNOPSIS. 1994. Synopsys User's Manual.
TAI, S. E. AND BHATTACHARYA, D. 1994. A three-stage partial scan design method using the sequential circuit flow graph. In Proceedings of the International Conference on VLSI Design, 101-106.
Donald E. Thomas , Philip R. Moorby, The Verilog hardware description language (4th ed.), Kluwer Academic Publishers, Norwell, MA, 1998
YANG, S. 1991. Logic synthesis and optimization benchmarks user guide. Tech. Rep. Microelectronic Center of North Carolina, Jan.
