INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/AUDCTL_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AUDCTL_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IO_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/IRQ_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_PLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_PLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/KEY_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KEY_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sources_1/new/POKEY_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POKEY_Top
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sources_1/new/POKEY_Top.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/POT_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POT_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SERIN_PLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SERIN_PLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SEROUT_PLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEROUT_PLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SER_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SER_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKCTLS_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SKCTLS_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/SKSTAT_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SKSTAT_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aud_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/aud_control_hp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aud_control_hp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cel11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell24option1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell24option1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell2p
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell2pr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell2r
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/cell6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cell6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/clock_gen_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_gen_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/freq_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/HDL/Verilog/source/poly_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_POKEY_Top
