\hypertarget{group___r_c_c___a_h_b___clock___source}{}\section{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}
\label{group___r_c_c___a_h_b___clock___source}\index{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source@{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)\hypertarget{group___r_c_c___a_h_b___clock___source_gadc3ac37d90c2082d640e5948fac0878f}{}\label{group___r_c_c___a_h_b___clock___source_gadc3ac37d90c2082d640e5948fac0878f}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div2}~((uint32\+\_\+t)0x00000080)\hypertarget{group___r_c_c___a_h_b___clock___source_gacadd82156776154a07d128b454fc69fd}{}\label{group___r_c_c___a_h_b___clock___source_gacadd82156776154a07d128b454fc69fd}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div4}~((uint32\+\_\+t)0x00000090)\hypertarget{group___r_c_c___a_h_b___clock___source_ga458f8ae63164e878930dbebd7643f087}{}\label{group___r_c_c___a_h_b___clock___source_ga458f8ae63164e878930dbebd7643f087}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div8}~((uint32\+\_\+t)0x000000\+A0)\hypertarget{group___r_c_c___a_h_b___clock___source_gade72fe3aca89f3e8c4fe8692ea217912}{}\label{group___r_c_c___a_h_b___clock___source_gade72fe3aca89f3e8c4fe8692ea217912}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div16}~((uint32\+\_\+t)0x000000\+B0)\hypertarget{group___r_c_c___a_h_b___clock___source_gaefd8df4be9c9dbd9cebfb2384933500a}{}\label{group___r_c_c___a_h_b___clock___source_gaefd8df4be9c9dbd9cebfb2384933500a}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div64}~((uint32\+\_\+t)0x000000\+C0)\hypertarget{group___r_c_c___a_h_b___clock___source_gab6a2c2d4e945c607259988a9b6df26e5}{}\label{group___r_c_c___a_h_b___clock___source_gab6a2c2d4e945c607259988a9b6df26e5}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div128}~((uint32\+\_\+t)0x000000\+D0)\hypertarget{group___r_c_c___a_h_b___clock___source_ga1a28926fcb86112058a365e01fe9a46b}{}\label{group___r_c_c___a_h_b___clock___source_ga1a28926fcb86112058a365e01fe9a46b}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div256}~((uint32\+\_\+t)0x000000\+E0)\hypertarget{group___r_c_c___a_h_b___clock___source_gaa28bb876893b3267a813fc98a462d5ee}{}\label{group___r_c_c___a_h_b___clock___source_gaa28bb876893b3267a813fc98a462d5ee}

\item 
\#define {\bfseries R\+C\+C\+\_\+\+S\+Y\+S\+C\+L\+K\+\_\+\+Div512}~((uint32\+\_\+t)0x000000\+F0)\hypertarget{group___r_c_c___a_h_b___clock___source_gab5b4588c455d6327bc96f131ed6698ab}{}\label{group___r_c_c___a_h_b___clock___source_gab5b4588c455d6327bc96f131ed6698ab}

\item 
\#define {\bfseries I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}(H\+C\+LK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source@{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}!I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK@{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}}
\index{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK@{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}!R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source@{R\+C\+C\+\_\+\+A\+H\+B\+\_\+\+Clock\+\_\+\+Source}}
\subsubsection[{\texorpdfstring{I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK}{IS_RCC_HCLK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+R\+C\+C\+\_\+\+H\+C\+LK(
\begin{DoxyParamCaption}
\item[{}]{H\+C\+LK}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{}\label{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}
{\bfseries Value\+:}
\begin{DoxyCode}
(((HCLK) == RCC\_SYSCLK\_Div1) || ((HCLK) == RCC\_SYSCLK\_Div2) || \(\backslash\)
                           ((HCLK) == RCC\_SYSCLK\_Div4) || ((HCLK) == RCC\_SYSCLK\_Div8) || \(\backslash\)
                           ((HCLK) == RCC\_SYSCLK\_Div16) || ((HCLK) == RCC\_SYSCLK\_Div64) || \(\backslash\)
                           ((HCLK) == RCC\_SYSCLK\_Div128) || ((HCLK) == RCC\_SYSCLK\_Div256) || \(\backslash\)
                           ((HCLK) == RCC\_SYSCLK\_Div512))
\end{DoxyCode}
