
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar 21 21:31:27 2025
Host:		ieng6-ece-11.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar 21 21:31:57 2025
viaInitial ends at Fri Mar 21 21:31:57 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.24min, fe_real=0.53min, fe_mem=473.4M) ***
*** Begin netlist parsing (mem=473.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 477.449M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=477.4M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 21582 stdCell insts.

*** Memory Usage v#1 (Current mem = 546.281M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:15.7, real=0:00:33.0, peak res=298.5M, current mem=666.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=313.6M, current mem=683.7M)
Current (total cpu=0:00:15.8, real=0:00:33.0, peak res=313.6M, current mem=683.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1043.63 CPU=0:00:02.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1043.6M) ***
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:00:21.0 mem=1043.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.668  | -0.668  | -0.451  |
|           TNS (ns):|-796.876 |-647.476 |-150.149 |
|    Violating Paths:|  2683   |  1487   |  1247   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.11 sec
Total Real time: 5.0 sec
Total Memory Usage: 1000.589844 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
21582 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
21582 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1000.6M) ***
<CMD> addStripe -number_of_sets 6 -spacing 4 -layer M4 -width 3 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 12 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1000.6M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar 21 21:32:08 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/pnr_v2
SPECIAL ROUTE ran on machine: ieng6-ece-11.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1885.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 136 used
Read in 136 components
  136 core components: 136 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 272 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 426
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 213
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1902.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 104 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar 21 21:32:08 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar 21 21:32:08 2025

sroute post-processing starts at Fri Mar 21 21:32:08 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar 21 21:32:08 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 13.50 megs
sroute: Total Peak Memory used = 1014.09 megs
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell core -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin reset -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell core -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin reset -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> gui_select -rect {-17.204 151.293 48.846 118.576}
<CMD> deselectAll
<CMD> gui_select -rect {-23.378 306.234 -10.415 340.803}
<CMD> pan 36.420 1.234
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell core -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin reset -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell core -pin clk -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {inst[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[31]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[32]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[33]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[34]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[35]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[36]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[37]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[38]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[39]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[40]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[41]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[42]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[43]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[44]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[45]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[46]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[47]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[48]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[49]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[50]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[51]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[52]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[53]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[54]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[55]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[56]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[57]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[58]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[59]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[60]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[61]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[62]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin {mem_in[63]} -status unplaced -silent
<CMD> setPtnPinStatus -cell core -pin reset -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 3 -start 0.0 0.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1018.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 4 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1019.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 4.2 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1019.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 4.4 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1019.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 5 -start 0.0 0.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Selected [160] pin for spreading. Could not spread (79 out of 160) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out[81]
  out[82]
  out[83]
  out[84]
  out[85]
  out[86]
  out[87]
  out[88]
  out[89]
  out[90]
  out[91]
  out[92]
  out[93]
  out[94]
  out[95]
  out[96]
  out[97]
  out[98]
  out[99]
  out[100]
  out[101]
  out[102]
  out[103]
  out[104]
  out[105]
  out[106]
  out[107]
  out[108]
  out[109]
  out[110]
  out[111]
  out[112]
  out[113]
  out[114]
  out[115]
  out[116]
  out[117]
  out[118]
  out[119]
  out[120]
  out[121]
  out[122]
  out[123]
  out[124]
  out[125]
  out[126]
  out[127]
  out[128]
  out[129]
  out[130]
  out[131]
  out[132]
  out[133]
  out[134]
  out[135]
  out[136]
  out[137]
  out[138]
  out[139]
  out[140]
  out[141]
  out[142]
  out[143]
  out[144]
  out[145]
  out[146]
  out[147]
  out[148]
  out[149]
  out[150]
  out[151]
  out[152]
  out[153]
  out[154]
  out[155]
  out[156]
  out[157]
  out[158]
  out[159]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1021.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 4 -start 402.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Selected [160] pin for spreading. Could not spread (59 out of 160) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out[101]
  out[102]
  out[103]
  out[104]
  out[105]
  out[106]
  out[107]
  out[108]
  out[109]
  out[110]
  out[111]
  out[112]
  out[113]
  out[114]
  out[115]
  out[116]
  out[117]
  out[118]
  out[119]
  out[120]
  out[121]
  out[122]
  out[123]
  out[124]
  out[125]
  out[126]
  out[127]
  out[128]
  out[129]
  out[130]
  out[131]
  out[132]
  out[133]
  out[134]
  out[135]
  out[136]
  out[137]
  out[138]
  out[139]
  out[140]
  out[141]
  out[142]
  out[143]
  out[144]
  out[145]
  out[146]
  out[147]
  out[148]
  out[149]
  out[150]
  out[151]
  out[152]
  out[153]
  out[154]
  out[155]
  out[156]
  out[157]
  out[158]
  out[159]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1021.1M).
<CMD> pan -179.632 1.234
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 2 -start 402.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1021.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 2.2 -start 402.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1021.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing 2.3 -start 402.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1021.1M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType start -spacing -2.4 -start 402.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
**ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign step1.enc
Writing Netlist "step1.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving preference file step1.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1021.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step1.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1035.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.30564 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1130.63 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 1130.6M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.5) (Real : 0:00:04.0) (mem : 1130.6M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 285 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD3' removed
*       :      4 instances of type 'INVD2' removed
*       :     17 instances of type 'INVD1' removed
*       :     21 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND3' removed
*       :     15 instances of type 'CKND2' removed
*       :    125 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      3 instances of type 'CKBD2' removed
*       :     26 instances of type 'CKBD1' removed
*       :     14 instances of type 'BUFFD3' removed
*       :     47 instances of type 'BUFFD2' removed
*       :      8 instances of type 'BUFFD1' removed
*       :      1 instance  of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=21310 (0 fixed + 21310 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=23429 #term=82869 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=83, #floatPin=160
stdCell: 21310 single + 0 double + 0 multi
Total standard cell length = 56.3608 (mm), area = 0.1014 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 281804 sites (101449 um^2) / alloc_area 402646 sites (144953 um^2).
Pin Density = 0.2044.
            = total # of pins 82869 / total area 405344.
*Internal placement parameters: 0.102 | 13 | 0x000155
End delay calculation. (MEM=1149.71 CPU=0:00:02.2 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.800e+04 (5.49e+04 2.31e+04)
              Est.  stn bbox = 9.941e+04 (7.21e+04 2.73e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1149.7M
Iteration  2: Total net bbox = 1.240e+05 (5.49e+04 6.90e+04)
              Est.  stn bbox = 1.774e+05 (7.21e+04 1.05e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1149.7M
Iteration  3: Total net bbox = 1.588e+05 (8.43e+04 7.44e+04)
              Est.  stn bbox = 2.342e+05 (1.20e+05 1.14e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1149.7M
Iteration  4: Total net bbox = 1.707e+05 (7.81e+04 9.26e+04)
              Est.  stn bbox = 2.433e+05 (1.09e+05 1.35e+05)
              cpu = 0:00:01.9 real = 0:00:01.0 mem = 1149.7M
End delay calculation. (MEM=1149.71 CPU=0:00:02.2 REAL=0:00:02.0)
Iteration  5: Total net bbox = 4.734e+05 (2.47e+05 2.27e+05)
              Est.  stn bbox = 5.955e+05 (3.04e+05 2.91e+05)
              cpu = 0:00:08.9 real = 0:00:09.0 mem = 1149.7M
Iteration  6: Total net bbox = 3.104e+05 (1.41e+05 1.69e+05)
              Est.  stn bbox = 4.103e+05 (1.88e+05 2.22e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1149.7M
End delay calculation. (MEM=1149.71 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration  7: Total net bbox = 3.337e+05 (1.64e+05 1.69e+05)
              Est.  stn bbox = 4.369e+05 (2.15e+05 2.22e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1149.7M
Iteration  8: Total net bbox = 3.663e+05 (1.64e+05 2.02e+05)
              Est.  stn bbox = 4.760e+05 (2.15e+05 2.61e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1149.7M
End delay calculation. (MEM=1149.71 CPU=0:00:02.2 REAL=0:00:02.0)
Iteration  9: Total net bbox = 3.786e+05 (1.77e+05 2.02e+05)
              Est.  stn bbox = 4.907e+05 (2.30e+05 2.61e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1149.7M
Iteration 10: Total net bbox = 3.930e+05 (1.77e+05 2.17e+05)
              Est.  stn bbox = 5.079e+05 (2.30e+05 2.78e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1149.8M
End delay calculation. (MEM=1149.84 CPU=0:00:02.3 REAL=0:00:02.0)
Iteration 11: Total net bbox = 4.014e+05 (1.77e+05 2.25e+05)
              Est.  stn bbox = 5.175e+05 (2.30e+05 2.88e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 1149.8M
Iteration 12: Total net bbox = 4.044e+05 (1.77e+05 2.28e+05)
              Est.  stn bbox = 5.208e+05 (2.30e+05 2.91e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1149.8M
Iteration 13: Total net bbox = 4.054e+05 (1.77e+05 2.29e+05)
              Est.  stn bbox = 5.219e+05 (2.30e+05 2.92e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1149.8M
Iteration 14: Total net bbox = 4.422e+05 (2.10e+05 2.32e+05)
              Est.  stn bbox = 5.594e+05 (2.64e+05 2.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1149.8M
*** cost = 4.422e+05 (2.10e+05 2.32e+05) (cpu for global=0:00:33.1) real=0:00:33.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:19 mem=1051.4M) ***
Total net bbox length = 4.422e+05 (2.100e+05 2.321e+05) (ext = 4.561e+04)
Move report: Detail placement moves 20866 insts, mean move: 3.05 um, max move: 45.60 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_): (27.60, 314.20) --> (51.60, 335.80)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1061.4MB
Summary Report:
Instances move: 20866 (out of 21310 movable)
Mean displacement: 3.05 um
Max displacement: 45.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_) (27.6, 314.2) -> (51.6, 335.8)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.423e+05 (2.027e+05 2.396e+05) (ext = 4.540e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 1061.4MB
*** Finished refinePlace (0:03:23 mem=1061.4M) ***
*** Finished Initial Placement (cpu=0:00:40.7, real=0:00:40.0, mem=1061.4M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23429  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23429 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 23429 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.439078e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82626
[NR-eagl] Layer2(M2)(V) length: 1.691387e+05um, number of vias: 113484
[NR-eagl] Layer3(M3)(H) length: 2.022050e+05um, number of vias: 12823
[NR-eagl] Layer4(M4)(V) length: 1.073628e+05um, number of vias: 4237
[NR-eagl] Layer5(M5)(H) length: 5.141823e+04um, number of vias: 2103
[NR-eagl] Layer6(M6)(V) length: 2.844741e+04um, number of vias: 24
[NR-eagl] Layer7(M7)(H) length: 3.026990e+02um, number of vias: 13
[NR-eagl] Layer8(M8)(V) length: 1.864000e+02um, number of vias: 0
[NR-eagl] Total length: 5.590613e+05um, number of vias: 215310
[NR-eagl] End Peak syMemory usage = 1092.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.89 seconds
**placeDesign ... cpu = 0: 0:47, real = 0: 0:46, mem = 1082.5M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1090.5M, totSessionCpu=0:03:25 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1092.5M)
Extraction called for design 'core' of instances=21310 and nets=23531 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1092.527M)
** Profile ** Start :  cpu=0:00:00.0, mem=1092.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1092.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1190.84 CPU=0:00:02.9 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 1190.8M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:03:30 mem=1190.8M)
** Profile ** Overall slacks :  cpu=0:00:04.2, mem=1190.8M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1190.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.325 |
|           TNS (ns):|-14954.7 |
|    Violating Paths:|  6141   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    182 (182)     |   -0.572   |    182 (182)     |
|   max_tran     |    186 (9913)    |  -11.109   |    186 (9913)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.522%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1190.8M
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1136.2M, totSessionCpu=0:03:31 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1137.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1137.2M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 21310

Instance distribution across the VT partitions:

 LVT : inst = 4995 (23.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 4995 (23.4%)

 HVT : inst = 16315 (76.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 16315 (76.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  23429
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=908.67MB/908.67MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=908.78MB/908.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=908.82MB/908.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT)
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 10%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 20%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 30%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 40%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 50%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 60%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 70%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 80%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 90%

Finished Levelizing
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT)

Starting Activity Propagation
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 10%
2025-Mar-21 21:43:51 (2025-Mar-22 04:43:51 GMT): 20%

Finished Activity Propagation
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=909.89MB/909.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT)
 ... Calculating leakage power
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT): 10%
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT): 20%
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT): 30%
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT): 40%

Finished Calculating power
2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.05MB/910.05MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=910.05MB/910.05MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=910.09MB/910.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 21:43:52 (2025-Mar-22 04:43:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.85794946
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2976       34.69
Macro                                  0           0
IO                                     0           0
Combinational                     0.5603       65.31
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8579         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8579         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Total Cap: 	1.57982e-10 F
* 		Total instances in design: 21310
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.857949 mW
Cell usage statistics:  
Library tcbn65gpluswc , 21310 cells ( 100.000000%) , 0.857949 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=910.10MB/910.10MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -10.425 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.851 mW
Resizable instances =  21310 (100.0%), leakage = 0.851 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   4995 (23.4%), lkg = 0.187 mW (22.0%)
   -ve slk =   4995 (23.4%), lkg = 0.187 mW (22.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  16315 (76.6%), lkg = 0.665 mW (78.0%)
   -ve slk =  16153 (75.8%), lkg = 0.663 mW (77.8%)

OptMgr: Begin forced downsizing
OptMgr: 4592 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -16.752 ns
OptMgr: 1373 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -10.425 ns

Design leakage power (state independent) = 0.815 mW
Resizable instances =  21310 (100.0%), leakage = 0.815 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   2327 (10.9%), lkg = 0.114 mW (14.0%)
   -ve slk =   2327 (10.9%), lkg = 0.114 mW (14.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  18983 (89.1%), lkg = 0.701 mW (86.0%)
   -ve slk =  18821 (88.3%), lkg = 0.699 mW (85.7%)


Summary: cell sizing

 3219 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       3219       3219

   11 instances changed cell type from        AN2D0   to    CKAN2D0
   11 instances changed cell type from       AN2XD1   to    CKAN2D0
   47 instances changed cell type from       AO21D1   to     AO21D0
   11 instances changed cell type from      AOI21D1   to    AOI21D0
   84 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
   90 instances changed cell type from      CKND2D1   to    CKND2D0
  213 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
   10 instances changed cell type from     CKXOR2D1   to     XOR2D0
   10 instances changed cell type from       IND2D1   to     IND2D0
    1 instances changed cell type from       IND4D1   to     IND4D0
   71 instances changed cell type from       INR2D1   to     INR2D0
    9 instances changed cell type from       INR2D2   to    INR2XD1
   38 instances changed cell type from      INR2XD0   to     INR2D0
   72 instances changed cell type from        INVD1   to      CKND0
    5 instances changed cell type from      IOA21D1   to    IOA21D0
    4 instances changed cell type from     MOAI22D1   to   MOAI22D0
   47 instances changed cell type from        ND2D0   to    CKND2D0
  109 instances changed cell type from        ND2D1   to    CKND2D0
   86 instances changed cell type from        ND2D2   to    CKND2D2
   19 instances changed cell type from        ND2D3   to    CKND2D3
   21 instances changed cell type from        ND2D4   to    CKND2D4
    1 instances changed cell type from        ND2D8   to    CKND2D8
    6 instances changed cell type from        ND3D1   to      ND3D0
   25 instances changed cell type from        NR2D1   to      NR2D0
   52 instances changed cell type from        NR2D1   to     NR2XD0
   19 instances changed cell type from        NR2D2   to     NR2XD1
    5 instances changed cell type from        NR2D4   to     NR2XD2
   29 instances changed cell type from       NR2XD0   to      NR2D0
    7 instances changed cell type from       OA21D1   to     OA21D0
   57 instances changed cell type from      OAI21D1   to    OAI21D0
 1102 instances changed cell type from      OAI22D1   to    OAI22D0
   15 instances changed cell type from        OR2D1   to      OR2D0
    1 instances changed cell type from       OR2XD1   to      OR2D0
    1 instances changed cell type from        OR3D1   to      OR3D0
    1 instances changed cell type from        OR4D1   to      OR4D0
  848 instances changed cell type from       XNR2D1   to     XNR2D0
    1 instances changed cell type from       XNR3D1   to     XNR3D0
   80 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 3219



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=929.30MB/929.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=929.30MB/929.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=929.30MB/929.30MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 21:44:00 (2025-Mar-22 04:44:00 GMT)
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 10%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 20%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 30%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 40%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 50%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 60%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 70%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 80%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 90%

Finished Levelizing
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT)

Starting Activity Propagation
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT)
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 10%
2025-Mar-21 21:44:01 (2025-Mar-22 04:44:01 GMT): 20%

Finished Activity Propagation
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=932.55MB/932.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT)
 ... Calculating leakage power
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT): 10%
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT): 20%
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT): 30%
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT): 40%

Finished Calculating power
2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.55MB/932.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.55MB/932.55MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=932.55MB/932.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 21:44:02 (2025-Mar-22 04:44:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.82106267
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2976       36.25
Macro                                  0           0
IO                                     0           0
Combinational                     0.5234       63.75
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.8211         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.8211         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U295 (FA1D4): 	  0.000262
* 		Total Cap: 	1.55074e-10 F
* 		Total instances in design: 21310
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.821063 mW
Cell usage statistics:  
Library tcbn65gpluswc , 21310 cells ( 100.000000%) , 0.821063 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=933.32MB/933.32MB)

OptMgr: Leakage power optimization took: 12 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1306.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1306.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1306.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1306.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1306.0M)
CPU of: netlist preparation :0:00:00.0 (mem :1306.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1306.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 1171 out of 21310 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 16891
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -12.832  TNS Slack -26569.474 Density 68.37
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.37%|        -| -12.832|-26569.474|   0:00:00.0| 1409.4M|
|    68.37%|        0| -12.832|-26569.475|   0:00:01.0| 1409.4M|
|    68.37%|        0| -12.832|-26569.475|   0:00:01.0| 1409.4M|
|    68.03%|      416| -12.832|-26534.766|   0:00:03.0| 1409.4M|
|    68.03%|        6| -12.832|-26534.496|   0:00:00.0| 1409.4M|
|    68.03%|        1| -12.832|-26534.459|   0:00:00.0| 1409.4M|
|    68.03%|        0| -12.832|-26534.459|   0:00:00.0| 1409.4M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -12.832  TNS Slack -26534.459 Density 68.03
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1247.28M, totSessionCpu=0:03:56).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    68.03%|        -| -12.832|-26534.459|   0:00:00.0| 1380.8M|
|    68.03%|        -| -12.832|-26534.459|   0:00:00.0| 1380.8M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1380.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   303   | 10544   |   259   |    259  |     0   |     0   |     0   |     0   | -12.83 |          0|          0|          0|  68.03  |            |           |
|    20   |  1229   |     0   |      0  |     0   |     0   |     0   |     0   | -2.20 |        171|          0|        235|  68.37  |   0:00:07.0|    1402.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.20 |          0|          0|         20|  68.38  |   0:00:01.0|    1402.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:08.1 real=0:00:08.0 mem=1402.1M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1250.9M, totSessionCpu=0:04:11 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.204  TNS Slack -4361.675 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.204|-4361.675|    68.38%|   0:00:01.0| 1396.5M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -2.141|-3281.052|    68.59%|   0:00:13.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -2.141|-2704.811|    68.98%|   0:00:10.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -2.141|-2704.811|    68.98%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_17_/D   |
|  -1.583|-1755.872|    69.85%|   0:00:35.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -1.583|-1667.004|    70.02%|   0:00:09.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
|  -1.571|-1633.618|    70.15%|   0:00:04.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -1.571|-1633.618|    70.15%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -1.466|-1448.533|    70.65%|   0:00:12.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.466|-1448.533|    70.66%|   0:00:06.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.466|-1439.408|    70.69%|   0:00:02.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.466|-1439.408|    70.69%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.432|-1410.240|    71.11%|   0:00:06.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.432|-1410.240|    71.11%|   0:00:04.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.432|-1410.057|    71.12%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.432|-1410.057|    71.12%|   0:00:01.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.428|-1400.149|    71.28%|   0:00:04.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
|  -1.428|-1399.591|    71.27%|   0:00:04.0| 1467.9M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1467.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:55 real=0:01:55 mem=1467.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.428  TNS Slack -1399.591 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.428
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.428  TNS Slack -1399.591 Density 71.27
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    71.27%|        -|  -1.428|-1399.591|   0:00:00.0| 1448.7M|
|    71.24%|       25|  -1.428|-1399.430|   0:00:03.0| 1448.7M|
|    71.24%|        1|  -1.428|-1399.430|   0:00:00.0| 1448.7M|
|    71.24%|        1|  -1.428|-1399.430|   0:00:00.0| 1448.7M|
|    71.21%|       25|  -1.428|-1399.430|   0:00:01.0| 1448.7M|
|    70.88%|      657|  -1.428|-1400.616|   0:00:06.0| 1448.7M|
|    70.86%|       25|  -1.428|-1400.635|   0:00:00.0| 1448.7M|
|    70.86%|        0|  -1.428|-1400.635|   0:00:00.0| 1448.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.428  TNS Slack -1400.635 Density 70.86
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:11.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1299.88M, totSessionCpu=0:06:25).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1299.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23959  numIgnoredNets=7
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23952 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 6 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 7.378200e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 23946 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 5.427414e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1322.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.56 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:06:26 mem=1322.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.1 mem=1322.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1322.5M) ***
Move report: Timing Driven Placement moves 21825 insts, mean move: 23.44 um, max move: 145.80 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/FE_OFC55_n3): (255.20, 231.40) --> (176.00, 298.00)
	Runtime: CPU: 0:01:57 REAL: 0:01:58 MEM: 1454.7MB
Move report: Detail placement moves 9010 insts, mean move: 1.39 um, max move: 17.40 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/FE_OFC1031_q_temp_189_): (90.60, 332.20) --> (73.20, 332.20)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1454.7MB
Summary Report:
Instances move: 21829 (out of 21840 movable)
Mean displacement: 23.44 um
Max displacement: 137.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC55_n3) (255.2, 231.4) -> (184.4, 298)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Runtime: CPU: 0:02:00 REAL: 0:02:01 MEM: 1454.7MB
*** Finished refinePlace (0:08:26 mem=1454.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=23959  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 23959 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 6 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.541200e+03um
[NR-eagl] 
[NR-eagl] Layer group 2: route 23953 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.810950e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 83684
[NR-eagl] Layer2(M2)(V) length: 1.736975e+05um, number of vias: 117634
[NR-eagl] Layer3(M3)(H) length: 1.945905e+05um, number of vias: 8013
[NR-eagl] Layer4(M4)(V) length: 8.574432e+04um, number of vias: 2887
[NR-eagl] Layer5(M5)(H) length: 2.752566e+04um, number of vias: 1619
[NR-eagl] Layer6(M6)(V) length: 1.255873e+04um, number of vias: 607
[NR-eagl] Layer7(M7)(H) length: 3.062200e+03um, number of vias: 822
[NR-eagl] Layer8(M8)(V) length: 3.644000e+03um, number of vias: 0
[NR-eagl] Total length: 5.008229e+05um, number of vias: 215266
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1324.5M)
Extraction called for design 'core' of instances=21840 and nets=24061 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1324.520M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:05:03, real = 0:05:04, mem = 1318.2M, totSessionCpu=0:08:29 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1401.44 CPU=0:00:02.9 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1401.4M) ***
*** Timing NOT met, worst failing slack is -1.379
*** Check timing (0:00:04.4)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.379 TNS Slack -1422.570 Density 70.86
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.379|   -1.379|-1410.768|-1422.570|    70.86%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -1.338|   -1.338|-1407.215|-1419.017|    70.86%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.339|   -1.339|-1403.541|-1415.343|    70.86%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -1.322|   -1.322|-1403.118|-1414.920|    70.86%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -1.302|   -1.302|-1393.767|-1405.569|    70.86%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.300|   -1.300|-1384.157|-1395.959|    70.87%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
|  -1.278|   -1.278|-1374.880|-1386.682|    70.89%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.275|   -1.275|-1361.705|-1373.507|    70.89%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.264|   -1.264|-1357.035|-1368.837|    70.90%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
|  -1.243|   -1.243|-1353.101|-1364.903|    70.92%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.237|   -1.237|-1342.941|-1354.743|    70.95%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.228|   -1.228|-1339.932|-1351.734|    70.98%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.214|   -1.214|-1328.341|-1340.143|    70.98%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.209|   -1.209|-1326.629|-1338.431|    70.99%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.202|   -1.202|-1319.676|-1331.478|    70.99%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.189|   -1.189|-1311.495|-1323.297|    70.99%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.185|   -1.185|-1305.137|-1316.939|    71.00%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.182|   -1.182|-1301.830|-1313.632|    71.00%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.178|   -1.178|-1294.473|-1306.276|    71.01%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.172|   -1.172|-1293.016|-1304.818|    71.02%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.167|   -1.167|-1287.161|-1298.963|    71.02%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.156|   -1.156|-1283.428|-1295.231|    71.03%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.150|   -1.150|-1273.825|-1285.627|    71.04%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.142|   -1.142|-1265.577|-1277.379|    71.05%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.137|   -1.137|-1258.250|-1270.052|    71.06%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.133|   -1.133|-1253.913|-1265.716|    71.07%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.133|   -1.133|-1252.486|-1264.288|    71.08%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -1.133|   -1.133|-1251.600|-1263.402|    71.08%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -1.125|   -1.125|-1249.422|-1261.224|    71.09%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.125|   -1.125|-1244.043|-1255.845|    71.10%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.119|   -1.119|-1241.507|-1253.309|    71.11%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.117|   -1.117|-1237.298|-1249.100|    71.12%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.117|   -1.117|-1235.473|-1247.275|    71.13%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.112|   -1.112|-1234.825|-1246.627|    71.14%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.111|   -1.111|-1232.834|-1244.636|    71.15%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.111|   -1.111|-1230.678|-1242.480|    71.16%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.102|   -1.102|-1228.645|-1240.447|    71.18%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
|  -1.102|   -1.102|-1223.536|-1235.338|    71.19%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
|  -1.099|   -1.099|-1222.286|-1234.088|    71.21%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.099|   -1.099|-1220.536|-1232.339|    71.22%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.099|   -1.099|-1220.280|-1232.082|    71.22%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.094|   -1.094|-1217.467|-1229.270|    71.25%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.094|   -1.094|-1209.538|-1221.341|    71.25%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.091|   -1.091|-1209.182|-1220.986|    71.26%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.091|   -1.091|-1206.408|-1218.211|    71.26%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.090|   -1.090|-1205.107|-1216.910|    71.28%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -1.090|   -1.090|-1202.861|-1214.665|    71.28%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -1.084|   -1.084|-1201.729|-1213.532|    71.28%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.084|   -1.084|-1200.104|-1211.908|    71.29%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.084|   -1.084|-1199.958|-1211.761|    71.29%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.081|   -1.081|-1199.147|-1210.950|    71.30%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.081|   -1.081|-1198.175|-1209.979|    71.30%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.077|   -1.077|-1196.930|-1208.733|    71.32%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.076|   -1.076|-1193.732|-1205.536|    71.32%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.076|   -1.076|-1191.651|-1203.455|    71.32%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
|  -1.073|   -1.073|-1190.515|-1202.318|    71.35%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.073|   -1.073|-1189.149|-1200.952|    71.35%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.073|   -1.073|-1189.116|-1200.920|    71.36%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.070|   -1.070|-1188.265|-1200.068|    71.36%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.070|   -1.070|-1185.683|-1197.486|    71.38%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.070|   -1.070|-1185.675|-1197.478|    71.38%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.066|   -1.066|-1183.976|-1195.779|    71.39%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.065|   -1.065|-1181.203|-1193.006|    71.41%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.065|   -1.065|-1181.131|-1192.934|    71.41%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.065|   -1.065|-1180.603|-1192.407|    71.41%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -1.064|   -1.064|-1180.091|-1191.894|    71.43%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.063|   -1.063|-1178.411|-1190.214|    71.43%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.063|   -1.063|-1177.396|-1189.199|    71.44%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -1.059|   -1.059|-1174.224|-1186.027|    71.48%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1172.702|-1184.506|    71.49%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1172.521|-1184.325|    71.49%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1171.801|-1183.604|    71.51%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1171.513|-1183.316|    71.52%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1171.407|-1183.210|    71.52%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1171.201|-1183.004|    71.52%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
|  -1.059|   -1.059|-1168.321|-1180.124|    71.54%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -1.059|   -1.059|-1166.734|-1178.537|    71.56%|   0:00:01.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1165.930|-1177.733|    71.56%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1164.924|-1176.727|    71.60%|   0:00:00.0| 1496.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -1.059|   -1.059|-1164.757|-1176.560|    71.60%|   0:00:01.0| 1490.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -1.059|   -1.059|-1164.110|-1175.913|    71.62%|   0:00:00.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
|  -1.059|   -1.059|-1161.658|-1173.461|    71.64%|   0:00:01.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -1.059|   -1.059|-1159.982|-1171.786|    71.64%|   0:00:00.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_17_/D   |
|  -1.059|   -1.059|-1159.215|-1171.018|    71.67%|   0:00:00.0| 1491.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1157.572|-1169.375|    71.68%|   0:00:01.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1157.566|-1169.369|    71.68%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1157.372|-1169.175|    71.68%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1156.283|-1168.087|    71.69%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1155.438|-1167.241|    71.69%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1155.333|-1167.136|    71.69%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1153.768|-1165.571|    71.72%|   0:00:01.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1153.466|-1165.269|    71.72%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1152.512|-1164.315|    71.74%|   0:00:01.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1152.272|-1164.075|    71.74%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1151.061|-1162.864|    71.74%|   0:00:00.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1150.677|-1162.480|    71.76%|   0:00:01.0| 1492.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -1.059|   -1.059|-1147.985|-1159.789|    71.78%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -1.059|   -1.059|-1147.348|-1159.151|    71.79%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1146.721|-1158.525|    71.80%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -1.059|   -1.059|-1146.161|-1157.965|    71.80%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1145.612|-1157.415|    71.83%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1145.581|-1157.384|    71.83%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1145.333|-1157.136|    71.84%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1145.077|-1156.880|    71.86%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1141.491|-1153.295|    71.87%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1139.767|-1151.571|    71.89%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1139.368|-1151.172|    71.89%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1138.758|-1150.562|    71.92%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1137.704|-1149.508|    71.92%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1137.396|-1149.200|    71.93%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -1.059|   -1.059|-1135.429|-1147.233|    71.94%|   0:00:02.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D   |
|  -1.059|   -1.059|-1135.420|-1147.224|    71.94%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_18_/D   |
|  -1.059|   -1.059|-1133.675|-1145.479|    71.97%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
|  -1.059|   -1.059|-1132.547|-1144.355|    71.98%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1132.496|-1144.304|    71.99%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1132.276|-1144.084|    72.00%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1132.230|-1144.038|    72.00%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1132.216|-1144.025|    72.01%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1132.089|-1143.897|    72.01%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.796|-1143.604|    72.02%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.664|-1143.472|    72.02%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.606|-1143.414|    72.04%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.378|-1143.186|    72.06%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.288|-1143.096|    72.06%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1131.197|-1143.005|    72.07%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
|  -1.059|   -1.059|-1130.998|-1142.806|    72.08%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1129.830|-1141.638|    72.11%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -1.059|   -1.059|-1129.370|-1141.179|    72.11%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1127.595|-1139.403|    72.16%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1126.705|-1138.513|    72.18%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1125.223|-1137.031|    72.19%|   0:00:01.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1124.936|-1136.745|    72.22%|   0:00:00.0| 1493.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
|  -1.059|   -1.059|-1123.199|-1135.012|    72.23%|   0:00:02.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1122.342|-1134.155|    72.23%|   0:00:00.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1120.855|-1132.668|    72.33%|   0:00:01.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1120.598|-1132.411|    72.34%|   0:00:00.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1119.009|-1130.822|    72.36%|   0:00:01.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1118.084|-1129.896|    72.39%|   0:00:00.0| 1494.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
|  -1.059|   -1.059|-1116.737|-1128.550|    72.43%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1116.605|-1128.419|    72.43%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1115.400|-1127.214|    72.53%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1115.293|-1127.106|    72.54%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1114.747|-1126.560|    72.57%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1114.711|-1126.524|    72.58%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_18_/D   |
|  -1.059|   -1.059|-1113.128|-1124.942|    72.60%|   0:00:01.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1112.776|-1124.590|    72.61%|   0:00:00.0| 1495.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.959|-1123.773|    72.66%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.866|-1123.679|    72.66%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.757|-1123.571|    72.66%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.719|-1123.532|    72.66%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.406|-1123.219|    72.70%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.308|-1123.121|    72.70%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1111.276|-1123.089|    72.70%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
|  -1.059|   -1.059|-1110.886|-1122.699|    72.72%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -1.059|   -1.059|-1110.858|-1122.672|    72.72%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -1.059|   -1.059|-1110.590|-1122.404|    72.75%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -1.059|   -1.059|-1108.787|-1120.600|    72.76%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
|  -1.059|   -1.059|-1108.725|-1120.538|    72.76%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1108.662|-1120.476|    72.77%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
|  -1.059|   -1.059|-1108.634|-1120.448|    72.77%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1108.237|-1120.051|    72.80%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1108.167|-1119.980|    72.80%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1107.813|-1119.627|    72.84%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1107.607|-1119.420|    72.84%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
|  -1.059|   -1.059|-1106.216|-1118.029|    72.85%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/D   |
|  -1.059|   -1.059|-1106.097|-1117.910|    72.86%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.825|-1117.639|    72.88%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.775|-1117.589|    72.88%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.655|-1117.468|    72.89%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.465|-1117.278|    72.89%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.399|-1117.213|    72.90%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1105.309|-1117.122|    72.91%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
|  -1.059|   -1.059|-1104.965|-1116.779|    72.92%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1104.507|-1116.321|    72.92%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1104.490|-1116.303|    72.92%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1104.403|-1116.217|    72.94%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1104.375|-1116.188|    72.95%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1103.439|-1115.252|    72.96%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1103.428|-1115.242|    72.96%|   0:00:00.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1103.366|-1115.179|    73.01%|   0:00:01.0| 1497.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -1.059|   -1.059|-1103.187|-1115.001|    73.01%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_12_/D   |
|  -1.059|   -1.059|-1103.053|-1114.866|    73.01%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1102.943|-1114.757|    73.02%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1102.895|-1114.709|    73.02%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1101.651|-1113.465|    73.03%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1101.650|-1113.464|    73.03%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1101.462|-1113.275|    73.03%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1101.425|-1113.238|    73.03%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1101.052|-1112.865|    73.04%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -1.059|   -1.059|-1100.959|-1112.772|    73.04%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
|  -1.059|   -1.059|-1100.906|-1112.720|    73.04%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
|  -1.059|   -1.059|-1100.122|-1111.936|    73.04%|   0:00:01.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1100.029|-1111.842|    73.04%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
|  -1.059|   -1.059|-1099.617|-1111.431|    73.04%|   0:00:00.0| 1498.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1099.581|-1111.394|    73.04%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1099.578|-1111.391|    73.04%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -1.059|   -1.059|-1098.514|-1110.332|    73.05%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -1.059|   -1.059|-1098.366|-1110.184|    73.06%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/D    |
|  -1.059|   -1.059|-1096.969|-1108.786|    73.07%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.896|-1108.714|    73.07%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.815|-1108.633|    73.08%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.780|-1108.598|    73.08%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.741|-1108.559|    73.08%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.694|-1108.512|    73.09%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -1.059|   -1.059|-1096.390|-1108.208|    73.09%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -1.059|   -1.059|-1096.273|-1108.091|    73.11%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -1.059|   -1.059|-1095.389|-1107.207|    73.11%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1095.172|-1106.989|    73.13%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1095.130|-1106.948|    73.13%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1095.123|-1106.941|    73.13%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1094.947|-1106.765|    73.15%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1094.663|-1106.480|    73.15%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
|  -1.059|   -1.059|-1094.111|-1105.929|    73.15%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -1.059|   -1.059|-1094.039|-1105.860|    73.16%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -1.059|   -1.059|-1092.812|-1104.632|    73.16%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.059|   -1.059|-1092.781|-1104.602|    73.16%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.059|   -1.059|-1092.707|-1104.527|    73.17%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.059|   -1.059|-1092.682|-1104.503|    73.17%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -1.059|   -1.059|-1092.620|-1104.441|    73.19%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -1.059|   -1.059|-1092.589|-1104.411|    73.20%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
|  -1.059|   -1.059|-1092.045|-1103.866|    73.20%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.059|   -1.059|-1091.964|-1103.785|    73.20%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.059|   -1.059|-1091.964|-1103.785|    73.21%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.059|   -1.059|-1091.841|-1103.662|    73.21%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.059|   -1.059|-1091.811|-1103.632|    73.21%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D    |
|  -1.059|   -1.059|-1091.758|-1103.579|    73.22%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -1.059|   -1.059|-1091.335|-1103.156|    73.22%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
|  -1.059|   -1.059|-1091.084|-1102.905|    73.22%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -1.059|   -1.059|-1091.036|-1102.858|    73.22%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -1.059|   -1.059|-1090.328|-1102.150|    73.22%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -1.059|   -1.059|-1090.243|-1102.064|    73.23%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1090.220|-1102.041|    73.23%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1090.177|-1101.998|    73.23%|   0:00:00.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1089.842|-1101.663|    73.24%|   0:00:01.0| 1498.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -1.059|   -1.059|-1089.638|-1101.459|    73.24%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -1.059|   -1.059|-1089.532|-1101.353|    73.24%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D    |
|  -1.059|   -1.059|-1089.412|-1101.233|    73.24%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -1.059|   -1.059|-1089.384|-1101.205|    73.25%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1089.356|-1101.177|    73.25%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1089.090|-1100.915|    73.25%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -1.059|   -1.059|-1088.965|-1100.790|    73.25%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
|  -1.059|   -1.059|-1088.830|-1100.655|    73.25%|   0:00:01.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -1.059|   -1.059|-1088.800|-1100.625|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
|  -1.059|   -1.059|-1069.474|-1081.299|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -1.059|   -1.059|-1069.429|-1081.255|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -1.059|   -1.059|-1069.394|-1081.219|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -1.059|   -1.059|-1069.290|-1081.116|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D    |
|  -1.059|   -1.059|-1068.960|-1080.786|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D    |
|  -1.059|   -1.059|-1068.797|-1080.623|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -1.059|   -1.059|-1068.656|-1080.482|    73.26%|   0:00:01.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -1.059|   -1.059|-1068.635|-1080.464|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
|  -1.059|   -1.059|-1068.500|-1080.329|    73.26%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D    |
|  -1.059|   -1.059|-1068.500|-1080.329|    73.27%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_2_/D    |
|  -1.059|   -1.059|-1068.438|-1080.267|    73.27%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
|  -1.059|   -1.059|-1068.526|-1080.355|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -1.059|   -1.059|-1068.302|-1080.131|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_/D    |
|  -1.059|   -1.059|-1068.203|-1080.032|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
|  -1.059|   -1.059|-1068.121|-1079.950|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1068.020|-1079.849|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1067.953|-1079.782|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1067.945|-1079.774|    73.28%|   0:00:01.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1067.930|-1079.759|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1057.170|-1069.000|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
|  -1.059|   -1.059|-1044.114|-1055.944|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -1.059|   -1.059|-1044.112|-1055.942|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
|  -1.059|   -1.059|-1040.995|-1052.825|    73.28%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_38_/E                                           |
|  -1.059|   -1.059|-1038.424|-1050.254|    73.29%|   0:00:00.0| 1499.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_38_/E                                           |
|  -1.059|   -1.059|-1032.147|-1043.977|    73.29%|   0:00:00.0| 1500.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |         |         |          |            |        |          |         | eg_38_/E                                           |
|  -1.059|   -1.059|-1029.601|-1041.431|    73.29%|   0:00:00.0| 1500.9M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_69_/D                |
|  -1.059|   -1.059|-1029.090|-1040.920|    73.29%|   0:00:00.0| 1500.9M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_117_/D               |
|  -1.059|   -1.059|-1029.076|-1040.906|    73.29%|   0:00:00.0| 1500.9M|        NA|       NA| NA                                                 |
|  -1.059|   -1.059|-1029.076|-1040.906|    73.29%|   0:00:00.0| 1500.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:01:14 mem=1500.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:13 real=0:01:14 mem=1500.9M) ***
** GigaOpt Optimizer WNS Slack -1.059 TNS Slack -1040.906 Density 73.29
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.059  TNS Slack -1040.906 Density 73.29
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    73.29%|        -|  -1.059|-1040.906|   0:00:00.0| 1500.9M|
|    73.21%|       76|  -1.059|-1040.715|   0:00:01.0| 1500.9M|
|    72.89%|      505|  -1.054|-1041.675|   0:00:05.0| 1500.9M|
|    72.89%|        3|  -1.054|-1041.675|   0:00:00.0| 1500.9M|
|    72.89%|        0|  -1.054|-1041.675|   0:00:00.0| 1500.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.054  TNS Slack -1041.675 Density 72.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1498.45M, totSessionCpu=0:09:59).
** GigaOpt Optimizer WNS Slack -1.054 TNS Slack -1041.675 Density 72.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:20 real=0:01:21 mem=1498.4M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1362.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24881  numIgnoredNets=1
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24880 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 24880 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 4.921632e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[NR-eagl] End Peak syMemory usage = 1388.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.53 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:10:00 mem=1388.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 22789 insts, mean move: 9.89 um, max move: 94.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1255_0): (225.60, 172.00) --> (218.00, 85.60)
	Runtime: CPU: 0:01:29 REAL: 0:01:29 MEM: 1482.0MB
Move report: Detail placement moves 11154 insts, mean move: 1.49 um, max move: 30.00 um
	Max move on inst (mac_array_instance/FE_OFC574_q_temp_449_): (307.60, 136.00) --> (277.60, 136.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1482.0MB
Summary Report:
Instances move: 22789 (out of 22818 movable)
Mean displacement: 9.94 um
Max displacement: 93.20 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_1255_0) (225.6, 172) -> (218.8, 85.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Runtime: CPU: 0:01:32 REAL: 0:01:32 MEM: 1482.0MB
*** Finished refinePlace (0:11:32 mem=1482.0M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=24881  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 24881 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 2: route 24881 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.813092e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86308
[NR-eagl] Layer2(M2)(V) length: 1.691113e+05um, number of vias: 120275
[NR-eagl] Layer3(M3)(H) length: 1.910901e+05um, number of vias: 8436
[NR-eagl] Layer4(M4)(V) length: 8.331782e+04um, number of vias: 3135
[NR-eagl] Layer5(M5)(H) length: 2.861875e+04um, number of vias: 1779
[NR-eagl] Layer6(M6)(V) length: 1.545847e+04um, number of vias: 612
[NR-eagl] Layer7(M7)(H) length: 3.238600e+03um, number of vias: 769
[NR-eagl] Layer8(M8)(V) length: 3.780200e+03um, number of vias: 0
[NR-eagl] Total length: 4.946152e+05um, number of vias: 221314
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1352.2M)
Extraction called for design 'core' of instances=22818 and nets=24983 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1352.176M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:08:09, real = 0:08:10, mem = 1343.7M, totSessionCpu=0:11:34 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1416.93 CPU=0:00:03.0 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1416.9M) ***
*** Timing NOT met, worst failing slack is -1.073
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.073 TNS Slack -1073.551 Density 72.89
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.073|   -1.073|-1068.041|-1073.551|    72.89%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D   |
|  -1.061|   -1.061|-1065.250|-1070.759|    72.89%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -1.053|   -1.053|-1063.173|-1068.683|    72.89%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
|  -1.044|   -1.044|-1062.134|-1067.643|    72.89%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.036|   -1.036|-1058.866|-1064.375|    72.89%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.032|   -1.032|-1057.353|-1062.862|    72.90%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.023|   -1.023|-1056.335|-1061.845|    72.90%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -1.021|   -1.021|-1053.177|-1058.687|    72.90%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -1.014|   -1.014|-1051.671|-1057.180|    72.91%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -1.009|   -1.009|-1046.681|-1052.190|    72.92%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -1.005|   -1.005|-1043.057|-1048.566|    72.93%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.998|   -0.998|-1041.336|-1046.846|    72.93%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.996|   -0.996|-1035.062|-1040.571|    72.95%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.988|   -0.988|-1033.376|-1038.885|    72.95%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.985|   -0.985|-1027.480|-1032.990|    72.98%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.982|   -0.982|-1024.440|-1029.949|    73.00%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.975|   -0.975|-1022.003|-1027.512|    73.01%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.971|   -0.971|-1016.794|-1022.304|    73.04%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.965|   -0.965|-1013.279|-1018.788|    73.06%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.965|   -0.965|-1008.372|-1013.881|    73.08%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.963|   -0.963|-1007.081|-1012.590|    73.08%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.957|   -0.957|-1005.554|-1011.063|    73.09%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.954|   -0.954|-1001.176|-1006.686|    73.11%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.949|   -0.949| -997.002|-1002.511|    73.14%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
|  -0.947|   -0.947| -993.438| -998.947|    73.17%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.942|   -0.942| -990.424| -995.933|    73.19%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.940|   -0.940| -987.119| -992.629|    73.21%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.940|   -0.940| -984.900| -990.410|    73.23%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.934|   -0.934| -984.363| -989.872|    73.23%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.934|   -0.934| -980.354| -985.864|    73.26%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.934|   -0.934| -979.016| -984.525|    73.27%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.927|   -0.927| -977.941| -983.450|    73.27%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_16_/D   |
|  -0.928|   -0.928| -972.385| -977.894|    73.32%|   0:00:02.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.928|   -0.928| -970.660| -976.169|    73.32%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.920|   -0.920| -969.673| -975.182|    73.33%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.918|   -0.918| -964.984| -970.493|    73.39%|   0:00:02.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.918|   -0.918| -960.401| -965.910|    73.42%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.918|   -0.918| -959.741| -965.250|    73.43%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.911|   -0.911| -958.333| -963.843|    73.45%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.911|   -0.911| -952.938| -958.448|    73.49%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.911|   -0.911| -951.595| -957.105|    73.50%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.910|   -0.910| -950.883| -956.393|    73.52%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.910|   -0.910| -949.779| -955.289|    73.54%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.910|   -0.910| -949.471| -954.981|    73.54%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.908|   -0.908| -949.062| -954.571|    73.54%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.908|   -0.908| -947.931| -953.440|    73.56%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.908|   -0.908| -946.399| -951.908|    73.56%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.907|   -0.907| -945.683| -951.193|    73.56%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.907|   -0.907| -944.281| -949.790|    73.58%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.907|   -0.907| -944.240| -949.750|    73.58%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_15_/D   |
|  -0.900|   -0.900| -944.108| -949.617|    73.58%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.900|   -0.900| -939.919| -945.428|    73.64%|   0:00:02.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.900|   -0.900| -938.063| -943.572|    73.65%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.899|   -0.899| -937.558| -943.068|    73.67%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.898|   -0.898| -936.667| -942.176|    73.69%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.898|   -0.898| -936.310| -941.819|    73.70%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.898|   -0.898| -936.301| -941.810|    73.70%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.897|   -0.897| -935.799| -941.308|    73.71%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.891|   -0.891| -935.452| -940.962|    73.72%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.891|   -0.891| -932.464| -937.974|    73.77%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.891|   -0.891| -931.376| -936.885|    73.78%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.890|   -0.890| -930.181| -935.691|    73.82%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.888|   -0.888| -929.076| -934.585|    73.83%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.887|   -0.887| -927.009| -932.518|    73.85%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -0.888|   -0.888| -926.172| -931.681|    73.86%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.887|   -0.887| -925.961| -931.471|    73.87%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -0.884|   -0.884| -925.648| -931.158|    73.87%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.884|   -0.884| -924.075| -929.584|    73.89%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.884|   -0.884| -923.523| -929.032|    73.90%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.882|   -0.882| -922.979| -928.489|    73.91%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.882|   -0.882| -922.295| -927.805|    73.92%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.882|   -0.882| -922.287| -927.796|    73.92%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.880|   -0.880| -921.178| -926.687|    73.93%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.880|   -0.880| -920.352| -925.861|    73.94%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.880|   -0.880| -920.317| -925.826|    73.94%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.878|   -0.878| -919.575| -925.084|    73.95%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.878|   -0.878| -916.856| -922.365|    73.97%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.878|   -0.878| -916.787| -922.296|    73.97%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.877|   -0.877| -914.752| -920.260|    73.98%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.877|   -0.877| -914.664| -920.173|    73.99%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.875|   -0.875| -914.397| -919.906|    73.99%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.873|   -0.873| -913.895| -919.404|    74.01%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.873|   -0.873| -912.984| -918.493|    74.02%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.872|   -0.872| -912.518| -918.026|    74.02%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.872|   -0.872| -912.234| -917.743|    74.02%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.871|   -0.871| -912.105| -917.613|    74.03%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.871|   -0.871| -911.843| -917.352|    74.03%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.870|   -0.870| -911.472| -916.981|    74.04%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.870|   -0.870| -911.418| -916.927|    74.04%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.870|   -0.870| -911.343| -916.852|    74.05%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.869|   -0.869| -910.724| -916.233|    74.05%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.869|   -0.869| -910.363| -915.871|    74.06%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.869|   -0.869| -910.344| -915.853|    74.06%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.868|   -0.868| -909.712| -915.221|    74.07%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.868|   -0.868| -909.105| -914.613|    74.08%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.866|   -0.866| -908.602| -914.111|    74.08%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.866|   -0.866| -907.753| -913.262|    74.10%|   0:00:01.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.866|   -0.866| -907.643| -913.151|    74.10%|   0:00:00.0| 1512.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_13_/D   |
|  -0.863|   -0.863| -906.863| -912.372|    74.11%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.863|   -0.863| -904.573| -910.081|    74.13%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.863|   -0.863| -904.450| -909.959|    74.13%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.862|   -0.862| -903.514| -909.023|    74.15%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.862|   -0.862| -902.605| -908.114|    74.16%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.859|   -0.859| -901.972| -907.481|    74.16%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.858|   -0.858| -900.183| -905.692|    74.19%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.854|   -0.854| -898.341| -903.850|    74.21%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.851|   -0.851| -895.565| -901.073|    74.27%|   0:00:03.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -0.850|   -0.850| -893.197| -898.705|    74.30%|   0:00:03.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.847|   -0.847| -892.552| -898.061|    74.31%|   0:00:00.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.846|   -0.846| -890.393| -895.901|    74.34%|   0:00:02.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.845|   -0.845| -888.837| -894.346|    74.36%|   0:00:02.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.843|   -0.843| -887.619| -893.127|    74.37%|   0:00:02.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.842|   -0.842| -886.511| -892.019|    74.40%|   0:00:02.0| 1502.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.840|   -0.840| -884.999| -890.508|    74.43%|   0:00:03.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.839|   -0.839| -883.164| -888.673|    74.46%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.838|   -0.838| -881.099| -886.607|    74.48%|   0:00:02.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_17_/D   |
|  -0.836|   -0.836| -879.536| -885.045|    74.49%|   0:00:01.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.835|   -0.835| -877.679| -883.188|    74.53%|   0:00:03.0| 1504.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
|  -0.833|   -0.833| -876.082| -881.591|    74.55%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -0.832|   -0.832| -875.103| -880.611|    74.58%|   0:00:03.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
|  -0.831|   -0.831| -873.920| -879.429|    74.60%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.830|   -0.830| -873.385| -878.894|    74.62%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_13_/D   |
|  -0.830|   -0.830| -872.677| -878.186|    74.63%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
|  -0.829|   -0.829| -872.554| -878.062|    74.64%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.828|   -0.828| -871.766| -877.274|    74.65%|   0:00:03.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.828|   -0.828| -870.931| -876.440|    74.66%|   0:00:03.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.828|   -0.828| -870.893| -876.402|    74.66%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.828|   -0.828| -870.875| -876.384|    74.66%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.827|   -0.827| -869.754| -875.263|    74.72%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.826|   -0.826| -868.798| -874.307|    74.74%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.825|   -0.825| -867.299| -872.808|    74.76%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
|  -0.824|   -0.824| -866.479| -871.987|    74.78%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.824|   -0.824| -865.271| -870.779|    74.79%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.824|   -0.824| -865.038| -870.546|    74.80%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.822|   -0.822| -864.253| -869.762|    74.87%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.822|   -0.822| -863.502| -869.010|    74.90%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.822|   -0.822| -863.406| -868.915|    74.90%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.824|   -0.824| -863.052| -868.560|    74.94%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.823|   -0.823| -862.920| -868.429|    74.94%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.821|   -0.821| -862.815| -868.324|    74.95%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.821|   -0.821| -861.893| -867.402|    74.96%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.821|   -0.821| -861.883| -867.391|    74.98%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.835| -867.343|    75.00%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.712| -867.221|    75.02%|   0:00:01.0| 1506.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.654| -867.162|    75.02%|   0:00:00.0| 1506.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.406| -866.914|    75.03%|   0:00:00.0| 1506.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.395| -866.904|    75.03%|   0:00:00.0| 1506.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.820|   -0.820| -861.431| -866.939|    75.05%|   0:00:01.0| 1506.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:36 real=0:01:36 mem=1506.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.201|   -0.820|  -5.509| -866.939|    75.05%|   0:00:00.0| 1506.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
|  -0.148|   -0.820|  -4.040| -865.470|    75.06%|   0:00:00.0| 1506.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_108_/D                     |
|  -0.126|   -0.820|  -3.895| -865.326|    75.06%|   0:00:00.0| 1506.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_77_/D                      |
|  -0.083|   -0.820|  -3.769| -865.200|    75.06%|   0:00:00.0| 1506.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_51_/D                      |
|  -0.079|   -0.820|  -3.474| -864.904|    75.06%|   0:00:00.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_109_/D                     |
|  -0.059|   -0.820|  -3.395| -864.825|    75.06%|   0:00:00.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_132_/D                     |
|  -0.051|   -0.820|  -3.280| -864.711|    75.06%|   0:00:00.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_3_/D                       |
|  -0.041|   -0.820|  -1.036| -862.467|    75.06%|   0:00:00.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_51_/D                      |
|  -0.040|   -0.820|  -0.939| -862.370|    75.06%|   0:00:01.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
|  -0.040|   -0.820|  -0.876| -862.307|    75.07%|   0:00:00.0| 1525.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_32_/D                      |
|  -0.033|   -0.820|  -0.834| -862.265|    75.07%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_95_/D                      |
|  -0.024|   -0.820|  -0.743| -862.175|    75.07%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_124_/E               |
|  -0.015|   -0.820|  -0.179| -861.611|    75.08%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
|  -0.007|   -0.820|  -0.096| -861.528|    75.09%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_85_/D                      |
|  -0.005|   -0.820|  -0.009| -861.441|    75.09%|   0:00:01.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_93_/D                      |
|  -0.005|   -0.820|  -0.006| -861.438|    75.10%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_93_/D                      |
|   0.004|   -0.820|   0.000| -861.432|    75.10%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_124_/E               |
|   0.011|   -0.820|   0.000| -861.432|    75.10%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/E   |
|   0.019|   -0.820|   0.000| -861.432|    75.10%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
|   0.019|   -0.820|   0.000| -861.432|    75.10%|   0:00:00.0| 1563.4M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q0_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1563.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:38 real=0:01:38 mem=1563.4M) ***
** GigaOpt Optimizer WNS Slack -0.820 TNS Slack -861.432 Density 75.10
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.820  TNS Slack -861.432 Density 75.10
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    75.10%|        -|  -0.820|-861.432|   0:00:00.0| 1563.4M|
|    74.99%|       54|  -0.820|-860.791|   0:00:01.0| 1563.4M|
|    74.79%|      325|  -0.820|-862.072|   0:00:04.0| 1563.4M|
|    74.79%|        3|  -0.820|-862.072|   0:00:01.0| 1563.4M|
|    74.79%|        0|  -0.820|-862.072|   0:00:00.0| 1563.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.820  TNS Slack -862.072 Density 74.79
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 107 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1512.58M, totSessionCpu=0:13:28).
*** Starting refinePlace (0:13:28 mem=1544.6M) ***
Total net bbox length = 3.997e+05 (1.785e+05 2.212e+05) (ext = 3.673e+04)
Move report: Timing Driven Placement moves 14812 insts, mean move: 4.88 um, max move: 47.00 um
	Max move on inst (psum_mem_instance/FE_RC_1752_0): (291.20, 65.80) --> (320.20, 83.80)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1559.8MB
Move report: Detail placement moves 7533 insts, mean move: 0.72 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U26): (80.80, 341.20) --> (78.20, 344.80)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1559.8MB
Summary Report:
Instances move: 15266 (out of 22967 movable)
Mean displacement: 4.81 um
Max displacement: 46.20 um (Instance: psum_mem_instance/FE_RC_1752_0) (291.2, 65.8) -> (319.4, 83.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.205e+05 (1.950e+05 2.255e+05) (ext = 3.709e+04)
Runtime: CPU: 0:00:07.3 REAL: 0:00:07.0 MEM: 1559.8MB
*** Finished refinePlace (0:13:36 mem=1559.8M) ***
Finished re-routing un-routed nets (0:00:00.1 1559.8M)


Density : 0.7479
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.2 real=0:00:08.0 mem=1559.8M) ***
** GigaOpt Optimizer WNS Slack -0.868 TNS Slack -875.861 Density 74.79
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.868|   -0.868|-875.861| -875.861|    74.79%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.848|   -0.848|-874.684| -874.684|    74.79%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -0.839|   -0.839|-872.806| -872.807|    74.79%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.833|   -0.833|-871.843| -871.843|    74.80%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/D   |
|  -0.830|   -0.830|-870.625| -870.625|    74.82%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
|  -0.827|   -0.827|-869.842| -869.842|    74.83%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.822|   -0.822|-866.767| -866.767|    74.84%|   0:00:03.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.820|   -0.820|-864.951| -864.951|    74.87%|   0:00:07.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.817|   -0.817|-862.029| -862.029|    74.90%|   0:00:08.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.817|   -0.817|-860.467| -860.467|    74.92%|   0:00:06.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.817|   -0.817|-860.091| -860.091|    74.93%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.817|   -0.817|-860.013| -860.013|    74.93%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.811|   -0.811|-859.637| -859.638|    74.97%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -0.811|   -0.811|-855.817| -855.817|    75.06%|   0:00:23.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.811|   -0.811|-854.888| -854.888|    75.09%|   0:00:04.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.811|   -0.811|-854.754| -854.754|    75.09%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.808|   -0.808|-854.000| -854.000|    75.16%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.806|   -0.806|-851.559| -851.560|    75.18%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.806|   -0.806|-850.683| -850.684|    75.21%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.807|   -0.807|-850.462| -850.462|    75.21%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.803|   -0.803|-849.661| -849.661|    75.29%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.804|   -0.804|-848.572| -848.572|    75.33%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.804|   -0.804|-848.419| -848.420|    75.33%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.803|   -0.803|-846.786| -846.786|    75.43%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.803|   -0.803|-846.585| -846.585|    75.44%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.799|   -0.799|-845.933| -845.933|    75.48%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.799|   -0.799|-844.166| -844.166|    75.51%|   0:00:03.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.799|   -0.799|-844.053| -844.053|    75.52%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.795|   -0.795|-842.634| -842.634|    75.64%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.795|   -0.795|-841.756| -841.757|    75.71%|   0:00:04.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.795|   -0.795|-841.415| -841.415|    75.72%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.804|   -0.804|-840.854| -840.854|    75.90%|   0:00:02.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
|  -0.796|   -0.796|-840.589| -840.589|    75.90%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.794|   -0.794|-840.126| -840.126|    75.92%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.794|   -0.794|-839.683| -839.684|    75.94%|   0:00:03.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.793|   -0.793|-838.831| -838.831|    76.03%|   0:00:03.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-838.664| -838.664|    76.04%|   0:00:01.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.793|   -0.793|-838.294| -838.294|    76.04%|   0:00:00.0| 1559.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.791|   -0.791|-837.843| -837.843|    76.09%|   0:00:02.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.791|   -0.791|-837.012| -837.013|    76.11%|   0:00:01.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.790|   -0.790|-835.747| -835.747|    76.21%|   0:00:04.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.790|   -0.790|-834.935| -834.935|    76.22%|   0:00:01.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788|-834.487| -834.487|    76.26%|   0:00:01.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788|-833.452| -833.452|    76.27%|   0:00:01.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788|-833.374| -833.375|    76.28%|   0:00:01.0| 1557.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788|-833.372| -833.373|    76.28%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -0.788|   -0.788|-832.946| -832.946|    76.33%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.786|   -0.786|-832.180| -832.180|    76.35%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.786|   -0.786|-831.067| -831.068|    76.38%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.786|   -0.786|-831.032| -831.032|    76.38%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.790|   -0.790|-830.524| -830.525|    76.47%|   0:00:03.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/D   |
|  -0.785|   -0.785|-830.355| -830.356|    76.48%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.785|   -0.785|-830.488| -830.489|    76.49%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.785|   -0.785|-830.146| -830.146|    76.50%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.784|   -0.784|-829.513| -829.513|    76.59%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.784|   -0.784|-828.299| -828.300|    76.71%|   0:00:04.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.783|   -0.783|-828.181| -828.181|    76.72%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.783|   -0.783|-827.975| -827.976|    76.73%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.782|   -0.782|-827.520| -827.520|    76.79%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.782|   -0.782|-827.041| -827.042|    76.85%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.782|   -0.782|-826.828| -826.828|    76.85%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.782|   -0.782|-826.104| -826.105|    76.88%|   0:00:02.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.782|   -0.782|-825.416| -825.416|    76.90%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.783|   -0.783|-824.564| -824.564|    76.97%|   0:00:03.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.783|   -0.783|-824.000| -824.000|    77.03%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.783|   -0.783|-823.885| -823.885|    77.06%|   0:00:00.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.783|   -0.783|-823.885| -823.885|    77.06%|   0:00:01.0| 1552.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:01 real=0:02:01 mem=1552.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.000|   -0.783|  -0.000| -823.885|    77.06%|   0:00:00.0| 1552.5M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_107_/D               |
|   0.002|   -0.783|   0.000| -823.885|    77.06%|   0:00:00.0| 1571.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_80_/D                      |
|   0.009|   -0.783|   0.000| -823.885|    77.06%|   0:00:00.0| 1571.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_2_/D                       |
|   0.018|   -0.783|   0.000| -823.885|    77.06%|   0:00:00.0| 1571.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_71_/D                      |
|   0.018|   -0.783|   0.000| -823.885|    77.06%|   0:00:00.0| 1571.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_71_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1571.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:01 real=0:02:01 mem=1571.6M) ***
** GigaOpt Optimizer WNS Slack -0.783 TNS Slack -823.885 Density 77.06
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.783  TNS Slack -823.885 Density 77.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    77.06%|        -|  -0.783|-823.885|   0:00:00.0| 1571.6M|
|    77.00%|       29|  -0.783|-823.889|   0:00:02.0| 1571.6M|
|    76.81%|      283|  -0.781|-824.097|   0:00:04.0| 1571.6M|
|    76.81%|        2|  -0.781|-824.097|   0:00:00.0| 1571.6M|
|    76.81%|        0|  -0.781|-824.097|   0:00:00.0| 1571.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.781  TNS Slack -824.097 Density 76.81
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 158 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.9) (real = 0:00:06.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1552.48M, totSessionCpu=0:15:44).
*** Starting refinePlace (0:15:44 mem=1552.5M) ***
Total net bbox length = 4.227e+05 (1.963e+05 2.264e+05) (ext = 3.709e+04)
Move report: Timing Driven Placement moves 13873 insts, mean move: 4.85 um, max move: 52.80 um
	Max move on inst (psum_mem_instance/FE_RC_1750_0): (298.40, 56.80) --> (329.60, 78.40)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 1566.7MB
Move report: Detail placement moves 7864 insts, mean move: 0.74 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U832): (127.20, 373.60) --> (123.80, 375.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1566.7MB
Summary Report:
Instances move: 15112 (out of 23332 movable)
Mean displacement: 4.59 um
Max displacement: 53.00 um (Instance: psum_mem_instance/FE_RC_1750_0) (298.4, 56.8) -> (329.8, 78.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 4.294e+05 (1.993e+05 2.301e+05) (ext = 3.751e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:08.0 MEM: 1566.7MB
*** Finished refinePlace (0:15:51 mem=1566.7M) ***
Finished re-routing un-routed nets (0:00:00.1 1566.7M)


Density : 0.7681
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:09.1 real=0:00:09.0 mem=1566.7M) ***
** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -848.671 Density 76.81
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.883|   -0.883|-848.666| -848.671|    76.81%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.858|   -0.858|-846.820| -846.826|    76.82%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.844|   -0.844|-846.052| -846.057|    76.82%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.844|   -0.844|-846.038| -846.043|    76.82%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.837|   -0.837|-845.002| -845.007|    76.82%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.825|   -0.825|-841.232| -841.237|    76.82%|   0:00:01.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.820|   -0.820|-839.504| -839.509|    76.83%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.813|   -0.813|-838.092| -838.097|    76.83%|   0:00:01.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.805|   -0.805|-837.169| -837.175|    76.85%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_/D   |
|  -0.804|   -0.804|-835.464| -835.470|    76.86%|   0:00:04.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
|  -0.801|   -0.801|-834.847| -834.853|    76.87%|   0:00:02.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.797|   -0.797|-833.274| -833.279|    76.88%|   0:00:03.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.797|   -0.797|-832.637| -832.642|    76.91%|   0:00:01.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.797|   -0.797|-832.627| -832.633|    76.91%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -0.795|   -0.795|-832.040| -832.045|    76.96%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.793|   -0.793|-831.432| -831.437|    76.98%|   0:00:01.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.793|   -0.793|-830.890| -830.895|    76.99%|   0:00:02.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.789|   -0.789|-829.954| -829.960|    77.08%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.789|   -0.789|-829.330| -829.336|    77.10%|   0:00:01.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.789|   -0.789|-829.315| -829.320|    77.10%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.786|   -0.786|-828.325| -828.330|    77.16%|   0:00:02.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.787|   -0.787|-827.519| -827.524|    77.18%|   0:00:02.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.787|   -0.787|-826.975| -826.980|    77.19%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -0.785|   -0.785|-826.634| -826.639|    77.25%|   0:00:02.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.785|   -0.785|-826.294| -826.299|    77.25%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.785|   -0.785|-826.262| -826.267|    77.25%|   0:00:00.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
|  -0.782|   -0.782|-825.077| -825.083|    77.30%|   0:00:03.0| 1566.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.782|   -0.782|-824.765| -824.770|    77.32%|   0:00:02.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.782|   -0.782|-824.711| -824.716|    77.33%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.781|   -0.781|-824.709| -824.714|    77.39%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.781|   -0.781|-824.155| -824.161|    77.41%|   0:00:03.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.781|   -0.781|-824.090| -824.095|    77.41%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.781|   -0.781|-823.940| -823.946|    77.47%|   0:00:02.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.780|   -0.780|-823.869| -823.874|    77.48%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.780|   -0.780|-823.305| -823.310|    77.49%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.780|   -0.780|-823.204| -823.209|    77.49%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.778|   -0.778|-822.875| -822.880|    77.52%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.778|   -0.778|-821.740| -821.746|    77.55%|   0:00:03.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.778|   -0.778|-821.594| -821.599|    77.55%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.776|   -0.776|-820.659| -820.665|    77.70%|   0:00:03.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.776|   -0.776|-820.386| -820.391|    77.72%|   0:00:03.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.776|   -0.776|-820.047| -820.052|    77.73%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.774|   -0.774|-819.495| -819.500|    77.81%|   0:00:02.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.774|   -0.774|-818.538| -818.543|    77.84%|   0:00:04.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.774|   -0.774|-818.469| -818.474|    77.84%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.773|   -0.773|-818.086| -818.091|    77.95%|   0:00:03.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.773|   -0.773|-817.477| -817.482|    77.96%|   0:00:02.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.773|   -0.773|-817.442| -817.447|    77.96%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.774|   -0.774|-816.883| -816.888|    78.09%|   0:00:04.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.772|   -0.772|-816.693| -816.698|    78.10%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.772|   -0.772|-816.279| -816.284|    78.11%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.772|   -0.772|-816.177| -816.183|    78.12%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.772|   -0.772|-815.646| -815.651|    78.17%|   0:00:05.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.772|   -0.772|-815.008| -815.013|    78.18%|   0:00:01.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.772|   -0.772|-814.999| -815.004|    78.18%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.771|   -0.771|-814.386| -814.392|    78.24%|   0:00:05.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.771|   -0.771|-814.151| -814.156|    78.26%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.771|   -0.771|-814.112| -814.117|    78.26%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.770|   -0.770|-813.998| -814.003|    78.31%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.769|   -0.769|-813.595| -813.600|    78.38%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.769|   -0.769|-812.920| -812.926|    78.40%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.769|   -0.769|-812.842| -812.847|    78.41%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.768|   -0.768|-811.883| -811.888|    78.48%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.767|   -0.767|-811.748| -811.754|    78.55%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.767|   -0.767|-811.566| -811.571|    78.56%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.767|   -0.767|-811.544| -811.549|    78.56%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.766|   -0.766|-811.157| -811.162|    78.63%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.766|   -0.766|-810.899| -810.904|    78.65%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.766|   -0.766|-810.875| -810.880|    78.65%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.765|   -0.765|-810.338| -810.343|    78.70%|   0:00:04.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.765|   -0.765|-810.185| -810.190|    78.71%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.765|   -0.765|-810.160| -810.165|    78.71%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.765|   -0.765|-810.152| -810.157|    78.72%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.764|   -0.764|-809.430| -809.436|    78.77%|   0:00:04.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.765|   -0.765|-808.848| -808.853|    78.79%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.765|   -0.765|-808.770| -808.776|    78.79%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.764|   -0.764|-808.058| -808.063|    78.85%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.763|   -0.763|-806.928| -806.933|    78.91%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.763|   -0.763|-806.905| -806.911|    78.91%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.763|   -0.763|-806.904| -806.910|    78.92%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.762|   -0.762|-806.361| -806.366|    78.99%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.763|   -0.763|-805.973| -805.978|    79.01%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.763|   -0.763|-805.971| -805.977|    79.01%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
|  -0.762|   -0.762|-805.748| -805.753|    79.03%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.763|   -0.763|-805.544| -805.549|    79.07%|   0:00:03.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.762|   -0.762|-805.526| -805.531|    79.07%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.761|   -0.761|-805.306| -805.311|    79.13%|   0:00:02.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.761|   -0.761|-804.901| -804.906|    79.14%|   0:00:05.0| 1554.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.761|   -0.761|-804.318| -804.323|    79.15%|   0:00:04.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.760|   -0.760|-804.115| -804.120|    79.19%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.760|   -0.760|-804.004| -804.009|    79.21%|   0:00:10.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.760|   -0.760|-803.966| -803.971|    79.21%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.761|   -0.761|-803.325| -803.331|    79.32%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.761|   -0.761|-803.263| -803.268|    79.32%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.761|   -0.761|-802.766| -802.772|    79.38%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.760|   -0.760|-802.787| -802.792|    79.40%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.759|   -0.759|-802.620| -802.625|    79.40%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-802.339| -802.344|    79.40%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-802.325| -802.330|    79.40%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-802.194| -802.199|    79.42%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-802.172| -802.177|    79.43%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-801.877| -801.882|    79.45%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-801.225| -801.231|    79.52%|   0:00:04.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-800.994| -800.999|    79.54%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-800.990| -800.995|    79.55%|   0:00:01.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.759|   -0.759|-800.990| -800.995|    79.55%|   0:00:00.0| 1556.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:32 real=0:02:32 mem=1556.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.005|   -0.759|  -0.005| -800.995|    79.55%|   0:00:00.0| 1556.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_108_/D                     |
|   0.005|   -0.759|   0.000| -800.990|    79.55%|   0:00:00.0| 1556.5M|   WC_VIEW|  default| psum_mem_instance/memory3_reg_17_/D                |
|   0.013|   -0.759|   0.000| -800.990|    79.56%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_77_/D                |
|   0.014|   -0.759|   0.000| -800.946|    79.56%|   0:00:00.0| 1594.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_128_/D                     |
|   0.021|   -0.759|   0.000| -800.946|    79.56%|   0:00:01.0| 1594.6M|        NA|       NA| NA                                                 |
|   0.021|   -0.759|   0.000| -800.946|    79.56%|   0:00:00.0| 1594.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1594.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:33 real=0:02:33 mem=1594.6M) ***
** GigaOpt Optimizer WNS Slack -0.759 TNS Slack -800.946 Density 79.56
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.759  TNS Slack -800.946 Density 79.56
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.56%|        -|  -0.759|-800.946|   0:00:00.0| 1594.6M|
|    79.49%|       38|  -0.759|-800.882|   0:00:01.0| 1594.6M|
|    79.12%|      457|  -0.761|-800.324|   0:00:05.0| 1594.6M|
|    79.11%|        2|  -0.761|-800.329|   0:00:01.0| 1594.6M|
|    79.11%|        0|  -0.761|-800.329|   0:00:00.0| 1594.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.761  TNS Slack -800.329 Density 79.11
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1556.49M, totSessionCpu=0:18:33).
*** Starting refinePlace (0:18:33 mem=1556.5M) ***
Total net bbox length = 4.331e+05 (2.012e+05 2.319e+05) (ext = 3.778e+04)
Move report: Timing Driven Placement moves 18686 insts, mean move: 5.47 um, max move: 49.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2520_0): (83.00, 188.20) --> (55.20, 209.80)
	Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1573.8MB
Move report: Detail placement moves 9716 insts, mean move: 0.78 um, max move: 5.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_): (45.80, 179.20) --> (47.60, 175.60)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1573.8MB
Summary Report:
Instances move: 18896 (out of 23926 movable)
Mean displacement: 5.50 um
Max displacement: 49.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2520_0) (83, 188.2) -> (55.2, 209.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 4.369e+05 (2.030e+05 2.339e+05) (ext = 3.814e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 1573.8MB
*** Finished refinePlace (0:18:43 mem=1573.8M) ***
Finished re-routing un-routed nets (0:00:00.2 1573.8M)


Density : 0.7911
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.0 real=0:00:12.0 mem=1573.8M) ***
** GigaOpt Optimizer WNS Slack -0.808 TNS Slack -820.852 Density 79.11
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.808|   -0.808|-820.852| -820.852|    79.11%|   0:00:00.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.797|   -0.797|-819.728| -819.728|    79.12%|   0:00:00.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -0.789|   -0.789|-816.512| -816.512|    79.12%|   0:00:01.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.787|   -0.787|-815.610| -815.610|    79.13%|   0:00:01.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.786|   -0.786|-814.943| -814.943|    79.14%|   0:00:01.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
|  -0.781|   -0.781|-814.766| -814.766|    79.14%|   0:00:00.0| 1573.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.779|   -0.779|-811.461| -811.461|    79.16%|   0:00:05.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.777|   -0.777|-810.974| -810.974|    79.18%|   0:00:04.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.777|   -0.777|-810.252| -810.252|    79.19%|   0:00:04.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.777|   -0.777|-810.140| -810.140|    79.19%|   0:00:00.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.777|   -0.777|-810.039| -810.039|    79.22%|   0:00:00.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.773|   -0.773|-809.596| -809.596|    79.24%|   0:00:01.0| 1570.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.773|   -0.773|-807.919| -807.919|    79.25%|   0:00:09.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.773|   -0.773|-807.369| -807.369|    79.26%|   0:00:00.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.768|   -0.768|-806.997| -806.997|    79.29%|   0:00:02.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.766|   -0.766|-804.659| -804.659|    79.33%|   0:00:13.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
|  -0.765|   -0.765|-804.073| -804.073|    79.36%|   0:00:19.0| 1580.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.765|   -0.765|-803.414| -803.414|    79.39%|   0:00:07.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.765|   -0.765|-803.033| -803.033|    79.39%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.765|   -0.765|-802.998| -802.998|    79.39%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.763|   -0.763|-802.255| -802.255|    79.46%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.763|   -0.763|-801.823| -801.823|    79.47%|   0:00:00.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.763|   -0.763|-801.805| -801.805|    79.47%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.761|   -0.761|-800.849| -800.849|    79.50%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.762|   -0.762|-800.490| -800.490|    79.52%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.761|   -0.761|-800.176| -800.176|    79.59%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-799.555| -799.555|    79.65%|   0:00:02.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-799.538| -799.538|    79.66%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-799.523| -799.523|    79.66%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-799.186| -799.186|    79.71%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.760|   -0.760|-798.926| -798.926|    79.73%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-798.344| -798.344|    79.79%|   0:00:02.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-798.131| -798.131|    79.85%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-797.864| -797.864|    79.88%|   0:00:01.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-797.856| -797.856|    79.88%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.761|   -0.761|-797.856| -797.856|    79.88%|   0:00:00.0| 1572.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:19 real=0:01:19 mem=1572.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -0.761|   0.000| -797.856|    79.88%|   0:00:00.0| 1572.1M|   WC_VIEW|  default| psum_mem_instance/memory1_reg_126_/D               |
|   0.010|   -0.761|   0.000| -797.856|    79.88%|   0:00:00.0| 1572.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_71_/D                      |
|   0.019|   -0.761|   0.000| -797.856|    79.88%|   0:00:00.0| 1591.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_35_/D                      |
|   0.018|   -0.761|   0.000| -797.856|    79.88%|   0:00:00.0| 1591.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_35_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1591.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:19 real=0:01:19 mem=1591.2M) ***
** GigaOpt Optimizer WNS Slack -0.761 TNS Slack -797.856 Density 79.88
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.761  TNS Slack -797.856 Density 79.88
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.88%|        -|  -0.761|-797.856|   0:00:00.0| 1591.2M|
|    79.86%|       18|  -0.761|-797.756|   0:00:01.0| 1591.2M|
|    79.62%|      317|  -0.758|-797.360|   0:00:05.0| 1591.2M|
|    79.62%|        2|  -0.758|-797.341|   0:00:00.0| 1591.2M|
|    79.62%|        0|  -0.758|-797.341|   0:00:00.0| 1591.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.758  TNS Slack -797.341 Density 79.62
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 307 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1567.93M, totSessionCpu=0:20:11).
*** Starting refinePlace (0:20:11 mem=1567.9M) ***
Total net bbox length = 4.378e+05 (2.035e+05 2.343e+05) (ext = 3.814e+04)
Move report: Timing Driven Placement moves 6302 insts, mean move: 4.06 um, max move: 40.40 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_3484_0): (206.60, 136.00) --> (178.80, 123.40)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 1576.1MB
Move report: Detail placement moves 4656 insts, mean move: 0.69 um, max move: 5.80 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U179): (246.40, 101.80) --> (242.40, 100.00)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1576.1MB
Summary Report:
Instances move: 7638 (out of 24071 movable)
Mean displacement: 3.51 um
Max displacement: 40.40 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_3484_0) (206.6, 136) -> (178.8, 123.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.413e+05 (2.059e+05 2.353e+05) (ext = 3.822e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1576.1MB
*** Finished refinePlace (0:20:17 mem=1576.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1576.1M)


Density : 0.7962
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=1576.1M) ***
** GigaOpt Optimizer WNS Slack -0.820 TNS Slack -807.062 Density 79.62
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.820|   -0.820|-806.544| -807.062|    79.62%|   0:00:00.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.797|   -0.797|-804.073| -804.591|    79.62%|   0:00:00.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.785|   -0.785|-803.084| -803.603|    79.62%|   0:00:00.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.779|   -0.779|-802.109| -802.627|    79.62%|   0:00:00.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.777|   -0.777|-802.086| -802.604|    79.63%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.772|   -0.772|-801.299| -801.818|    79.63%|   0:00:00.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.768|   -0.768|-800.349| -800.867|    79.66%|   0:00:04.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.765|   -0.765|-800.340| -800.858|    79.66%|   0:00:03.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -0.765|   -0.765|-799.596| -800.115|    79.69%|   0:00:14.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.763|   -0.763|-799.384| -799.902|    79.69%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.762|   -0.762|-799.162| -799.680|    79.69%|   0:00:02.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.762|   -0.762|-799.083| -799.601|    79.70%|   0:00:02.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/D   |
|  -0.756|   -0.756|-797.724| -798.242|    79.76%|   0:00:02.0| 1568.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.758|   -0.758|-795.871| -796.389|    79.84%|   0:00:52.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
|  -0.755|   -0.755|-794.522| -795.040|    79.85%|   0:00:02.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.755|   -0.755|-794.302| -794.820|    79.86%|   0:00:04.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.755|   -0.755|-794.026| -794.544|    79.88%|   0:00:01.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.755|   -0.755|-794.022| -794.540|    79.89%|   0:00:00.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.754|   -0.754|-793.330| -793.848|    79.98%|   0:00:02.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.753|   -0.753|-792.400| -792.918|    80.03%|   0:00:02.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.753|   -0.753|-792.093| -792.611|    80.04%|   0:00:01.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.753|   -0.753|-792.001| -792.519|    80.04%|   0:00:00.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.753|   -0.753|-791.916| -792.434|    80.14%|   0:00:02.0| 1573.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.752|   -0.752|-791.982| -792.500|    80.14%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.752|   -0.752|-791.954| -792.472|    80.14%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.752|   -0.752|-791.921| -792.439|    80.14%|   0:00:00.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.752|   -0.752|-791.831| -792.349|    80.14%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.751|   -0.751|-791.471| -791.989|    80.21%|   0:00:02.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.751|   -0.751|-791.210| -791.728|    80.22%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.751|   -0.751|-791.045| -791.563|    80.21%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.750|   -0.750|-790.691| -791.209|    80.30%|   0:00:06.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.750|   -0.750|-790.352| -790.870|    80.35%|   0:00:02.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.750|   -0.750|-790.346| -790.864|    80.34%|   0:00:00.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.752|   -0.752|-789.716| -790.234|    80.42%|   0:00:03.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.752|   -0.752|-789.694| -790.212|    80.46%|   0:00:01.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.752|   -0.752|-789.690| -790.208|    80.47%|   0:00:00.0| 1571.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.745|   -0.745|-790.294| -790.812|    80.52%|   0:00:21.0| 1573.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.745|   -0.745|-789.790| -790.308|    80.53%|   0:00:03.0| 1573.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-789.109| -789.627|    80.75%|   0:00:02.0| 1573.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.743|   -0.743|-787.932| -788.451|    80.77%|   0:00:12.0| 1574.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-787.776| -788.294|    80.78%|   0:00:06.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-786.857| -787.375|    80.97%|   0:00:01.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-786.656| -787.174|    81.00%|   0:00:01.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.743|   -0.743|-786.490| -787.008|    81.05%|   0:00:02.0| 1575.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.740|   -0.740|-787.248| -787.766|    81.14%|   0:00:15.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.739|   -0.739|-787.010| -787.528|    81.14%|   0:00:01.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.739|   -0.739|-786.600| -787.118|    81.15%|   0:00:04.0| 1576.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.738|   -0.738|-785.789| -786.307|    81.31%|   0:00:01.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.737|   -0.737|-785.067| -785.586|    81.31%|   0:00:03.0| 1577.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.736|   -0.736|-784.585| -785.103|    81.33%|   0:00:07.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.736|   -0.736|-783.960| -784.478|    81.33%|   0:00:05.0| 1578.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.736|   -0.736|-783.438| -783.957|    81.53%|   0:00:02.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
|  -0.735|   -0.735|-782.846| -783.364|    81.53%|   0:00:07.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.735|   -0.735|-782.820| -783.338|    81.54%|   0:00:02.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.735|   -0.735|-782.814| -783.333|    81.54%|   0:00:00.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.734|   -0.734|-782.608| -783.126|    81.61%|   0:00:00.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-782.150| -782.668|    81.61%|   0:00:05.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-782.121| -782.639|    81.68%|   0:00:02.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-782.078| -782.596|    81.69%|   0:00:00.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.734|   -0.734|-781.579| -782.097|    81.72%|   0:00:02.0| 1579.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.731|   -0.731|-781.856| -782.375|    81.78%|   0:00:12.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.730|   -0.730|-781.588| -782.106|    81.79%|   0:00:04.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.730|   -0.730|-781.441| -781.959|    81.79%|   0:00:02.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.730|   -0.730|-781.274| -781.792|    81.79%|   0:00:00.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.732|   -0.732|-780.991| -781.509|    81.93%|   0:00:02.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.730|   -0.730|-780.794| -781.313|    81.96%|   0:00:01.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.730|   -0.730|-780.591| -781.109|    81.97%|   0:00:06.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.729|   -0.729|-780.355| -780.873|    82.06%|   0:00:02.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.730|   -0.730|-780.150| -780.668|    82.06%|   0:00:10.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/D   |
|  -0.729|   -0.729|-780.060| -780.578|    82.05%|   0:00:00.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.729|   -0.729|-779.938| -780.457|    82.05%|   0:00:00.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.729|   -0.729|-779.887| -780.405|    82.11%|   0:00:01.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.729|   -0.729|-779.851| -780.369|    82.11%|   0:00:00.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.729|   -0.729|-779.804| -780.323|    82.24%|   0:00:04.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.729|   -0.729|-779.646| -780.165|    82.28%|   0:00:00.0| 1580.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.726|   -0.726|-781.675| -782.193|    82.28%|   0:00:15.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.725|   -0.725|-781.447| -781.965|    82.28%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.725|   -0.725|-781.390| -781.908|    82.28%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
|  -0.724|   -0.724|-780.668| -781.186|    82.41%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.724|   -0.724|-779.872| -780.391|    82.41%|   0:00:07.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.723|   -0.723|-779.776| -780.294|    82.49%|   0:00:02.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.723|   -0.723|-779.386| -779.904|    82.50%|   0:00:04.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.723|   -0.723|-779.245| -779.763|    82.54%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.724|   -0.724|-778.769| -779.287|    82.55%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.725|   -0.725|-778.383| -778.901|    82.61%|   0:00:02.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
|  -0.725|   -0.725|-777.955| -778.473|    82.65%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.721|   -0.721|-778.024| -778.542|    82.67%|   0:00:13.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.719|   -0.719|-777.860| -778.378|    82.68%|   0:00:01.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.719|   -0.719|-777.654| -778.172|    82.68%|   0:00:03.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.721|   -0.721|-777.100| -777.619|    82.80%|   0:00:01.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.719|   -0.719|-776.747| -777.265|    82.81%|   0:00:00.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.718|   -0.718|-776.555| -777.073|    82.81%|   0:00:05.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.718|   -0.718|-776.342| -776.860|    82.81%|   0:00:02.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.718|   -0.718|-776.024| -776.543|    82.88%|   0:00:01.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-775.804| -776.322|    82.88%|   0:00:04.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-775.799| -776.317|    82.89%|   0:00:01.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-775.184| -775.703|    82.94%|   0:00:02.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.718|   -0.718|-774.989| -775.507|    82.98%|   0:00:01.0| 1583.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.714|   -0.714|-775.588| -776.106|    82.99%|   0:00:12.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.714|   -0.714|-775.306| -775.824|    82.99%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.714|   -0.714|-775.166| -775.684|    82.99%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.714|   -0.714|-775.010| -775.528|    83.11%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.713|   -0.713|-774.658| -775.176|    83.14%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/D   |
|  -0.713|   -0.713|-774.319| -774.837|    83.14%|   0:00:06.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/D   |
|  -0.713|   -0.713|-773.920| -774.438|    83.20%|   0:00:00.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.714|   -0.714|-773.458| -773.977|    83.21%|   0:00:06.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.712|   -0.712|-773.379| -773.897|    83.22%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.712|   -0.712|-773.249| -773.767|    83.22%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.712|   -0.712|-772.929| -773.447|    83.27%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.712|   -0.712|-772.809| -773.327|    83.29%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.712|   -0.712|-772.719| -773.237|    83.31%|   0:00:01.0| 1584.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.709|   -0.709|-773.929| -774.447|    83.31%|   0:00:09.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.709|   -0.709|-773.638| -774.156|    83.32%|   0:00:05.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.709|   -0.709|-773.628| -774.146|    83.33%|   0:00:00.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.708|   -0.708|-772.681| -773.199|    83.48%|   0:00:01.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.708|   -0.708|-772.265| -772.783|    83.48%|   0:00:06.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.707|   -0.707|-772.141| -772.659|    83.53%|   0:00:01.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.707|   -0.707|-771.488| -772.006|    83.54%|   0:00:10.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.706|   -0.706|-771.321| -771.839|    83.60%|   0:00:03.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.706|   -0.706|-770.977| -771.495|    83.66%|   0:00:02.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.706|   -0.706|-770.806| -771.324|    83.67%|   0:00:00.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.707|   -0.707|-770.432| -770.951|    83.72%|   0:00:03.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/D   |
|  -0.706|   -0.706|-769.243| -769.761|    83.75%|   0:00:01.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.706|   -0.706|-769.176| -769.695|    83.76%|   0:00:01.0| 1585.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.703|   -0.703|-770.795| -771.313|    83.74%|   0:00:09.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.703|   -0.703|-770.690| -771.208|    83.74%|   0:00:00.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.703|   -0.703|-770.678| -771.196|    83.74%|   0:00:01.0| 1595.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.703|   -0.703|-770.240| -770.758|    83.86%|   0:00:01.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.703|   -0.703|-770.023| -770.541|    83.90%|   0:00:01.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.702|   -0.702|-769.454| -769.972|    83.90%|   0:00:00.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.702|   -0.702|-769.142| -769.660|    83.90%|   0:00:04.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.702|   -0.702|-769.052| -769.570|    83.90%|   0:00:00.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.702|   -0.702|-768.752| -769.270|    83.98%|   0:00:01.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.701|   -0.701|-768.704| -769.222|    84.01%|   0:00:00.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.701|   -0.701|-768.014| -768.532|    84.01%|   0:00:06.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.703|   -0.703|-767.612| -768.130|    84.12%|   0:00:03.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.701|   -0.701|-767.527| -768.045|    84.16%|   0:00:00.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.701|   -0.701|-767.490| -768.008|    84.17%|   0:00:01.0| 1596.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.700|   -0.700|-767.284| -767.802|    84.17%|   0:00:07.0| 1597.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.701|   -0.701|-767.089| -767.607|    84.22%|   0:00:01.0| 1597.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.700|   -0.700|-766.851| -767.369|    84.23%|   0:00:00.0| 1597.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.700|   -0.700|-766.332| -766.850|    84.28%|   0:00:03.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.700|   -0.700|-766.040| -766.558|    84.32%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.698|   -0.698|-766.966| -767.484|    84.33%|   0:00:11.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.698|   -0.698|-766.859| -767.377|    84.34%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.698|   -0.698|-766.740| -767.258|    84.34%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.698|   -0.698|-766.455| -766.973|    84.44%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-766.341| -766.859|    84.47%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-766.197| -766.715|    84.48%|   0:00:00.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.698|   -0.698|-765.993| -766.511|    84.51%|   0:00:02.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.698|   -0.698|-765.834| -766.352|    84.53%|   0:00:01.0| 1598.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.695|   -0.695|-768.209| -768.727|    84.52%|   0:00:07.0| 1599.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.695|   -0.695|-767.732| -768.250|    84.52%|   0:00:03.0| 1599.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.695|   -0.695|-767.656| -768.174|    84.52%|   0:00:00.0| 1599.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.694|   -0.694|-767.083| -767.601|    84.65%|   0:00:01.0| 1599.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.693|   -0.693|-766.691| -767.209|    84.73%|   0:00:03.0| 1599.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.693|   -0.693|-766.911| -767.429|    84.73%|   0:00:11.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.693|   -0.693|-766.852| -767.370|    84.74%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.693|   -0.693|-766.785| -767.303|    84.74%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.693|   -0.693|-766.703| -767.221|    84.81%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.693|   -0.693|-766.603| -767.121|    84.84%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.694|   -0.694|-766.058| -766.576|    84.89%|   0:00:02.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.694|   -0.694|-765.986| -766.504|    84.90%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.690|   -0.690|-767.424| -767.942|    84.89%|   0:00:10.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -0.691|   -0.691|-767.402| -767.920|    84.89%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/D   |
|  -0.690|   -0.690|-767.191| -767.709|    84.90%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.690|   -0.690|-766.317| -766.835|    84.97%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.984| -766.502|    85.02%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.882| -766.400|    85.02%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.880| -766.398|    85.02%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.876| -766.394|    85.02%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.858| -766.376|    85.02%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.799| -766.318|    85.03%|   0:00:01.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
|  -0.690|   -0.690|-765.782| -766.300|    85.04%|   0:00:00.0| 1600.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.686|   -0.686|-767.487| -768.005|    85.05%|   0:00:15.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.686|   -0.686|-767.216| -767.734|    85.06%|   0:00:01.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.686|   -0.686|-767.173| -767.691|    85.06%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.687|   -0.687|-767.155| -767.673|    85.16%|   0:00:02.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.686|   -0.686|-766.910| -767.428|    85.17%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.686|   -0.686|-766.891| -767.409|    85.17%|   0:00:00.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.686|   -0.686|-766.664| -767.182|    85.21%|   0:00:02.0| 1601.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.682|   -0.682|-767.887| -768.405|    85.20%|   0:00:13.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.683|   -0.683|-767.388| -767.906|    85.20%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.682|   -0.682|-767.320| -767.838|    85.20%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.681|   -0.681|-766.900| -767.418|    85.28%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.681|   -0.681|-766.339| -766.857|    85.27%|   0:00:08.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.681|   -0.681|-766.320| -766.838|    85.27%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-765.812| -766.330|    85.34%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.680|   -0.680|-765.390| -765.908|    85.33%|   0:00:06.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-765.003| -765.521|    85.33%|   0:00:04.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-764.435| -764.954|    85.39%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-764.338| -764.856|    85.40%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-763.948| -764.467|    85.44%|   0:00:03.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-763.420| -763.938|    85.51%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-763.380| -763.898|    85.52%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.680|   -0.680|-763.288| -763.806|    85.56%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.678|   -0.678|-763.915| -764.433|    85.58%|   0:00:15.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.678|   -0.678|-763.338| -763.857|    85.59%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.678|   -0.678|-763.227| -763.746|    85.61%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.678|   -0.678|-763.222| -763.740|    85.62%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.678|   -0.678|-763.189| -763.707|    85.62%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.675|   -0.675|-763.480| -763.998|    85.63%|   0:00:10.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.675|   -0.675|-763.393| -763.911|    85.64%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.675|   -0.675|-763.367| -763.886|    85.64%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.675|   -0.675|-762.838| -763.356|    85.70%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.675|   -0.675|-762.370| -762.888|    85.72%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.675|   -0.675|-762.352| -762.870|    85.72%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.675|   -0.675|-762.279| -762.797|    85.74%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.675|   -0.675|-762.269| -762.787|    85.75%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.672|   -0.672|-763.742| -764.260|    85.76%|   0:00:09.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.666| -764.185|    85.76%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.319| -763.837|    85.83%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.313| -763.831|    85.86%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.202| -763.720|    85.86%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.189| -763.707|    85.86%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.672|   -0.672|-763.092| -763.610|    85.87%|   0:00:02.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.669|   -0.669|-763.708| -764.227|    85.86%|   0:00:18.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.669|   -0.669|-763.655| -764.173|    85.87%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.669|   -0.669|-763.635| -764.153|    85.87%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.668|   -0.668|-763.406| -763.924|    85.93%|   0:00:01.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.668|   -0.668|-762.786| -763.304|    85.99%|   0:00:05.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.668|   -0.668|-762.740| -763.258|    85.99%|   0:00:00.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.668|   -0.668|-762.682| -763.200|    86.01%|   0:00:04.0| 1603.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.668|   -0.668|-761.594| -762.112|    86.10%|   0:00:10.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.668|   -0.668|-761.408| -761.926|    86.12%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.668|   -0.668|-761.280| -761.798|    86.14%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.667|   -0.667|-761.270| -761.789|    86.14%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.665|   -0.665|-761.067| -761.585|    86.14%|   0:00:12.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.665|   -0.665|-760.815| -761.333|    86.18%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.665|   -0.665|-760.715| -761.233|    86.19%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.665|   -0.665|-760.472| -760.990|    86.22%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.663|   -0.663|-760.815| -761.333|    86.26%|   0:00:11.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.663|   -0.663|-760.624| -761.142|    86.26%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.663|   -0.663|-760.170| -760.688|    86.30%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.663|   -0.663|-759.719| -760.237|    86.35%|   0:00:04.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.663|   -0.663|-759.513| -760.031|    86.36%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.660|   -0.660|-759.114| -759.657|    86.36%|   0:00:09.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.660|   -0.660|-758.941| -759.485|    86.36%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.660|   -0.660|-758.926| -759.470|    86.39%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.659|   -0.659|-758.924| -759.468|    86.40%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.659|   -0.659|-758.711| -759.255|    86.41%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.659|   -0.659|-758.549| -759.092|    86.44%|   0:00:02.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.659|   -0.659|-758.543| -759.086|    86.44%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.659|   -0.659|-758.530| -759.074|    86.45%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.659|   -0.659|-758.492| -759.036|    86.44%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.655|   -0.655|-757.868| -758.412|    86.45%|   0:00:10.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.655|   -0.655|-757.736| -758.280|    86.45%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.655|   -0.655|-757.701| -758.245|    86.45%|   0:00:01.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.654|   -0.654|-757.512| -758.056|    86.48%|   0:00:00.0| 1604.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.654|   -0.654|-757.274| -757.818|    86.48%|   0:00:05.0| 1606.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.654|   -0.654|-757.224| -757.768|    86.48%|   0:00:00.0| 1606.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.653|   -0.653|-757.091| -757.634|    86.50%|   0:00:01.0| 1606.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.653|   -0.653|-756.983| -757.527|    86.52%|   0:00:02.0| 1606.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.654|   -0.654|-756.962| -757.506|    86.55%|   0:00:03.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
|  -0.654|   -0.654|-756.932| -757.476|    86.56%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.651|   -0.651|-756.838| -757.382|    86.55%|   0:00:06.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.651|   -0.651|-756.833| -757.377|    86.55%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.650|   -0.650|-756.727| -757.271|    86.59%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.650|   -0.650|-756.618| -757.162|    86.59%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.646|   -0.646|-751.690| -752.234|    86.60%|   0:00:07.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.646|   -0.646|-751.690| -752.233|    86.60%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.646|   -0.646|-751.548| -752.092|    86.62%|   0:00:01.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.646|   -0.646|-751.532| -752.076|    86.62%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.646|   -0.646|-751.185| -751.729|    86.64%|   0:00:01.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.641|   -0.641|-748.310| -748.880|    86.64%|   0:00:04.0| 1609.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.641|   -0.641|-748.242| -748.811|    86.65%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.641|   -0.641|-748.229| -748.799|    86.65%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.629|   -0.629|-721.235| -721.805|    86.66%|   0:00:02.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.630|   -0.630|-720.537| -721.106|    86.66%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.627|   -0.627|-720.406| -720.975|    86.66%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
|  -0.627|   -0.627|-719.750| -720.320|    86.66%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.627|   -0.627|-719.534| -720.103|    86.66%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.625|   -0.625|-719.397| -719.966|    86.68%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
|  -0.625|   -0.625|-718.805| -719.374|    86.68%|   0:00:02.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.625|   -0.625|-718.072| -718.642|    86.69%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
|  -0.625|   -0.625|-717.792| -718.362|    86.69%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.619|   -0.619|-693.883| -694.453|    86.69%|   0:00:02.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.611|   -0.611|-692.605| -693.174|    86.69%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.610|   -0.610|-690.829| -691.398|    86.70%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.610|   -0.610|-690.819| -691.388|    86.70%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.610|   -0.610|-690.279| -690.849|    86.70%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.607|   -0.607|-688.104| -688.673|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.606|   -0.606|-687.609| -688.178|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.605|   -0.605|-685.670| -686.240|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.603|   -0.603|-685.429| -685.998|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.603|   -0.603|-682.189| -682.758|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.600|   -0.600|-682.110| -682.679|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.600|   -0.600|-681.921| -682.491|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.600|   -0.600|-681.418| -681.987|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.600|   -0.600|-681.216| -681.785|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.600|   -0.600|-677.348| -677.917|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.600|   -0.600|-677.348| -677.917|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:55 real=0:12:55 mem=1610.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.112|   -0.600| -20.064| -677.917|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
|  -0.100|   -0.600|  -7.616| -662.358|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_19_/E                                           |
|  -0.066|   -0.600|  -2.124| -656.085|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_89_/D                      |
|  -0.026|   -0.600|  -2.058| -656.019|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_39_/D                                         |
|  -0.018|   -0.600|  -1.460| -648.179|    86.71%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/E                                         |
|  -0.006|   -0.600|  -0.076| -631.172|    86.71%|   0:00:01.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_39_/D                |
|   0.007|   -0.600|   0.000| -631.097|    86.72%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_18_/D                |
|   0.014|   -0.600|   0.000| -631.097|    86.72%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_11_/D                      |
|   0.016|   -0.600|   0.000| -631.097|    86.72%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_107_/D               |
|   0.016|   -0.600|   0.000| -631.097|    86.72%|   0:00:00.0| 1610.2M|   WC_VIEW|  default| psum_mem_instance/memory2_reg_107_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=1610.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:56 real=0:12:56 mem=1610.2M) ***
** GigaOpt Optimizer WNS Slack -0.600 TNS Slack -631.097 Density 86.72
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.600  TNS Slack -631.097 Density 86.72
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.72%|        -|  -0.600|-631.097|   0:00:00.0| 1610.2M|
|    86.55%|       90|  -0.600|-630.926|   0:00:02.0| 1610.2M|
|    84.25%|     2109|  -0.591|-615.943|   0:00:11.0| 1610.2M|
|    84.24%|       10|  -0.591|-615.917|   0:00:00.0| 1610.2M|
|    84.24%|        0|  -0.591|-615.917|   0:00:00.0| 1610.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.591  TNS Slack -615.917 Density 84.24
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 788 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.2) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1610.16M, totSessionCpu=0:33:27).
*** Starting refinePlace (0:33:27 mem=1610.2M) ***
Total net bbox length = 4.545e+05 (2.128e+05 2.417e+05) (ext = 3.822e+04)
Move report: Timing Driven Placement moves 23408 insts, mean move: 8.58 um, max move: 70.60 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751): (183.00, 119.80) --> (210.40, 76.60)
	Runtime: CPU: 0:00:13.4 REAL: 0:00:13.0 MEM: 1630.2MB
Move report: Detail placement moves 13001 insts, mean move: 0.79 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_): (270.60, 308.80) --> (273.20, 305.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1630.2MB
Summary Report:
Instances move: 23644 (out of 26030 movable)
Mean displacement: 8.59 um
Max displacement: 70.20 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U751) (183, 119.8) -> (210, 76.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
Total net bbox length = 4.570e+05 (2.133e+05 2.438e+05) (ext = 3.945e+04)
Runtime: CPU: 0:00:13.9 REAL: 0:00:14.0 MEM: 1630.2MB
*** Finished refinePlace (0:33:41 mem=1630.2M) ***
Finished re-routing un-routed nets (0:00:00.4 1630.2M)


Density : 0.8425
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.8 real=0:00:18.0 mem=1630.2M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -623.807 Density 84.25
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.603|   -0.603|-623.805| -623.807|    84.25%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.587|   -0.587|-621.778| -621.779|    84.25%|   0:00:01.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
|  -0.581|   -0.581|-618.502| -618.503|    84.25%|   0:00:03.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.577|   -0.577|-615.104| -615.106|    84.26%|   0:00:05.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.578|   -0.578|-611.823| -611.825|    84.28%|   0:00:03.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.578|   -0.578|-611.669| -611.671|    84.28%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.570|   -0.570|-611.130| -611.131|    84.32%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.569|   -0.569|-607.147| -607.149|    84.36%|   0:00:11.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.568|   -0.568|-605.901| -605.903|    84.38%|   0:00:02.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
|  -0.563|   -0.563|-605.311| -605.313|    84.38%|   0:00:03.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.562|   -0.562|-602.999| -603.000|    84.40%|   0:00:13.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-602.451| -602.453|    84.41%|   0:00:02.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.562|   -0.562|-602.068| -602.069|    84.41%|   0:00:01.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.561|   -0.561|-601.289| -601.291|    84.45%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.559|   -0.559|-599.654| -599.656|    84.48%|   0:00:04.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.559|   -0.559|-598.704| -598.706|    84.49%|   0:00:04.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.559|   -0.559|-598.653| -598.655|    84.49%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.559|   -0.559|-598.652| -598.654|    84.49%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.558|   -0.558|-598.222| -598.224|    84.53%|   0:00:02.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.558|   -0.558|-598.088| -598.089|    84.54%|   0:00:01.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.558|   -0.558|-598.056| -598.057|    84.54%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.558|   -0.558|-597.788| -597.789|    84.57%|   0:00:00.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.558|   -0.558|-597.562| -597.563|    84.62%|   0:00:02.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.558|   -0.558|-597.563| -597.564|    84.68%|   0:00:01.0| 1630.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.2 real=0:00:58.0 mem=1630.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.002|   -0.558|  -0.002| -597.564|    84.68%|   0:00:01.0| 1630.2M|   WC_VIEW|  default| qmem_instance/Q_reg_17_/D                          |
|   0.010|   -0.558|   0.000| -597.563|    84.68%|   0:00:00.0| 1630.2M|   WC_VIEW|  default| psum_mem_instance/Q_reg_90_/D                      |
|   0.019|   -0.558|   0.000| -597.563|    84.68%|   0:00:00.0| 1649.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_71_/D                      |
|   0.019|   -0.558|   0.000| -597.563|    84.68%|   0:00:00.0| 1649.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_71_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1649.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.5 real=0:00:59.0 mem=1649.3M) ***
** GigaOpt Optimizer WNS Slack -0.558 TNS Slack -597.563 Density 84.68
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.558  TNS Slack -597.563 Density 84.68
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.68%|        -|  -0.558|-597.563|   0:00:00.0| 1649.3M|
|    84.61%|       34|  -0.558|-597.423|   0:00:01.0| 1649.3M|
|    83.96%|      967|  -0.553|-595.841|   0:00:08.0| 1649.3M|
|    83.96%|        4|  -0.553|-595.841|   0:00:00.0| 1649.3M|
|    83.96%|        0|  -0.553|-595.841|   0:00:00.0| 1649.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.553  TNS Slack -595.841 Density 83.96
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 789 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:09.6) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1613.46M, totSessionCpu=0:34:54).
*** Starting refinePlace (0:34:54 mem=1613.5M) ***
Total net bbox length = 4.581e+05 (2.136e+05 2.444e+05) (ext = 3.945e+04)
Move report: Timing Driven Placement moves 2555 insts, mean move: 2.35 um, max move: 19.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7286_0): (256.60, 233.20) --> (250.00, 220.60)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1621.9MB
Move report: Detail placement moves 3334 insts, mean move: 0.67 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7266_0): (31.40, 278.20) --> (34.80, 276.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1621.9MB
Summary Report:
Instances move: 4565 (out of 26105 movable)
Mean displacement: 1.64 um
Max displacement: 19.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7286_0) (256.6, 233.2) -> (250, 220.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.587e+05 (2.140e+05 2.447e+05) (ext = 3.945e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1621.9MB
*** Finished refinePlace (0:34:56 mem=1621.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1621.9M)


Density : 0.8396
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=1621.9M) ***
** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -596.201 Density 83.96
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.554|   -0.554|-596.201| -596.201|    83.96%|   0:00:00.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.553|   -0.553|-594.610| -594.610|    83.99%|   0:00:23.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.553|   -0.553|-593.111| -593.111|    84.00%|   0:00:11.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.553|   -0.553|-592.772| -592.772|    84.00%|   0:00:02.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.551|   -0.551|-592.154| -592.154|    84.10%|   0:00:01.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.551|   -0.551|-591.477| -591.477|    84.10%|   0:00:08.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.551|   -0.551|-591.440| -591.440|    84.10%|   0:00:02.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.551|   -0.551|-591.230| -591.230|    84.14%|   0:00:00.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.550|   -0.550|-590.957| -590.957|    84.17%|   0:00:01.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.550|   -0.550|-590.951| -590.951|    84.17%|   0:00:02.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.550|   -0.550|-590.879| -590.879|    84.18%|   0:00:01.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.550|   -0.550|-590.771| -590.771|    84.18%|   0:00:00.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.550|   -0.550|-590.249| -590.249|    84.21%|   0:00:14.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.546|   -0.546|-590.422| -590.422|    84.24%|   0:00:03.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.546|   -0.546|-589.312| -589.312|    84.26%|   0:00:15.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.546|   -0.546|-589.086| -589.086|    84.26%|   0:00:01.0| 1621.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
|  -0.544|   -0.544|-588.416| -588.416|    84.30%|   0:00:01.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_16_/D   |
|  -0.544|   -0.544|-587.576| -587.576|    84.32%|   0:00:10.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.544|   -0.544|-587.554| -587.554|    84.32%|   0:00:01.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.544|   -0.544|-587.450| -587.450|    84.37%|   0:00:01.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.544|   -0.544|-587.266| -587.266|    84.37%|   0:00:00.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.543|   -0.543|-586.972| -586.972|    84.41%|   0:00:05.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.543|   -0.543|-586.946| -586.946|    84.42%|   0:00:04.0| 1622.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.543|   -0.543|-586.830| -586.830|    84.42%|   0:00:00.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.543|   -0.543|-586.523| -586.523|    84.43%|   0:00:00.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.543|   -0.543|-586.554| -586.554|    84.48%|   0:00:05.0| 1617.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:51 real=0:01:51 mem=1617.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.008|   -0.543|   0.000| -586.554|    84.48%|   0:00:00.0| 1617.6M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_114_/E               |
|   0.018|   -0.543|   0.000| -586.554|    84.48%|   0:00:00.0| 1617.6M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
|   0.018|   -0.543|   0.000| -586.554|    84.48%|   0:00:00.0| 1617.6M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1617.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:52 real=0:01:51 mem=1617.6M) ***
** GigaOpt Optimizer WNS Slack -0.543 TNS Slack -586.554 Density 84.48
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.543  TNS Slack -586.554 Density 84.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.48%|        -|  -0.543|-586.554|   0:00:00.0| 1617.6M|
|    84.46%|       18|  -0.543|-586.468|   0:00:01.0| 1617.6M|
|    84.15%|      541|  -0.541|-586.366|   0:00:06.0| 1617.6M|
|    84.15%|        2|  -0.541|-586.366|   0:00:00.0| 1617.6M|
|    84.15%|        0|  -0.541|-586.366|   0:00:00.0| 1617.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.541  TNS Slack -586.366 Density 84.15
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 792 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1613.59M, totSessionCpu=0:36:56).
*** Starting refinePlace (0:36:56 mem=1613.6M) ***
Total net bbox length = 4.602e+05 (2.148e+05 2.454e+05) (ext = 3.945e+04)
Move report: Timing Driven Placement moves 8440 insts, mean move: 3.33 um, max move: 37.20 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7886_0): (12.40, 335.80) --> (19.00, 305.20)
	Runtime: CPU: 0:00:04.1 REAL: 0:00:04.0 MEM: 1628.1MB
Move report: Detail placement moves 5992 insts, mean move: 0.73 um, max move: 4.80 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U429): (99.20, 305.20) --> (102.20, 303.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1628.1MB
Summary Report:
Instances move: 9784 (out of 26321 movable)
Mean displacement: 3.06 um
Max displacement: 37.00 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7886_0) (12.4, 335.8) -> (18.8, 305.2)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
Total net bbox length = 4.602e+05 (2.147e+05 2.454e+05) (ext = 3.951e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 1628.1MB
*** Finished refinePlace (0:37:01 mem=1628.1M) ***
Finished re-routing un-routed nets (0:00:00.1 1628.1M)


Density : 0.8415
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.5 real=0:00:06.0 mem=1628.1M) ***
** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -589.796 Density 84.15
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.563|   -0.563|-589.796| -589.796|    84.15%|   0:00:00.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.555|   -0.555|-588.836| -588.836|    84.16%|   0:00:00.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.549|   -0.549|-587.849| -587.849|    84.17%|   0:00:02.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -0.545|   -0.545|-587.929| -587.929|    84.17%|   0:00:03.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.544|   -0.544|-587.136| -587.136|    84.18%|   0:00:04.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
|  -0.543|   -0.543|-586.935| -586.935|    84.18%|   0:00:06.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_18_/D   |
|  -0.543|   -0.543|-586.754| -586.754|    84.20%|   0:00:03.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.543|   -0.543|-586.744| -586.744|    84.20%|   0:00:00.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.540|   -0.540|-585.753| -585.753|    84.24%|   0:00:01.0| 1628.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.540|   -0.540|-585.481| -585.481|    84.25%|   0:00:16.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_19_/D   |
|  -0.538|   -0.538|-584.958| -584.958|    84.31%|   0:00:02.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.538|   -0.538|-583.944| -583.944|    84.33%|   0:00:16.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.538|   -0.538|-583.884| -583.884|    84.34%|   0:00:01.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.537|   -0.537|-583.247| -583.247|    84.39%|   0:00:02.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.537|   -0.537|-582.550| -582.550|    84.41%|   0:00:13.0| 1637.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.537|   -0.537|-582.520| -582.520|    84.41%|   0:00:01.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
|  -0.536|   -0.536|-582.326| -582.326|    84.48%|   0:00:02.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.535|   -0.535|-581.684| -581.684|    84.53%|   0:00:03.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.535|   -0.535|-581.169| -581.169|    84.54%|   0:00:12.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.535|   -0.535|-581.142| -581.142|    84.53%|   0:00:01.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
|  -0.535|   -0.535|-580.918| -580.918|    84.59%|   0:00:03.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
|  -0.534|   -0.534|-580.024| -580.024|    84.63%|   0:00:02.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.532|   -0.532|-579.896| -579.896|    84.65%|   0:00:02.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.532|   -0.532|-579.543| -579.543|    84.66%|   0:00:01.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.532|   -0.532|-579.540| -579.540|    84.66%|   0:00:00.0| 1633.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.532|   -0.532|-579.370| -579.370|    84.73%|   0:00:01.0| 1630.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.533|   -0.533|-578.766| -578.766|    84.80%|   0:00:02.0| 1630.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.533|   -0.533|-578.757| -578.757|    84.83%|   0:00:01.0| 1630.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.534|   -0.534|-578.753| -578.753|    84.85%|   0:00:01.0| 1630.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.534|   -0.534|-578.753| -578.753|    84.85%|   0:00:00.0| 1630.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:41 real=0:01:41 mem=1630.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.534|   0.000| -578.753|    84.85%|   0:00:00.0| 1630.9M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_106_/E               |
|   0.018|   -0.534|   0.000| -578.753|    84.85%|   0:00:00.0| 1630.9M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
|   0.018|   -0.534|   0.000| -578.753|    84.85%|   0:00:00.0| 1630.9M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1630.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:41 real=0:01:41 mem=1630.9M) ***
** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -578.753 Density 84.85
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.534  TNS Slack -578.753 Density 84.85
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.85%|        -|  -0.534|-578.753|   0:00:00.0| 1630.9M|
|    84.83%|       15|  -0.534|-578.744|   0:00:01.0| 1630.9M|
|    84.59%|      440|  -0.531|-578.136|   0:00:06.0| 1630.9M|
|    84.59%|        1|  -0.531|-578.136|   0:00:00.0| 1630.9M|
|    84.59%|        0|  -0.531|-578.136|   0:00:00.0| 1630.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.531  TNS Slack -578.136 Density 84.59
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 803 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:07.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1630.88M, totSessionCpu=0:38:50).
*** Starting refinePlace (0:38:50 mem=1630.9M) ***
Total net bbox length = 4.612e+05 (2.152e+05 2.459e+05) (ext = 3.951e+04)
Move report: Timing Driven Placement moves 12169 insts, mean move: 3.10 um, max move: 39.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U281): (25.80, 326.80) --> (57.60, 319.60)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 1645.5MB
Move report: Detail placement moves 11358 insts, mean move: 1.34 um, max move: 9.00 um
	Max move on inst (mac_array_instance/FE_OFC855_q_temp_168_): (82.80, 305.20) --> (91.80, 305.20)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1645.5MB
Summary Report:
Instances move: 15919 (out of 26445 movable)
Mean displacement: 2.96 um
Max displacement: 38.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U281) (25.8, 326.8) -> (57.4, 319.6)
	Length: 17 sites, height: 1 rows, site name: core, cell type: NR2XD3
Total net bbox length = 4.382e+05 (1.924e+05 2.458e+05) (ext = 3.958e+04)
Runtime: CPU: 0:00:09.0 REAL: 0:00:09.0 MEM: 1645.5MB
*** Finished refinePlace (0:38:59 mem=1645.5M) ***
Finished re-routing un-routed nets (0:00:00.1 1645.5M)


Density : 0.8459
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.2 real=0:00:10.0 mem=1645.5M) ***
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -581.494 Density 84.59
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.556|   -0.556|-581.494| -581.494|    84.59%|   0:00:01.0| 1645.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.539|   -0.539|-579.114| -579.114|    84.59%|   0:00:00.0| 1645.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
|  -0.537|   -0.537|-578.405| -578.405|    84.59%|   0:00:04.0| 1639.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.537|   -0.537|-578.134| -578.134|    84.59%|   0:00:02.0| 1639.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.537|   -0.537|-578.225| -578.225|    84.61%|   0:00:00.0| 1639.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:07.0 mem=1639.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.537|   0.000| -578.225|    84.61%|   0:00:00.0| 1639.9M|   WC_VIEW|  default| psum_mem_instance/memory7_reg_106_/E               |
|   0.018|   -0.537|   0.000| -578.225|    84.61%|   0:00:00.0| 1639.9M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
|   0.018|   -0.537|   0.000| -578.225|    84.61%|   0:00:00.0| 1639.9M|   WC_VIEW|  default| psum_mem_instance/memory0_reg_104_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1639.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=1639.9M) ***
*** Starting refinePlace (0:39:08 mem=1639.9M) ***
Total net bbox length = 4.383e+05 (1.925e+05 2.458e+05) (ext = 3.958e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1639.9MB
Summary Report:
Instances move: 0 (out of 26453 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.383e+05 (1.925e+05 2.458e+05) (ext = 3.958e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1639.9MB
*** Finished refinePlace (0:39:08 mem=1639.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1639.9M)


Density : 0.8461
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1639.9M) ***
** GigaOpt Optimizer WNS Slack -0.537 TNS Slack -578.387 Density 84.61
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 806 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:27:24 real=0:27:27 mem=1639.9M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.537
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.537 TNS Slack -578.387 Density 84.61
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.537|   -0.537|-578.387| -578.387|    84.61%|   0:00:00.0| 1607.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/D   |
|  -0.532|   -0.532|-576.586| -576.586|    84.68%|   0:00:43.0| 1610.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.532|   -0.532|-576.043| -576.043|    84.71%|   0:00:33.0| 1610.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.532|   -0.532|-576.034| -576.034|    84.71%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.530|   -0.530|-575.259| -575.259|    84.80%|   0:00:04.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.530|   -0.530|-574.328| -574.328|    84.80%|   0:00:15.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.530|   -0.530|-574.211| -574.211|    84.80%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
|  -0.530|   -0.530|-574.052| -574.052|    84.92%|   0:00:04.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.530|   -0.530|-573.917| -573.917|    84.93%|   0:00:04.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.530|   -0.530|-573.869| -573.869|    84.95%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
|  -0.530|   -0.530|-572.934| -572.934|    84.96%|   0:00:16.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.530|   -0.530|-572.919| -572.919|    84.96%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D   |
|  -0.530|   -0.530|-571.587| -571.587|    85.01%|   0:00:07.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-571.222| -571.222|    85.01%|   0:00:12.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-570.625| -570.625|    85.10%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-570.624| -570.624|    85.10%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-570.492| -570.492|    85.10%|   0:00:03.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-570.153| -570.153|    85.12%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-570.151| -570.151|    85.13%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
|  -0.530|   -0.530|-569.313| -569.313|    85.15%|   0:00:12.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
|  -0.530|   -0.530|-568.440| -568.440|    85.18%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.530|   -0.530|-568.408| -568.408|    85.19%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
|  -0.530|   -0.530|-568.242| -568.242|    85.20%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
|  -0.530|   -0.530|-566.642| -566.642|    85.24%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-566.519| -566.519|    85.28%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-566.503| -566.503|    85.30%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-565.108| -565.108|    85.31%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D   |
|  -0.530|   -0.530|-565.026| -565.026|    85.32%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D   |
|  -0.530|   -0.530|-564.879| -564.879|    85.32%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-564.490| -564.490|    85.32%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D    |
|  -0.530|   -0.530|-564.094| -564.094|    85.32%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D    |
|  -0.530|   -0.530|-563.774| -563.774|    85.32%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-563.585| -563.585|    85.33%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-563.068| -563.068|    85.33%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-562.936| -562.936|    85.32%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-562.911| -562.911|    85.32%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
|  -0.530|   -0.530|-562.892| -562.892|    85.36%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-562.848| -562.848|    85.38%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-560.926| -560.926|    85.39%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-560.862| -560.862|    85.39%|   0:00:03.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
|  -0.530|   -0.530|-560.804| -560.804|    85.43%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-560.401| -560.401|    85.44%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-560.115| -560.115|    85.44%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-560.070| -560.070|    85.44%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-559.062| -559.062|    85.44%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
|  -0.530|   -0.530|-558.778| -558.778|    85.44%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.530|   -0.530|-556.747| -556.747|    85.45%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-556.688| -556.688|    85.45%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.530|   -0.530|-556.608| -556.608|    85.45%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D    |
|  -0.530|   -0.530|-556.565| -556.565|    85.45%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-555.989| -555.989|    85.46%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-555.692| -555.692|    85.46%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-555.609| -555.609|    85.47%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D    |
|  -0.530|   -0.530|-555.544| -555.544|    85.48%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-554.276| -554.276|    85.48%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-552.982| -552.982|    85.49%|   0:00:03.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-552.968| -552.968|    85.49%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
|  -0.530|   -0.530|-552.814| -552.814|    85.49%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
|  -0.530|   -0.530|-551.442| -551.442|    85.49%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
|  -0.530|   -0.530|-548.580| -548.580|    85.54%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
|  -0.530|   -0.530|-548.308| -548.308|    85.54%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -0.530|   -0.530|-548.207| -548.207|    85.54%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-544.651| -544.651|    85.55%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-544.447| -544.447|    85.56%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
|  -0.530|   -0.530|-542.488| -542.488|    85.58%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-542.216| -542.216|    85.59%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
|  -0.530|   -0.530|-542.115| -542.115|    85.59%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
|  -0.530|   -0.530|-542.053| -542.053|    85.59%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
|  -0.530|   -0.530|-541.142| -541.142|    85.60%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-541.103| -541.103|    85.60%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.739| -540.739|    85.60%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.495| -540.495|    85.60%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.420| -540.420|    85.61%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.400| -540.400|    85.62%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.377| -540.377|    85.63%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.365| -540.365|    85.64%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-540.222| -540.222|    85.65%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
|  -0.530|   -0.530|-539.844| -539.844|    85.67%|   0:00:03.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_6_/D    |
|  -0.530|   -0.530|-539.678| -539.678|    85.67%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.530|   -0.530|-539.511| -539.511|    85.67%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
|  -0.530|   -0.530|-538.797| -538.797|    85.69%|   0:00:03.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-538.290| -538.290|    85.70%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-538.288| -538.288|    85.70%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-537.180| -537.180|    85.71%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-537.007| -537.007|    85.71%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-536.448| -536.448|    85.71%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-536.313| -536.313|    85.71%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-536.140| -536.140|    85.73%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-536.015| -536.015|    85.73%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_5_/D    |
|  -0.530|   -0.530|-535.896| -535.896|    85.73%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-535.772| -535.772|    85.73%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-535.587| -535.587|    85.74%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-534.935| -534.935|    85.74%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/D    |
|  -0.530|   -0.530|-534.816| -534.816|    85.74%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-534.766| -534.766|    85.74%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-534.757| -534.757|    85.74%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_6_/D    |
|  -0.530|   -0.530|-534.741| -534.741|    85.77%|   0:00:02.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -0.530|   -0.530|-534.641| -534.641|    85.77%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-534.628| -534.628|    85.77%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-534.491| -534.491|    85.77%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-534.326| -534.326|    85.77%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-534.316| -534.316|    85.78%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -0.530|   -0.530|-533.513| -533.513|    85.78%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-533.433| -533.433|    85.78%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-533.372| -533.372|    85.78%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.530|   -0.530|-533.063| -533.063|    85.78%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-533.048| -533.048|    85.79%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-533.041| -533.041|    85.79%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-530.531| -530.531|    85.79%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-530.407| -530.407|    85.79%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-530.392| -530.392|    85.79%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
|  -0.530|   -0.530|-530.038| -530.038|    85.79%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.530|   -0.530|-529.921| -529.921|    85.79%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-529.787| -529.787|    85.80%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_5_/D    |
|  -0.530|   -0.530|-529.604| -529.604|    85.80%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
|  -0.530|   -0.530|-529.341| -529.341|    85.80%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.530|   -0.530|-529.255| -529.255|    85.80%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -0.530|   -0.530|-529.143| -529.143|    85.81%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-529.034| -529.034|    85.81%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
|  -0.530|   -0.530|-526.960| -526.960|    85.82%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-525.309| -525.309|    85.82%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
|  -0.530|   -0.530|-524.690| -524.690|    85.83%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-522.253| -522.253|    85.83%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-521.173| -521.173|    85.84%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-521.105| -521.105|    85.85%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-521.057| -521.057|    85.85%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-509.329| -509.329|    85.86%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-509.301| -509.301|    85.86%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-503.403| -503.403|    85.87%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-503.348| -503.348|    85.87%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-503.200| -503.200|    85.88%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-503.083| -503.083|    85.88%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-502.792| -502.792|    85.88%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-502.770| -502.770|    85.88%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-502.714| -502.714|    85.88%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
|  -0.530|   -0.530|-502.546| -502.546|    85.88%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-499.582| -499.582|    85.89%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-499.548| -499.548|    85.90%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-499.437| -499.437|    85.90%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-499.261| -499.261|    85.90%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-499.235| -499.235|    85.90%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-499.218| -499.218|    85.90%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-499.100| -499.100|    85.90%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-499.077| -499.077|    85.91%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-499.053| -499.053|    85.91%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/D    |
|  -0.530|   -0.530|-498.979| -498.979|    85.93%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-498.838| -498.838|    85.94%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
|  -0.530|   -0.530|-498.573| -498.573|    85.95%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-498.561| -498.561|    85.95%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_4_/D    |
|  -0.530|   -0.530|-484.890| -484.890|    85.96%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.530|   -0.530|-484.884| -484.884|    85.96%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_3_/D    |
|  -0.530|   -0.530|-482.747| -482.747|    85.96%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-482.579| -482.579|    85.96%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-481.875| -481.875|    85.97%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-481.609| -481.609|    85.97%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-479.285| -479.285|    85.97%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-476.718| -476.718|    85.97%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -0.530|   -0.530|-473.154| -473.154|    85.97%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
|  -0.530|   -0.530|-472.663| -472.663|    85.98%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-472.598| -472.598|    85.98%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-469.647| -469.647|    85.98%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-469.636| -469.636|    85.98%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-466.713| -466.713|    85.98%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-466.667| -466.667|    85.98%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-465.648| -465.648|    85.99%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-465.642| -465.642|    85.99%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
|  -0.530|   -0.530|-464.847| -464.847|    85.99%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-464.751| -464.751|    85.99%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-464.565| -464.565|    85.99%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
|  -0.530|   -0.530|-464.277| -464.277|    86.00%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/E                                           |
|  -0.530|   -0.530|-463.920| -463.920|    86.00%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.530|   -0.530|-463.838| -463.838|    86.01%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-463.821| -463.821|    86.01%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
|  -0.530|   -0.530|-463.442| -463.442|    86.01%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-463.430| -463.430|    86.02%|   0:00:01.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.530|   -0.530|-463.430| -463.430|    86.03%|   0:00:00.0| 1608.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:06 real=0:04:06 mem=1608.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:06 real=0:04:06 mem=1608.0M) ***
** GigaOpt Optimizer WNS Slack -0.530 TNS Slack -463.430 Density 86.03
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.530  TNS Slack -463.430 Density 86.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.03%|        -|  -0.530|-463.430|   0:00:00.0| 1608.0M|
|    85.99%|       33|  -0.530|-463.344|   0:00:01.0| 1608.0M|
|    85.61%|      630|  -0.530|-466.526|   0:00:07.0| 1608.0M|
|    85.61%|        2|  -0.530|-466.526|   0:00:00.0| 1608.0M|
|    85.61%|        0|  -0.530|-466.526|   0:00:00.0| 1608.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.530  TNS Slack -466.526 Density 85.61
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 895 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:09.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1607.97M, totSessionCpu=0:43:28).
*** Starting refinePlace (0:43:28 mem=1624.0M) ***
Total net bbox length = 4.421e+05 (1.950e+05 2.472e+05) (ext = 3.958e+04)
Move report: Timing Driven Placement moves 24307 insts, mean move: 3.71 um, max move: 37.80 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_2523_0): (296.20, 161.20) --> (323.20, 150.40)
	Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 1646.9MB
Move report: Detail placement moves 15956 insts, mean move: 1.16 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U867): (87.40, 344.80) --> (80.20, 343.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1646.9MB
Summary Report:
Instances move: 24642 (out of 27168 movable)
Mean displacement: 3.85 um
Max displacement: 40.40 um (Instance: ofifo_inst/col_idx_7__fifo_instance/FE_RC_9048_0) (253.2, 38.8) -> (221.8, 47.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.384e+05 (1.922e+05 2.463e+05) (ext = 3.992e+04)
Runtime: CPU: 0:00:14.2 REAL: 0:00:14.0 MEM: 1646.9MB
*** Finished refinePlace (0:43:42 mem=1646.9M) ***
Finished re-routing un-routed nets (0:00:00.2 1646.9M)


Density : 0.8561
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.2 real=0:00:16.0 mem=1646.9M) ***
** GigaOpt Optimizer WNS Slack -0.533 TNS Slack -469.668 Density 85.61
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 895 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:31 real=0:04:33 mem=1646.9M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.533  TNS Slack -469.668 Density 85.61
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    85.61%|        -|  -0.533|-469.668|   0:00:00.0| 1620.4M|
|    85.61%|        1|  -0.533|-469.668|   0:00:01.0| 1620.4M|
|    85.58%|       51|  -0.533|-469.663|   0:00:01.0| 1620.4M|
|    85.58%|        3|  -0.533|-469.663|   0:00:00.0| 1620.4M|
|    85.58%|        0|  -0.533|-469.663|   0:00:00.0| 1620.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.533  TNS Slack -469.663 Density 85.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 895 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:43:47 mem=1620.4M) ***
Total net bbox length = 4.384e+05 (1.922e+05 2.463e+05) (ext = 3.992e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1620.4MB
Summary Report:
Instances move: 0 (out of 27167 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.384e+05 (1.922e+05 2.463e+05) (ext = 3.992e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1620.4MB
*** Finished refinePlace (0:43:47 mem=1620.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1620.4M)


Density : 0.8558
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1620.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1471.56M, totSessionCpu=0:43:48).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29034  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29034 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 895 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.22% H + 0.27% V. EstWL: 5.191560e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28139 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.631256e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 99324
[NR-eagl] Layer2(M2)(V) length: 1.650099e+05um, number of vias: 133273
[NR-eagl] Layer3(M3)(H) length: 1.886283e+05um, number of vias: 13010
[NR-eagl] Layer4(M4)(V) length: 8.577323e+04um, number of vias: 7455
[NR-eagl] Layer5(M5)(H) length: 2.552426e+04um, number of vias: 6395
[NR-eagl] Layer6(M6)(V) length: 1.384090e+04um, number of vias: 5314
[NR-eagl] Layer7(M7)(H) length: 2.174880e+04um, number of vias: 5809
[NR-eagl] Layer8(M8)(V) length: 3.127720e+04um, number of vias: 0
[NR-eagl] Total length: 5.318026e+05um, number of vias: 270580
[NR-eagl] End Peak syMemory usage = 1466.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.45 seconds
Extraction called for design 'core' of instances=27167 and nets=29137 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1455.910M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1546.81 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1546.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9   |    18   |     6   |      6  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  85.58  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          4|          0|          5|  85.59  |   0:00:00.0|    1623.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.67 |          0|          0|          0|  85.59  |   0:00:00.0|    1623.1M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 270 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1623.1M) ***

*** Starting refinePlace (0:44:00 mem=1655.1M) ***
Total net bbox length = 4.384e+05 (1.922e+05 2.463e+05) (ext = 3.921e+04)
Move report: Detail placement moves 13 insts, mean move: 2.31 um, max move: 9.20 um
	Max move on inst (FE_OFC1435_out_29_): (178.80, 330.40) --> (184.40, 326.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1655.1MB
Summary Report:
Instances move: 13 (out of 27171 movable)
Mean displacement: 2.31 um
Max displacement: 9.20 um (Instance: FE_OFC1435_out_29_) (178.8, 330.4) -> (184.4, 326.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.385e+05 (1.922e+05 2.463e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1655.1MB
*** Finished refinePlace (0:44:00 mem=1655.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1655.1M)


Density : 0.8559
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1655.1M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.533 -> -0.669 (bump = 0.136)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 103 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.669 TNS Slack -537.968 Density 85.59
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.669|   -0.669|-537.965| -537.968|    85.59%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.654|   -0.654|-536.127| -536.130|    85.59%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
|  -0.645|   -0.645|-535.413| -535.416|    85.59%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.635|   -0.635|-530.278| -530.281|    85.60%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.630|   -0.630|-529.507| -529.510|    85.60%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.627|   -0.627|-528.918| -528.920|    85.60%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.622|   -0.622|-528.229| -528.232|    85.61%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.614|   -0.614|-528.409| -528.411|    85.61%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
|  -0.614|   -0.614|-527.188| -527.191|    85.62%|   0:00:03.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.614|   -0.614|-527.061| -527.064|    85.62%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.614|   -0.614|-525.630| -525.633|    85.62%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.614|   -0.614|-525.741| -525.744|    85.63%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.8 real=0:00:07.0 mem=1626.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -0.614|  -0.003| -525.744|    85.63%|   0:00:01.0| 1626.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_66_/D                      |
|   0.000|   -0.614|   0.000| -525.741|    85.63%|   0:00:00.0| 1626.0M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1626.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=1626.0M) ***
** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -525.741 Density 85.63
*** Starting refinePlace (0:44:12 mem=1626.0M) ***
Total net bbox length = 4.390e+05 (1.925e+05 2.466e+05) (ext = 3.921e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1626.0MB
Summary Report:
Instances move: 0 (out of 27200 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.390e+05 (1.925e+05 2.466e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1626.0MB
*** Finished refinePlace (0:44:12 mem=1626.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1626.0M)


Density : 0.8563
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1626.0M) ***
** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -525.741 Density 85.63
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 280 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=1626.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.533 -> -0.614 (bump = 0.081)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -525.741 Density 85.63
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.614|   -0.614|-525.741| -525.741|    85.63%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.609|   -0.609|-523.808| -523.808|    85.67%|   0:00:12.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.604|   -0.604|-523.419| -523.419|    85.67%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.604|   -0.604|-521.534| -521.534|    85.67%|   0:00:02.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.608|   -0.608|-520.840| -520.840|    85.74%|   0:00:01.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.602|   -0.602|-520.488| -520.488|    85.75%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.602|   -0.602|-520.299| -520.299|    85.75%|   0:00:01.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.602|   -0.602|-520.148| -520.148|    85.78%|   0:00:10.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.601|   -0.601|-519.758| -519.758|    85.81%|   0:00:03.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.601|   -0.601|-519.594| -519.594|    85.81%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.601|   -0.601|-519.565| -519.565|    85.83%|   0:00:02.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.601|   -0.601|-519.540| -519.540|    85.86%|   0:00:02.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.601|   -0.601|-519.540| -519.540|    85.86%|   0:00:00.0| 1626.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.6 real=0:00:33.0 mem=1626.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.7 real=0:00:33.0 mem=1626.0M) ***
** GigaOpt Optimizer WNS Slack -0.601 TNS Slack -519.540 Density 85.86
*** Starting refinePlace (0:44:49 mem=1626.0M) ***
Total net bbox length = 4.396e+05 (1.928e+05 2.468e+05) (ext = 3.921e+04)
Move report: Detail placement moves 1898 insts, mean move: 0.79 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2486_0): (72.20, 253.00) --> (76.60, 251.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1630.4MB
Summary Report:
Instances move: 1898 (out of 27318 movable)
Mean displacement: 0.79 um
Max displacement: 6.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_2486_0) (72.2, 253) -> (76.6, 251.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 4.406e+05 (1.936e+05 2.471e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1630.4MB
*** Finished refinePlace (0:44:50 mem=1630.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1630.4M)


Density : 0.8586
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1630.4M) ***
** GigaOpt Optimizer WNS Slack -0.601 TNS Slack -519.540 Density 85.86
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.601|   -0.601|-519.540| -519.540|    85.86%|   0:00:00.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-518.458| -518.458|    85.95%|   0:00:15.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-518.398| -518.398|    85.96%|   0:00:00.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-518.349| -518.349|    85.96%|   0:00:00.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-518.275| -518.275|    85.98%|   0:00:03.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-518.310| -518.310|    86.00%|   0:00:02.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=1630.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.0 real=0:00:20.0 mem=1630.4M) ***
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -518.310 Density 86.00
*** Starting refinePlace (0:45:11 mem=1630.4M) ***
Total net bbox length = 4.409e+05 (1.937e+05 2.471e+05) (ext = 3.921e+04)
Move report: Detail placement moves 1525 insts, mean move: 0.78 um, max move: 5.20 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9529_0): (20.20, 222.40) --> (18.60, 218.80)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1630.4MB
Summary Report:
Instances move: 1525 (out of 27361 movable)
Mean displacement: 0.78 um
Max displacement: 5.20 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9529_0) (20.2, 222.4) -> (18.6, 218.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
Total net bbox length = 4.416e+05 (1.943e+05 2.473e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1630.4MB
*** Finished refinePlace (0:45:11 mem=1630.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1630.4M)


Density : 0.8600
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1630.4M) ***
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -518.310 Density 86.00
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 274 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:55.8 real=0:00:55.0 mem=1630.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -469.563 -> -518.210
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -518.310 Density 86.00
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.599|   -0.599|-518.310| -518.310|    86.00%|   0:00:00.0| 1630.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-517.924| -517.924|    86.01%|   0:00:03.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-517.862| -517.862|    86.01%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.599|   -0.599|-517.254| -517.254|    86.02%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
|  -0.599|   -0.599|-515.667| -515.667|    86.03%|   0:00:03.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -0.599|   -0.599|-515.634| -515.634|    86.03%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -0.599|   -0.599|-515.362| -515.362|    86.03%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
|  -0.599|   -0.599|-514.946| -514.946|    86.04%|   0:00:02.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -0.599|   -0.599|-514.455| -514.455|    86.04%|   0:00:02.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/D   |
|  -0.599|   -0.599|-514.201| -514.201|    86.04%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/D   |
|  -0.599|   -0.599|-513.898| -513.898|    86.04%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/D   |
|  -0.599|   -0.599|-513.889| -513.889|    86.04%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/D   |
|  -0.599|   -0.599|-513.849| -513.849|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_/D   |
|  -0.599|   -0.599|-513.718| -513.718|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_15_/D   |
|  -0.599|   -0.599|-513.680| -513.680|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D   |
|  -0.599|   -0.599|-513.563| -513.563|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D   |
|  -0.599|   -0.599|-513.557| -513.557|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.599|   -0.599|-513.425| -513.425|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
|  -0.599|   -0.599|-512.222| -512.222|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D    |
|  -0.599|   -0.599|-512.022| -512.022|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.599|   -0.599|-511.774| -511.774|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
|  -0.599|   -0.599|-511.502| -511.502|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -0.599|   -0.599|-511.433| -511.433|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -0.599|   -0.599|-511.357| -511.357|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -0.599|   -0.599|-511.273| -511.273|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_7_/D    |
|  -0.599|   -0.599|-511.090| -511.090|    86.05%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/D    |
|  -0.599|   -0.599|-511.077| -511.077|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.599|   -0.599|-510.945| -510.945|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.599|   -0.599|-510.861| -510.861|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.599|   -0.599|-510.840| -510.840|    86.05%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
|  -0.599|   -0.599|-510.060| -510.060|    86.06%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.599|   -0.599|-509.948| -509.948|    86.06%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
|  -0.599|   -0.599|-509.931| -509.931|    86.06%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
|  -0.599|   -0.599|-509.863| -509.863|    86.06%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
|  -0.599|   -0.599|-509.807| -509.807|    86.06%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
|  -0.599|   -0.599|-509.659| -509.659|    86.06%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
|  -0.599|   -0.599|-509.547| -509.547|    86.06%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
|  -0.599|   -0.599|-509.542| -509.542|    86.06%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
|  -0.599|   -0.599|-509.429| -509.429|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
|  -0.599|   -0.599|-508.570| -508.570|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.599|   -0.599|-508.483| -508.483|    86.07%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -0.599|   -0.599|-508.481| -508.481|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_4_/D    |
|  -0.599|   -0.599|-508.334| -508.334|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
|  -0.599|   -0.599|-508.224| -508.224|    86.07%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.599|   -0.599|-508.095| -508.095|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.599|   -0.599|-508.091| -508.091|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D    |
|  -0.599|   -0.599|-507.922| -507.922|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
|  -0.599|   -0.599|-507.864| -507.864|    86.07%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
|  -0.599|   -0.599|-507.534| -507.534|    86.08%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.599|   -0.599|-507.534| -507.534|    86.08%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -0.599|   -0.599|-507.486| -507.486|    86.08%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.599|   -0.599|-507.486| -507.486|    86.08%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:25.0 real=0:00:25.0 mem=1627.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.1 real=0:00:25.0 mem=1627.7M) ***
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -507.486 Density 86.08
*** Starting refinePlace (0:45:41 mem=1627.7M) ***
Total net bbox length = 4.419e+05 (1.944e+05 2.474e+05) (ext = 3.921e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.7MB
Summary Report:
Instances move: 0 (out of 27377 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.419e+05 (1.944e+05 2.474e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.7MB
*** Finished refinePlace (0:45:41 mem=1627.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1627.7M)


Density : 0.8608
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1627.7M) ***
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -507.486 Density 86.08
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 279 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:26.3 real=0:00:26.0 mem=1627.7M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.533 -> -0.599 (bump = 0.066)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -507.486 Density 86.08
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.599|   -0.599|-507.486| -507.486|    86.08%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.597|   -0.597|-507.704| -507.704|    86.09%|   0:00:02.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1627.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1627.7M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -507.704 Density 86.09
*** Starting refinePlace (0:45:47 mem=1627.7M) ***
Total net bbox length = 4.419e+05 (1.944e+05 2.475e+05) (ext = 3.921e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.7MB
Summary Report:
Instances move: 0 (out of 27382 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.419e+05 (1.944e+05 2.475e+05) (ext = 3.921e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1627.7MB
*** Finished refinePlace (0:45:48 mem=1627.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1627.7M)


Density : 0.8609
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1627.7M) ***
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -507.884 Density 86.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1627.7M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.322%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1593.4M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.597 TNS Slack -507.884 Density 86.09
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:02.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:01.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
|  -0.597|   -0.597|-507.884| -507.884|    86.09%|   0:00:00.0| 1627.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=1627.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=1627.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1627.7M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:42:29, real = 0:42:33, mem = 1478.9M, totSessionCpu=0:45:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=1478.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1478.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1486.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1486.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.597  | -0.597  |  0.002  |
|           TNS (ns):|-507.883 |-507.883 |  0.000  |
|    Violating Paths:|  1112   |  1112   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.088%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1486.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.73MB/1200.73MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.73MB/1200.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1200.73MB/1200.73MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT)
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 10%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 20%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 30%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 40%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 50%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 60%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 70%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 80%
2025-Mar-21 22:26:19 (2025-Mar-22 05:26:19 GMT): 90%

Finished Levelizing
2025-Mar-21 22:26:20 (2025-Mar-22 05:26:20 GMT)

Starting Activity Propagation
2025-Mar-21 22:26:20 (2025-Mar-22 05:26:20 GMT)
2025-Mar-21 22:26:20 (2025-Mar-22 05:26:20 GMT): 10%
2025-Mar-21 22:26:20 (2025-Mar-22 05:26:20 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1201.47MB/1201.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT)
 ... Calculating switching power
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 10%
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 20%
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 30%
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 40%
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:26:21 (2025-Mar-22 05:26:21 GMT): 60%
2025-Mar-21 22:26:22 (2025-Mar-22 05:26:22 GMT): 70%
2025-Mar-21 22:26:23 (2025-Mar-22 05:26:23 GMT): 80%
2025-Mar-21 22:26:23 (2025-Mar-22 05:26:23 GMT): 90%

Finished Calculating power
2025-Mar-21 22:26:24 (2025-Mar-22 05:26:24 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1201.57MB/1201.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1201.57MB/1201.57MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1201.57MB/1201.57MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:26:24 (2025-Mar-22 05:26:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.68325593 	   69.0841%
Total Switching Power:      33.95254111 	   29.8104%
Total Leakage Power:         1.25905693 	    1.1055%
Total Power:               113.89485404
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.92       3.373      0.3344       48.63        42.7
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      33.76       30.58      0.9247       65.26        57.3
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.68       33.95       1.259       113.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.68       33.95       1.259       113.9         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC536_array_out_98_ (BUFFD16): 	    0.0884
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	1.97415e-10 F
* 		Total instances in design: 27382
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1201.57MB/1201.57MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.597  TNS Slack -507.884 Density 86.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    86.09%|        -|  -0.597|-507.884|   0:00:00.0| 1635.7M|
|    86.09%|        0|  -0.597|-507.884|   0:00:04.0| 1635.7M|
|    86.09%|       23|  -0.597|-507.834|   0:00:09.0| 1635.7M|
|    85.98%|      110|  -0.597|-507.449|   0:00:26.0| 1631.8M|
|    85.98%|        3|  -0.597|-507.449|   0:00:01.0| 1631.8M|
|    85.89%|     1516|  -0.596|-506.850|   0:00:11.0| 1637.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.596  TNS Slack -506.850 Density 85.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:52.2) (real = 0:00:52.0) **
Executing incremental physical updates
*** Starting refinePlace (0:46:54 mem=1602.8M) ***
Total net bbox length = 4.418e+05 (1.945e+05 2.473e+05) (ext = 3.974e+04)
Move report: Detail placement moves 659 insts, mean move: 0.48 um, max move: 3.60 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4658_0): (10.00, 235.00) --> (10.00, 238.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1602.8MB
Summary Report:
Instances move: 659 (out of 27241 movable)
Mean displacement: 0.48 um
Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_4658_0) (10, 235) -> (10, 238.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
Total net bbox length = 4.420e+05 (1.946e+05 2.474e+05) (ext = 3.974e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1602.8MB
*** Finished refinePlace (0:46:55 mem=1602.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.596|   -0.596|-506.850| -506.850|    85.89%|   0:00:00.0| 1637.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1637.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1637.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 281 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1250.82MB/1250.82MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1250.82MB/1250.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1250.82MB/1250.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT)
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 10%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 20%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 30%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 40%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 50%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 60%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 70%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 80%
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 90%

Finished Levelizing
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT)

Starting Activity Propagation
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT)
2025-Mar-21 22:27:24 (2025-Mar-22 05:27:24 GMT): 10%
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1250.98MB/1250.98MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT)
 ... Calculating switching power
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 10%
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 20%
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 30%
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 40%
2025-Mar-21 22:27:25 (2025-Mar-22 05:27:25 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:27:26 (2025-Mar-22 05:27:26 GMT): 60%
2025-Mar-21 22:27:27 (2025-Mar-22 05:27:27 GMT): 70%
2025-Mar-21 22:27:27 (2025-Mar-22 05:27:27 GMT): 80%
2025-Mar-21 22:27:28 (2025-Mar-22 05:27:28 GMT): 90%

Finished Calculating power
2025-Mar-21 22:27:28 (2025-Mar-22 05:27:28 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1250.98MB/1250.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1250.98MB/1250.98MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total)=1250.98MB/1250.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:27:28 (2025-Mar-22 05:27:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.50880082 	   69.1476%
Total Switching Power:      33.78155801 	   29.7535%
Total Leakage Power:         1.24757687 	    1.0988%
Total Power:               113.53793580
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.92       3.357      0.3342       48.61       42.81
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      33.59       30.42      0.9134       64.93       57.19
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.51       33.78       1.248       113.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.51       33.78       1.248       113.5         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC536_array_out_98_ (BUFFD16): 	    0.0884
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	1.96362e-10 F
* 		Total instances in design: 27241
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1250.98MB/1250.98MB)

*** Finished Leakage Power Optimization (cpu=0:01:04, real=0:01:04, mem=1482.86M, totSessionCpu=0:47:05).
Extraction called for design 'core' of instances=27241 and nets=29203 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1464.246M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1542.25 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1542.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1220.02MB/1220.02MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1220.02MB/1220.02MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1220.02MB/1220.02MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 22:27:35 (2025-Mar-22 05:27:35 GMT)
2025-Mar-21 22:27:35 (2025-Mar-22 05:27:35 GMT): 10%
2025-Mar-21 22:27:35 (2025-Mar-22 05:27:35 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1220.55MB/1220.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT)
 ... Calculating switching power
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT): 10%
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT): 20%
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT): 30%
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT): 40%
2025-Mar-21 22:27:36 (2025-Mar-22 05:27:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:27:37 (2025-Mar-22 05:27:37 GMT): 60%
2025-Mar-21 22:27:38 (2025-Mar-22 05:27:38 GMT): 70%
2025-Mar-21 22:27:38 (2025-Mar-22 05:27:38 GMT): 80%
2025-Mar-21 22:27:39 (2025-Mar-22 05:27:39 GMT): 90%

Finished Calculating power
2025-Mar-21 22:27:39 (2025-Mar-22 05:27:39 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1220.55MB/1220.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1220.55MB/1220.55MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1220.55MB/1220.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:27:39 (2025-Mar-22 05:27:39 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       78.50881903 	   69.1476%
Total Switching Power:      33.78155801 	   29.7535%
Total Leakage Power:         1.24757687 	    1.0988%
Total Power:               113.53795401
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         44.92       3.357      0.3342       48.61       42.81
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      33.59       30.42      0.9134       64.93       57.19
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              78.51       33.78       1.248       113.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      78.51       33.78       1.248       113.5         100
Total leakage power = 1.24758 mW
Cell usage statistics:  
Library tcbn65gpluswc , 27241 cells ( 100.000000%) , 1.24758 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1220.60MB/1220.60MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:43:51, real = 0:43:55, mem = 1482.8M, totSessionCpu=0:47:16 **
** Profile ** Start :  cpu=0:00:00.0, mem=1482.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1482.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1492.9M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1484.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1484.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.595  | -0.595  |  0.002  |
|           TNS (ns):|-506.790 |-506.790 |  0.000  |
|    Violating Paths:|  1111   |  1111   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.892%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1484.9M
**optDesign ... cpu = 0:43:53, real = 0:43:56, mem = 1482.8M, totSessionCpu=0:47:18 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.30564' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:44:41, real = 0:44:45, mem = 1421.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 76 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 441 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1210 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 2325 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 6909 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 10961 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 10961 new insts, 10961 new pwr-pin connections were made to global net 'VDD'.
10961 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 38202 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign step3.enc
Writing Netlist "step3.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.30564 in step3.enc.dat/scheduling_file.cts
Saving preference file step3.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1421.0M) ***
Saving DEF file ...
Saving rc congestion map step3.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design step3.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> pan 93.829 -14.815
<CMD> pan 57.409 14.815
<CMD> setEdit -layer_minimum M1
<CMD> setEdit -layer_maximum M8
<CMD> setEdit -force_regular 1
<CMD> fit
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
invalid command name "verify_DRC"
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1425.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:20.0  ELAPSED TIME: 20.00  MEM: 228.7M) ***

<CMD> saveDesign Step2.enc
Writing Netlist "Step2.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.30564 in Step2.enc.dat/scheduling_file.cts
Saving preference file Step2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1000 markers are saved ...
... 1000 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1660.6M) ***
Saving DEF file ...
Saving rc congestion map Step2.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design Step2.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5016 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1556.6M, init mem=1556.6M)
*info: Placed = 38202         
*info: Unplaced = 0           
Placement Density:98.03%(143048/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1556.6M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 161269.974um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=29101  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29101 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 281 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.03% V. EstWL: 3.336840e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28820 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 4.851450e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 99592
[NR-eagl] Layer2(M2)(V) length: 1.701047e+05um, number of vias: 135206
[NR-eagl] Layer3(M3)(H) length: 1.944002e+05um, number of vias: 11181
[NR-eagl] Layer4(M4)(V) length: 9.124661e+04um, number of vias: 5175
[NR-eagl] Layer5(M5)(H) length: 2.862296e+04um, number of vias: 4008
[NR-eagl] Layer6(M6)(V) length: 1.627113e+04um, number of vias: 2816
[NR-eagl] Layer7(M7)(H) length: 1.472550e+04um, number of vias: 3370
[NR-eagl] Layer8(M8)(V) length: 1.945760e+04um, number of vias: 0
[NR-eagl] Total length: 5.348287e+05um, number of vias: 261348
[NR-eagl] End Peak syMemory usage = 1542.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.17 seconds
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 161603.840um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:48:47 mem=1600.1M) ***
Total net bbox length = 4.500e+05 (1.987e+05 2.514e+05) (ext = 3.990e+04)
Density distribution unevenness ratio = 0.444%
Move report: Detail placement moves 13642 insts, mean move: 0.90 um, max move: 11.40 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U533): (358.60, 218.80) --> (368.20, 220.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1600.1MB
Summary Report:
Instances move: 9798 (out of 27333 movable)
Mean displacement: 0.91 um
Max displacement: 11.40 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U533) (358.6, 218.8) -> (368.2, 220.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2D0
Total net bbox length = 4.549e+05 (2.022e+05 2.527e+05) (ext = 3.988e+04)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1600.1MB
*** Finished refinePlace (0:48:48 mem=1600.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [2,2.52)                1
      [2.52,3.04)             0
      [3.04,3.56)             0
      [3.56,4.08)            13
      [4.08,4.6)              0
      [4.6,5.12)              0
      [5.12,5.64)             0
      [5.64,6.16)             0
      [6.16,6.68)             0
      [6.68,7.2)              3
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (197.507,181.718)    (197.507,174.518)    ccl clock buffer, uid:A17f54 (a lib_cell CKBD16) at (195.000,173.800), in power domain auto-default
           7.2         (228.107,124.118)    (228.107,116.918)    ccl clock buffer, uid:A17f0f (a lib_cell CKBD16) at (225.600,116.200), in power domain auto-default
           7.2         (228.107,124.118)    (228.107,131.317)    ccl clock buffer, uid:A17f0b (a lib_cell CKBD16) at (225.600,130.600), in power domain auto-default
           3.6         (340.308,232.118)    (340.308,228.518)    ccl clock buffer, uid:A17f60 (a lib_cell CKBD16) at (337.800,227.800), in power domain auto-default
           3.6         (304.507,73.718)     (304.507,70.118)     ccl clock buffer, uid:A17f53 (a lib_cell CKBD16) at (302.000,69.400), in power domain auto-default
           3.6         (96.507,124.118)     (96.507,127.718)     ccl clock buffer, uid:A17f52 (a lib_cell CKBD16) at (94.000,127.000), in power domain auto-default
           3.6         (228.107,124.118)    (228.107,120.517)    ccl clock buffer, uid:A17f63 (a lib_cell CKBD16) at (225.600,119.800), in power domain auto-default
           3.6         (57.508,185.317)     (57.508,188.917)     ccl clock buffer, uid:A17f17 (a lib_cell CKBD16) at (55.000,188.200), in power domain auto-default
           3.6         (57.508,185.317)     (57.508,181.718)     ccl clock buffer, uid:A17f0a (a lib_cell CKBD16) at (55.000,181.000), in power domain auto-default
           3.6         (228.107,124.118)    (228.107,127.718)    ccl clock buffer, uid:A17f6e (a lib_cell CKBD16) at (225.600,127.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.500pF, leaf=3.711pF, total=4.211pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.339, sd=0.024], skew [0.106 vs 0.057*, 78.7% {0.305, 0.334, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.339ns std.dev 0.024ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=38294 and nets=33315 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1534.914M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
  Rebuilding timing graph   cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
    skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
  Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.503pF, leaf=3.731pF, total=4.234pF
      wire lengths   : top=0.000um, trunk=3110.385um, leaf=18984.475um, total=22094.860um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.094),top(nil), margined worst slew is leaf(0.104),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.292, max=0.398, avg=0.340, sd=0.024], skew [0.105 vs 0.057*, 78.8% {0.306, 0.335, 0.363}] (wid=0.026 ws=0.010) (gid=0.368 gs=0.093)
    Clock network insertion delays are now [0.292ns, 0.398ns] average 0.340ns std.dev 0.024ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 344 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=927.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=927.360um^2
      gate capacitance : top=0.000pF, trunk=0.506pF, leaf=4.695pF, total=5.201pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3152.400um, leaf=18975.148um, total=22127.548um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.094),top(nil), margined worst slew is leaf(0.102),trunk(0.094),top(nil)
      skew_group clk/CON: insertion delay [min=0.294, max=0.396, avg=0.341, sd=0.024], skew [0.102 vs 0.057*, 78.8% {0.307, 0.336, 0.364}] (wid=0.027 ws=0.010) (gid=0.370 gs=0.094)
    Clock network insertion delays are now [0.294ns, 0.396ns] average 0.341ns std.dev 0.024ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
          gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
          wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
          wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=92, i=0, cg=0, l=0, total=92
    cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
    gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
    wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
    wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
    sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
  Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
          gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
          wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
          wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=38294 and nets=33315 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1534.918M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
  Rebuilding timing graph   cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
    skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
  Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=722.880um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=722.880um^2
      gate capacitance : top=0.000pF, trunk=0.399pF, leaf=4.695pF, total=5.094pF
      wire capacitance : top=0.000pF, trunk=0.510pF, leaf=3.730pF, total=4.240pF
      wire lengths   : top=0.000um, trunk=3150.288um, leaf=18980.185um, total=22130.472um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.089),top(nil), margined worst slew is leaf(0.105),trunk(0.089),top(nil)
      skew_group clk/CON: insertion delay [min=0.346, max=0.401, avg=0.376, sd=0.012], skew [0.055 vs 0.057, 99.9% {0.346, 0.375, 0.401}] (wid=0.027 ws=0.010) (gid=0.377 gs=0.049)
    Clock network insertion delays are now [0.346ns, 0.401ns] average 0.376ns std.dev 0.012ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=5.094pF fall=4.988pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5.078pF fall=4.974pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
      gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
      wire capacitance : top=0.000pF, trunk=0.511pF, leaf=3.735pF, total=4.245pF
      wire lengths   : top=0.000um, trunk=3152.053um, leaf=19012.302um, total=22164.355um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.412, avg=0.391, sd=0.010], skew [0.054 vs 0.057, 99.1% {0.361, 0.389, 0.412}] (wid=0.026 ws=0.010) (gid=0.389 gs=0.048)
    Clock network insertion delays are now [0.358ns, 0.412ns] average 0.391ns std.dev 0.010ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4011.86 -> 4123}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
      gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
      wire capacitance : top=0.000pF, trunk=0.511pF, leaf=3.735pF, total=4.245pF
      wire lengths   : top=0.000um, trunk=3152.053um, leaf=19012.302um, total=22164.355um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.412, avg=0.391, sd=0.010], skew [0.054 vs 0.057, 99.1% {0.361, 0.389, 0.412}] (wid=0.026 ws=0.010) (gid=0.389 gs=0.048)
    Clock network insertion delays are now [0.358ns, 0.412ns] average 0.391ns std.dev 0.010ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
      gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
      wire capacitance : top=0.000pF, trunk=0.511pF, leaf=3.735pF, total=4.245pF
      wire lengths   : top=0.000um, trunk=3152.053um, leaf=19012.302um, total=22164.355um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.358, max=0.412, avg=0.391, sd=0.010], skew [0.054 vs 0.057, 99.1% {0.361, 0.389, 0.412}] (wid=0.026 ws=0.010) (gid=0.389 gs=0.048)
    Clock network insertion delays are now [0.358ns, 0.412ns] average 0.391ns std.dev 0.010ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4011.86 -> 4123}
  Improving insertion delay done.
  Total capacitance is (rise=9.324pF fall=9.219pF), of which (rise=4.245pF fall=4.245pF) is wire, and (rise=5.078pF fall=4.974pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:49:06 mem=1592.2M) ***
Total net bbox length = 4.549e+05 (2.022e+05 2.527e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.667%
Move report: Detail placement moves 768 insts, mean move: 4.58 um, max move: 53.20 um
	Max move on inst (FILLER_10881): (391.80, 388.00) --> (365.60, 361.00)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1592.2MB
Summary Report:
Instances move: 229 (out of 22225 movable)
Mean displacement: 4.56 um
Max displacement: 18.80 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7540_0) (51.6, 213.4) -> (59.6, 224.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1592.2MB
*** Finished refinePlace (0:49:06 mem=1592.2M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:49:07 mem=1592.2M) ***
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.183%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1592.2MB
Summary Report:
Instances move: 0 (out of 27333 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1592.2MB
*** Finished refinePlace (0:49:07 mem=1592.2M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        93 (unrouted=93, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 29100 (unrouted=0, trialRouted=29100, noStatus=0, routed=0, fixed=0)
(Not counting 4122 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=38294 and nets=33315 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1601.691M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 93 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 93 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 22:32:43 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 33313 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1232.32 (MB), peak = 1442.56 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 22:33:05 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 22:33:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    91.22%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.32%
#
#  93 nets (0.28%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.71 (MB), peak = 1442.56 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1257.98 (MB), peak = 1442.56 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1258.07 (MB), peak = 1442.56 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4122 (skipped).
#Total number of selected nets for routing = 93.
#Total number of unselected nets (but routable) for routing = 29100 (skipped).
#Total number of nets in the design = 33315.
#
#29100 skipped nets do not have any wires.
#93 routable nets have only global wires.
#93 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 93               0  
#------------------------------------------------
#        Total                 93               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 93                265           28835  
#-------------------------------------------------------------------
#        Total                 93                265           28835  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     59(0.33%)     23(0.13%)      6(0.03%)   (0.50%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      3(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     62(0.05%)     23(0.02%)      6(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.13% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 22539 um.
#Total half perimeter of net bounding box = 9043 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 69 um.
#Total wire length on LAYER M3 = 14403 um.
#Total wire length on LAYER M4 = 7932 um.
#Total wire length on LAYER M5 = 60 um.
#Total wire length on LAYER M6 = 75 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12256
#Up-Via Summary (total 12256):
#           
#-----------------------
#  Metal 1         5200
#  Metal 2         4386
#  Metal 3         2622
#  Metal 4           24
#  Metal 5           24
#-----------------------
#                 12256 
#
#Total number of involved priority nets 93
#Maximum src to sink distance for priority net 354.0
#Average of max src_to_sink distance for priority net 87.3
#Average of ave src_to_sink distance for priority net 52.5
#Max overcon = 3 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1258.54 (MB), peak = 1442.56 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1239.52 (MB), peak = 1442.56 (MB)
#Start Track Assignment.
#Done with 3459 horizontal wires in 2 hboxes and 1978 vertical wires in 2 hboxes.
#Done with 41 horizontal wires in 2 hboxes and 17 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 25107 um.
#Total half perimeter of net bounding box = 9043 um.
#Total wire length on LAYER M1 = 2622 um.
#Total wire length on LAYER M2 = 60 um.
#Total wire length on LAYER M3 = 14337 um.
#Total wire length on LAYER M4 = 7941 um.
#Total wire length on LAYER M5 = 69 um.
#Total wire length on LAYER M6 = 79 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12256
#Up-Via Summary (total 12256):
#           
#-----------------------
#  Metal 1         5200
#  Metal 2         4386
#  Metal 3         2622
#  Metal 4           24
#  Metal 5           24
#-----------------------
#                 12256 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1250.04 (MB), peak = 1442.56 (MB)
#
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 35.15 (MB)
#Total memory = 1250.08 (MB)
#Peak memory = 1442.56 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.9% of the total area was rechecked for DRC, and 80.6% required routing.
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1298.66 (MB), peak = 1442.56 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1250.72 (MB), peak = 1442.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 93
#Total wire length = 23365 um.
#Total half perimeter of net bounding box = 9043 um.
#Total wire length on LAYER M1 = 5 um.
#Total wire length on LAYER M2 = 1450 um.
#Total wire length on LAYER M3 = 12772 um.
#Total wire length on LAYER M4 = 9133 um.
#Total wire length on LAYER M5 = 4 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14297
#Total number of multi-cut vias = 90 (  0.6%)
#Total number of single cut vias = 14207 ( 99.4%)
#Up-Via Summary (total 14297):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5096 ( 98.3%)        90 (  1.7%)       5186
#  Metal 2        4875 (100.0%)         0 (  0.0%)       4875
#  Metal 3        4234 (100.0%)         0 (  0.0%)       4234
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14207 ( 99.4%)        90 (  0.6%)      14297 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -1.07 (MB)
#Total memory = 1249.01 (MB)
#Peak memory = 1442.56 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:36
#Increased memory = -1.07 (MB)
#Total memory = 1249.01 (MB)
#Peak memory = 1442.56 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:00
#Increased memory = 23.89 (MB)
#Total memory = 1239.05 (MB)
#Peak memory = 1442.56 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 22:33:43 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 93 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          11
        50.000     100.000          68
       100.000     150.000          10
       150.000     200.000           0
       200.000     250.000           2
       250.000     300.000           1
       300.000     350.000           0
       350.000     400.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           7
        0.000      20.000          41
       20.000      40.000          22
       40.000      60.000          13
       60.000      80.000           4
       80.000     100.000           4
      100.000     120.000           1
      120.000     140.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_211 (82 terminals)
    Guided length:  max path =    53.058um, total =   265.850um
    Routed length:  max path =   118.200um, total =   311.460um
    Deviation:      max path =   122.777%,  total =    17.156%

    Net psum_mem_instance/CTS_22 (77 terminals)
    Guided length:  max path =    60.907um, total =   249.993um
    Routed length:  max path =   122.600um, total =   302.940um
    Deviation:      max path =   101.289%,  total =    21.180%

    Net CTS_207 (90 terminals)
    Guided length:  max path =    62.725um, total =   286.290um
    Routed length:  max path =   124.400um, total =   355.000um
    Deviation:      max path =    98.326%,  total =    24.000%

    Net CTS_222 (89 terminals)
    Guided length:  max path =    71.280um, total =   335.170um
    Routed length:  max path =   137.400um, total =   376.520um
    Deviation:      max path =    92.761%,  total =    12.337%

    Net mac_array_instance/col_idx_8__mac_col_inst/CTS_4 (64 terminals)
    Guided length:  max path =    64.957um, total =   331.215um
    Routed length:  max path =   123.600um, total =   364.520um
    Deviation:      max path =    90.278%,  total =    10.055%

    Net CTS_216 (78 terminals)
    Guided length:  max path =    68.885um, total =   276.315um
    Routed length:  max path =   128.400um, total =   331.700um
    Deviation:      max path =    86.398%,  total =    20.044%

    Net ofifo_inst/col_idx_3__fifo_instance/CTS_4 (73 terminals)
    Guided length:  max path =    41.260um, total =   249.870um
    Routed length:  max path =    73.400um, total =   328.740um
    Deviation:      max path =    77.896%,  total =    31.564%

    Net mac_array_instance/CTS_36 (71 terminals)
    Guided length:  max path =    63.128um, total =   261.050um
    Routed length:  max path =   111.000um, total =   284.140um
    Deviation:      max path =    75.835%,  total =     8.845%

    Net CTS_200 (72 terminals)
    Guided length:  max path =    67.898um, total =   262.460um
    Routed length:  max path =   116.000um, total =   304.100um
    Deviation:      max path =    70.846%,  total =    15.865%

    Net CTS_190 (89 terminals)
    Guided length:  max path =    47.267um, total =   272.413um
    Routed length:  max path =    77.200um, total =   336.420um
    Deviation:      max path =    63.326%,  total =    23.497%

Set FIXED routing status on 93 net(s)
Set FIXED placed status on 92 instance(s)
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 29100 (unrouted=29100, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4122 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 14906
[NR-eagl] Read numTotalNets=29193  numIgnoredNets=93
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 29100 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 256 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.08% V. EstWL: 3.274020e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 28844 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 4.757328e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 5.200000e+00um, number of vias: 99762
[NR-eagl] Layer2(M2)(V) length: 1.611402e+05um, number of vias: 132144
[NR-eagl] Layer3(M3)(H) length: 1.917977e+05um, number of vias: 16428
[NR-eagl] Layer4(M4)(V) length: 9.770598e+04um, number of vias: 6327
[NR-eagl] Layer5(M5)(H) length: 4.037245e+04um, number of vias: 4175
[NR-eagl] Layer6(M6)(V) length: 2.249355e+04um, number of vias: 2701
[NR-eagl] Layer7(M7)(H) length: 1.450800e+04um, number of vias: 3260
[NR-eagl] Layer8(M8)(V) length: 1.926660e+04um, number of vias: 0
[NR-eagl] Total length: 5.472897e+05um, number of vias: 264797
End of congRepair (cpu=0:00:01.3, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=38294 and nets=33315 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1538.082M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.087        0.087      1.005       0.015        0.015      0.999      1.026         0.974
    S->S Wire Len.       um        130.297      130.760      1.004     118.572      118.296      1.000      0.998         1.002
    S->S Wire Res.       Ohm       149.638      150.068      1.003     129.078      129.948      1.000      1.007         0.993
    S->S Wire Res./um    Ohm         1.342        1.279      0.953       0.944        0.791      0.997      0.835         1.189
    Total Wire Len.      um        214.165      216.240      1.010     178.116      180.089      1.000      1.011         0.989
    Trans. Time          ns          0.066        0.066      1.009       0.038        0.039      1.000      1.012         0.988
    Wire Cap.            fF         34.048       34.563      1.015      27.824       28.442      1.000      1.022         0.978
    Wire Cap./um         fF          0.129        0.129      1.001       0.072        0.072      1.000      1.000         0.999
    Wire Delay           ns          0.004        0.004      1.005       0.004        0.005      1.000      1.021         0.979
    Wire Skew            ns          0.001        0.001      1.016       0.001        0.001      0.997      1.031         0.964
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.085        0.085      1.006       0.017        0.017      0.999      1.036         0.965
    S->S Wire Len.       um         66.846       69.029      1.033      56.375       57.530      0.999      1.019         0.979
    S->S Wire Res.       Ohm        84.550       85.887      1.016      62.626       64.663      0.996      1.029         0.965
    S->S Wire Res./um    Ohm         1.517        1.440      0.949       0.481        0.375      0.944      0.736         1.209
    Total Wire Len.      um        260.153      267.175      1.027     121.527      123.338      0.999      1.014         0.984
    Trans. Time          ns          0.077        0.078      1.015       0.015        0.016      0.998      1.036         0.960
    Wire Cap.            fF         42.537       43.751      1.029      19.721       19.849      0.997      1.004         0.991
    Wire Cap./um         fF          0.164        0.164      1.001       0.005        0.002      0.854      0.457         1.593
    Wire Delay           ns          0.004        0.004      1.035       0.004        0.004      0.996      1.059         0.936
    Wire Skew            ns          0.005        0.005      1.022       0.005        0.005      0.998      1.044         0.954
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.094        0.093      0.992      0.007         0.007      0.984      0.975         0.993
    S->S Wire Len.       um         38.102       49.437      1.298     17.542        23.675      0.768      1.036         0.569
    S->S Wire Res.       Ohm        63.388       72.301      1.141     25.275        32.311      0.753      0.963         0.589
    S->S Wire Res./um    Ohm         1.754        1.513      0.863      0.340         0.204      0.757      0.453         1.264
    Total Wire Len.      um        234.720      248.719      1.060     58.582        61.573      0.987      1.037         0.939
    Trans. Time          ns          0.089        0.090      1.007      0.010         0.010      0.989      1.018         0.962
    Wire Cap.            fF         46.110       45.493      0.987     11.625        11.267      0.991      0.960         1.022
    Wire Cap./um         fF          0.196        0.183      0.932      0.008         0.005      0.855      0.488         1.499
    Wire Delay           ns          0.003        0.005      1.472      0.001         0.002      0.571      0.976         0.334
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ------------------------------------------------------------------------
    Route Sink Pin                                            Difference (%)
    ------------------------------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f54/I                            4.762
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f52/I                            3.226
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f6e/I                           -2.308
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17f6d/I        -0.980
    ------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      2.000um        1.599         0.282         0.451
    M3                           544.342um    554.200um        1.599         0.282         0.451
    M4                           526.482um    525.000um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.815%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                    Difference (%)
    ------------------------------------------------------------------------------------------------
    mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A17f0b/I       -160.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f63/I                                                   -50.000
    ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17d96/I                40.000
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f61/I                                                   -33.333
    mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17f13/I                                 29.412
    ------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      16.800um       1.599         0.282         0.451
    M3                            970.195um    1006.200um       1.599         0.282         0.451
    M4                           1111.033um    1114.400um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.214%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/CP       -758.333
    psum_mem_instance/memory0_reg_50_/CP                    -687.500
    ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/CP        -650.000
    psum_mem_instance/memory1_reg_42_/CP                    -611.111
    ofifo_inst/col_idx_3__fifo_instance/q1_reg_6_/CP        -520.000
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route     Res.           Cap.          RC
                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -------------------------------------------------------------------------------------------------
    M1                              0.000um        5.200um       1.787         0.272         0.487
    M2                              0.000um     1430.800um       1.599         0.282         0.451
    M3                           9105.933um    11212.000um       1.599         0.282         0.451
    M4                           9906.370um     7493.800um       1.599         0.282         0.451
    M5                              0.000um        4.400um       1.599         0.282         0.450
    Preferred Layer Adherence     100.000%        92.850%          -             -             -
    -------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_207:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      90            29.600um         90
    M3                   138.102um      90           190.800um         84
    M4                   148.188um     133           102.200um         63
    -------------------------------------------------------------------------
    Totals               286.000um     313           321.000um        237
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.004ns         -             -
    S->WS Trans. Time      0.104ns       0.109ns         -             -
    S->WS Wire Len.       42.500um     112.200um         -             -
    S->WS Wire Res.       70.265Ohm    151.389Ohm        -             -
    Wire Cap.             56.621fF      58.965fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/memory3_reg_31_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_31_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17db4.
    Driver fanout: 89.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_197:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      86            34.000um         86
    M3                   133.167um      86           212.400um         79
    M4                   168.667um     135            86.400um         53
    -------------------------------------------------------------------------
    Totals               301.000um     307           332.000um        218
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.104ns       0.107ns         -             -
    S->WS Wire Len.       33.532um      52.600um         -             -
    S->WS Wire Res.       63.503Ohm     80.509Ohm        -             -
    Wire Cap.             59.989fF      59.870fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_140_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_155_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17d99.
    Driver fanout: 85.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: CTS_203:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      85            24.000um         85
    M3                   132.675um      85           169.800um         81
    M4                   171.093um     124           123.600um         68
    -------------------------------------------------------------------------
    Totals               303.000um     294           316.000um        234
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       49.200um      64.800um         -             -
    S->WS Wire Res.       74.558Ohm     90.790Ohm        -             -
    Wire Cap.             57.889fF      58.139fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/memory5_reg_1_/CP.
    Post-route worst sink: ofifo_inst/col_idx_0__fifo_instance/q5_reg_6_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17d90.
    Driver fanout: 84.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/CTS_43:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      31             6.600um         31
    M3                    71.955um      31            84.200um         30
    M4                    77.100um      42            69.200um         31
    -------------------------------------------------------------------------
    Totals               148.000um     104           159.000um         92
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.       63.255um      80.600um         -             -
    S->WS Wire Res.       89.858Ohm    113.989Ohm        -             -
    Wire Cap.             28.314fF      28.756fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP.
    -------------------------------------------------------------------------
    Driver instance: mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A17f1a.
    Driver fanout: 30.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047       2          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      12          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4989         98%       ER        93         90%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      49          1%        -         6          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      31          1%        -         4          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4769        100%       ER       104         99%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089      -          -          -         1          1%          -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    4100        100%       ER       134        100%        ER         -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
      gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
      wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
      wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=4, worst=[0.004ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.109),trunk(0.102),top(nil), margined worst slew is leaf(0.109),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.413, avg=0.393, sd=0.009], skew [0.053 vs 0.057, 99.1% {0.364, 0.393, 0.413}] (wid=0.031 ws=0.014) (gid=0.388 gs=0.045)
    Clock network insertion delays are now [0.360ns, 0.413ns] average 0.393ns std.dev 0.009ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1676.68 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1676.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=4, worst=[0.004ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=92, i=0, cg=0, l=0, total=92
        cell areas     : b=694.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=694.800um^2
        gate capacitance : top=0.000pF, trunk=0.384pF, leaf=4.695pF, total=5.078pF
        wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
        wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
        sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=4, worst=[0.004ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 93, tested: 93, violation detected: 4, cannot run: 0, attempted: 4, failed: 0, sized: 4
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            4          4
        ------------------------------
        Total           4          4
        ------------------------------
        
        Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 7.920um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=92, i=0, cg=0, l=0, total=92
          cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
          gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.695pF, total=5.083pF
          wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
          wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
          sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
          skew_group clk/CON: insertion delay [min=0.362, max=0.414, avg=0.393, sd=0.009], skew [0.052 vs 0.057, 99.1% {0.364, 0.393, 0.414}] (wid=0.031 ws=0.014) (gid=0.389 gs=0.044)
        Clock network insertion delays are now [0.362ns, 0.414ns] average 0.393ns std.dev 0.009ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:50:21 mem=1665.1M) ***
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.656%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1665.1MB
Summary Report:
Instances move: 0 (out of 22225 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1665.1MB
*** Finished refinePlace (0:50:21 mem=1665.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:50:22 mem=1665.1M) ***
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.181%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1665.1MB
Summary Report:
Instances move: 0 (out of 27333 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1665.1MB
*** Finished refinePlace (0:50:22 mem=1665.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 7 insts, 14 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=38294 and nets=33315 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1544.008M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=92, i=0, cg=0, l=0, total=92
      Rebuilding timing graph   cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.695pF, total=5.083pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        93 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=93)
  Non-clock: 29100 (unrouted=0, trialRouted=29100, noStatus=0, routed=0, fixed=0)
(Not counting 4122 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=92, i=0, cg=0, l=0, total=92
      cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
      gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.695pF, total=5.083pF
      wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
      wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
      sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.362, max=0.414, avg=0.393, sd=0.009], skew [0.052 vs 0.057, 99.1% {0.364, 0.393, 0.414}] (wid=0.031 ws=0.014) (gid=0.389 gs=0.044)
    Clock network insertion delays are now [0.362ns, 0.414ns] average 0.393ns std.dev 0.009ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         92      702.720
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             92      702.720
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3218.600
  Leaf      20146.200
  Total     23364.800
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.388    0.523    0.911
  Leaf     4.695    3.685    8.380
  Total    5.083    4.208    9.290
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5016     4.695     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.102               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.362     0.414     0.052       0.057         0.014           0.012           0.393        0.009     99.1% {0.364, 0.393, 0.414}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.362ns, 0.414ns] average 0.393ns std.dev 0.009ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=92, i=0, cg=0, l=0, total=92
  cell areas     : b=702.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=702.720um^2
  gate capacitance : top=0.000pF, trunk=0.388pF, leaf=4.695pF, total=5.083pF
  wire capacitance : top=0.000pF, trunk=0.523pF, leaf=3.685pF, total=4.208pF
  wire lengths   : top=0.000um, trunk=3218.600um, leaf=20146.200um, total=23364.800um
  sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.102),top(nil), margined worst slew is leaf(0.103),trunk(0.102),top(nil)
  skew_group clk/CON: insertion delay [min=0.362, max=0.414, avg=0.393, sd=0.009], skew [0.052 vs 0.057, 99.1% {0.364, 0.393, 0.414}] (wid=0.031 ws=0.014) (gid=0.389 gs=0.044)
Clock network insertion delays are now [0.362ns, 0.414ns] average 0.393ns std.dev 0.009ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1534.0M, totSessionCpu=0:50:28 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1534.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1534.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1534.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1607.96 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:03.0  mem= 1608.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:50:33 mem=1608.0M)
** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1608.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1608.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.603  |
|           TNS (ns):|-500.601 |
|    Violating Paths:|  1131   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.374%
       (98.511% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1608.0M
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1548.6M, totSessionCpu=0:50:33 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27333

Instance distribution across the VT partitions:

 LVT : inst = 12598 (46.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 12598 (46.1%)

 HVT : inst = 14735 (53.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 14735 (53.9%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1548.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1548.6M) ***
*** Starting optimizing excluded clock nets MEM= 1548.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1548.6M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.603
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -500.599 Density 98.51
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.603|   -0.603|-499.780| -500.599|    98.51%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.603|   -0.603|-499.119| -499.939|    98.51%|   0:00:03.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -0.603|   -0.603|-499.119| -499.939|    98.51%|   0:00:02.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
|  -0.603|   -0.603|-499.119| -499.939|    98.50%|   0:00:01.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -0.603|   -0.603|-499.053| -499.873|    98.50%|   0:00:01.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
|  -0.603|   -0.603|-498.983| -499.803|    98.50%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_6_/D    |
|  -0.603|   -0.603|-498.983| -499.803|    98.50%|   0:00:01.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
|  -0.603|   -0.603|-498.883| -499.703|    98.50%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
|  -0.603|   -0.603|-498.881| -499.701|    98.50%|   0:00:00.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D    |
|  -0.603|   -0.603|-498.877| -499.697|    98.50%|   0:00:01.0| 1770.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D    |
|  -0.603|   -0.603|-498.877| -499.697|    98.50%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.0 real=0:00:09.0 mem=1789.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.1 real=0:00:09.0 mem=1789.8M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -499.697 Density 98.50
*** Starting refinePlace (0:50:52 mem=1805.8M) ***
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.424%
Density distribution unevenness ratio = 0.420%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1805.8MB
Summary Report:
Instances move: 0 (out of 27241 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.561e+05 (2.028e+05 2.532e+05) (ext = 3.987e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1805.8MB
*** Finished refinePlace (0:50:53 mem=1805.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1805.8M)


Density : 0.9850
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1805.8M) ***
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -499.697 Density 98.50
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 93 constrained nets 
Layer 7 has 256 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=1805.8M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 93 clock nets excluded from IPO operation.
*info: 93 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -499.697 Density 98.50
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.603|   -0.603|-498.877| -499.697|    98.50%|   0:00:00.0| 1746.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
|  -0.592|   -0.592|-497.978| -498.797|    98.50%|   0:00:03.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
|  -0.588|   -0.588|-497.161| -497.980|    98.49%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.588|   -0.588|-497.119| -497.938|    98.49%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/D   |
|  -0.582|   -0.582|-496.383| -497.203|    98.49%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.582|   -0.582|-495.642| -496.461|    98.49%|   0:00:05.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.579|   -0.579|-495.500| -496.320|    98.50%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.579|   -0.579|-495.302| -496.121|    98.49%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.577|   -0.577|-495.141| -495.960|    98.49%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.576|   -0.576|-494.858| -495.677|    98.49%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D   |
|  -0.576|   -0.576|-494.751| -495.570|    98.49%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_/D   |
|  -0.574|   -0.574|-494.643| -495.463|    98.49%|   0:00:00.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.574|   -0.574|-494.107| -494.927|    98.49%|   0:00:02.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.573|   -0.573|-494.039| -494.858|    98.49%|   0:00:01.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
|  -0.573|   -0.573|-494.032| -494.852|    98.49%|   0:00:04.0| 1748.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -179.637 } { -0.182 } { 1316 } { 7014 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 36 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.413|   -0.462|-416.073| -427.782|    98.49%|   0:00:15.0| 1773.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -0.412|   -0.462|-415.466| -427.174|    98.49%|   0:00:03.0| 1773.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -0.411|   -0.462|-415.394| -427.102|    98.49%|   0:00:00.0| 1773.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
|  -0.411|   -0.462|-415.381| -427.090|    98.49%|   0:00:00.0| 1773.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 28 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.295|   -0.577|-376.647| -407.013|    98.48%|   0:00:11.0| 1771.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.295|   -0.577|-376.647| -407.013|    98.48%|   0:00:01.0| 1771.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -0.295|   -0.577|-376.647| -407.013|    98.48%|   0:00:00.0| 1771.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.3 real=0:00:56.0 mem=1771.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.577|   -0.577| -30.366| -407.013|    98.48%|   0:00:00.0| 1771.3M|   WC_VIEW|  default| out[27]                                            |
|  -0.497|   -0.497| -30.203| -406.850|    98.48%|   0:00:00.0| 1771.3M|   WC_VIEW|  default| out[27]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1771.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.6 real=0:00:56.0 mem=1771.3M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -406.850 Density 98.48
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.497  TNS Slack -406.850 Density 98.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.48%|        -|  -0.497|-406.850|   0:00:00.0| 1771.3M|
|    98.40%|       55|  -0.497|-406.516|   0:00:02.0| 1771.3M|
|    97.62%|     1069|  -0.497|-407.591|   0:00:10.0| 1771.3M|
|    97.61%|       13|  -0.497|-407.556|   0:00:01.0| 1771.3M|
|    97.61%|        1|  -0.497|-407.556|   0:00:00.0| 1771.3M|
|    97.61%|        1|  -0.497|-407.556|   0:00:00.0| 1771.3M|
|    97.61%|        0|  -0.497|-407.556|   0:00:00.0| 1771.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.497  TNS Slack -407.556 Density 97.61
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 157 constrained nets 
Layer 7 has 227 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.7) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1767.29M, totSessionCpu=0:52:06).
*** Starting refinePlace (0:52:06 mem=1783.3M) ***
Total net bbox length = 4.581e+05 (2.041e+05 2.541e+05) (ext = 3.987e+04)
Density distribution unevenness ratio = 0.659%
Density distribution unevenness ratio = 2.259%
Move report: Timing Driven Placement moves 37600 insts, mean move: 3.45 um, max move: 63.80 um
	Max move on inst (FE_USKC1551_CTS_203): (57.40, 339.40) --> (94.20, 312.40)
	Runtime: CPU: 0:00:11.6 REAL: 0:00:12.0 MEM: 1806.4MB
Density distribution unevenness ratio = 2.267%
Move report: Detail placement moves 33742 insts, mean move: 2.22 um, max move: 48.40 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1013_0): (95.60, 226.00) --> (104.40, 186.40)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1806.4MB
Summary Report:
Instances move: 26883 (out of 27245 movable)
Mean displacement: 4.19 um
Max displacement: 67.80 um (Instance: FE_USKC1551_CTS_203) (57.4, 339.4) -> (98.2, 312.4)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Total net bbox length = 4.927e+05 (2.334e+05 2.592e+05) (ext = 3.973e+04)
Runtime: CPU: 0:00:12.7 REAL: 0:00:13.0 MEM: 1806.4MB
*** Finished refinePlace (0:52:19 mem=1806.4M) ***
Finished re-routing un-routed nets (0:00:00.1 1806.4M)


Density : 0.9791
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.0 real=0:00:14.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.497 TNS Slack -454.905 Density 97.91
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.446|   -0.497|-424.911| -454.905|    97.91%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.430|   -0.497|-423.440| -453.434|    97.91%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.417|   -0.497|-423.267| -453.262|    97.91%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.410|   -0.497|-422.616| -452.611|    97.91%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_18_/D   |
|  -0.406|   -0.497|-422.164| -452.159|    97.92%|   0:00:01.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.405|   -0.497|-421.883| -451.878|    97.92%|   0:00:00.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.398|   -0.497|-421.015| -451.010|    97.92%|   0:00:01.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
|  -0.393|   -0.497|-420.750| -450.745|    97.92%|   0:00:01.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.393|   -0.497|-418.206| -448.201|    97.92%|   0:00:00.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
|  -0.391|   -0.497|-418.154| -448.149|    97.92%|   0:00:01.0| 1803.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 28 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.323|   -0.497|-405.214| -445.788|    97.90%|   0:00:08.0| 1801.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_39_/E                                           |
|  -0.320|   -0.497|-405.001| -445.576|    97.88%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.316|   -0.561|-390.924| -434.086|    97.80%|   0:00:09.0| 1801.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
|  -0.316|   -0.561|-390.754| -433.915|    97.80%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
|  -0.316|   -0.561|-390.754| -433.915|    97.80%|   0:00:00.0| 1801.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:23.0 mem=1801.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.561|   -0.561| -43.161| -433.915|    97.80%|   0:00:00.0| 1801.1M|   WC_VIEW|  default| out[60]                                            |
|  -0.561|   -0.561| -43.161| -433.915|    97.80%|   0:00:00.0| 1801.1M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1801.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.8 real=0:00:23.0 mem=1801.1M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -433.915 Density 97.80
*** Starting refinePlace (0:52:44 mem=1801.1M) ***
Total net bbox length = 4.948e+05 (2.340e+05 2.608e+05) (ext = 3.973e+04)
Density distribution unevenness ratio = 1.222%
Density distribution unevenness ratio = 2.280%
Move report: Timing Driven Placement moves 37293 insts, mean move: 3.17 um, max move: 64.40 um
	Max move on inst (FE_USKC1599_CTS_233): (383.20, 294.40) --> (376.40, 236.80)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:12.0 MEM: 1817.0MB
Density distribution unevenness ratio = 2.287%
Move report: Detail placement moves 34140 insts, mean move: 2.49 um, max move: 52.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U106): (218.80, 229.60) --> (220.80, 179.20)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1817.0MB
Summary Report:
Instances move: 26727 (out of 27290 movable)
Mean displacement: 3.78 um
Max displacement: 82.60 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1136_0) (320, 260.2) -> (311.2, 186.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.663e+05 (2.069e+05 2.594e+05) (ext = 3.966e+04)
Runtime: CPU: 0:00:14.8 REAL: 0:00:15.0 MEM: 1817.0MB
*** Finished refinePlace (0:52:59 mem=1817.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1817.0M)


Density : 0.9794
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.3 real=0:00:16.0 mem=1817.0M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -442.023 Density 97.94
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.374|   -0.561|-398.862| -442.023|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
|  -0.357|   -0.561|-397.227| -440.388|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
|  -0.350|   -0.561|-396.397| -439.558|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
|  -0.341|   -0.561|-396.113| -439.275|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D   |
|  -0.336|   -0.561|-395.053| -438.214|    97.94%|   0:00:01.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.336|   -0.561|-395.053| -438.214|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1817.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.561|   -0.561| -43.161| -438.214|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  default| out[60]                                            |
|  -0.561|   -0.561| -43.161| -438.214|    97.94%|   0:00:00.0| 1817.0M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1817.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=1817.0M) ***
*** Starting refinePlace (0:53:02 mem=1817.0M) ***
Total net bbox length = 4.663e+05 (2.069e+05 2.594e+05) (ext = 3.966e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1817.0MB
Summary Report:
Instances move: 0 (out of 27290 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.663e+05 (2.069e+05 2.594e+05) (ext = 3.966e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1817.0MB
*** Finished refinePlace (0:53:03 mem=1817.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1817.0M)


Density : 0.9794
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1817.0M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -438.476 Density 97.94
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:06 real=0:02:05 mem=1817.0M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
*info: 202 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -438.476 Density 97.94
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.336|   -0.561|-395.315| -438.476|    97.94%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.329|   -0.561|-393.859| -437.020|    97.94%|   0:00:02.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.329|   -0.561|-393.659| -436.820|    97.94%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.329|   -0.561|-393.237| -436.398|    97.94%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -0.329|   -0.561|-389.156| -432.318|    97.94%|   0:00:03.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.329|   -0.561|-388.971| -432.132|    97.94%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
|  -0.329|   -0.561|-388.832| -431.994|    97.89%|   0:00:05.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.329|   -0.561|-384.409| -427.570|    97.88%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.329|   -0.561|-382.040| -425.201|    97.84%|   0:00:05.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -0.329|   -0.561|-381.837| -424.998|    97.84%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_11_/D   |
|  -0.329|   -0.561|-381.700| -424.861|    97.81%|   0:00:03.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
|  -0.329|   -0.561|-381.659| -424.820|    97.81%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
|  -0.329|   -0.561|-381.345| -424.506|    97.75%|   0:00:02.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/E                                           |
|  -0.329|   -0.561|-381.312| -424.473|    97.75%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/E                                           |
|  -0.329|   -0.561|-380.918| -424.080|    97.74%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_23_/E                                           |
|  -0.329|   -0.561|-381.136| -424.297|    97.64%|   0:00:07.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/E                                         |
|  -0.329|   -0.561|-378.339| -421.500|    97.63%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_4_/E                                          |
|  -0.329|   -0.561|-378.058| -421.220|    97.61%|   0:00:02.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_31_/E                                         |
|  -0.329|   -0.561|-377.997| -421.159|    97.61%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_31_/E                                         |
|  -0.329|   -0.561|-373.485| -416.646|    97.59%|   0:00:02.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.329|   -0.561|-373.354| -416.515|    97.59%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.329|   -0.561|-373.121| -416.282|    97.57%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.329|   -0.561|-373.083| -416.244|    97.57%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.329|   -0.561|-372.964| -416.125|    97.57%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/E                                           |
|  -0.329|   -0.561|-372.946| -416.107|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/E                                           |
|  -0.329|   -0.561|-372.865| -416.026|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/E                                           |
|  -0.329|   -0.561|-372.159| -415.320|    97.56%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -0.329|   -0.561|-372.139| -415.300|    97.56%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_30_/D                                         |
|  -0.329|   -0.561|-371.867| -415.028|    97.56%|   0:00:02.0| 1778.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
|  -0.329|   -0.561|-371.150| -414.311|    97.56%|   0:00:01.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_16_/E                                           |
|  -0.329|   -0.561|-370.868| -414.030|    97.56%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_16_/E                                           |
|  -0.329|   -0.561|-370.066| -413.228|    97.56%|   0:00:00.0| 1778.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_0_/E                                            |
|  -0.329|   -0.561|-369.805| -412.966|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_16_/D                                           |
|  -0.329|   -0.561|-369.746| -412.908|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.329|   -0.561|-369.615| -412.776|    97.56%|   0:00:02.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.329|   -0.561|-369.592| -412.753|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.329|   -0.561|-369.586| -412.747|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_58_/D                                           |
|  -0.329|   -0.561|-369.336| -412.498|    97.56%|   0:00:02.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
|  -0.329|   -0.561|-369.083| -412.244|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_75_/D                |
|  -0.329|   -0.561|-369.027| -412.189|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_75_/D                |
|  -0.329|   -0.561|-369.016| -412.177|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
|  -0.329|   -0.561|-368.994| -412.155|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_51_/D                                           |
|  -0.329|   -0.561|-368.858| -412.019|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory5_reg_74_/D                |
|  -0.329|   -0.561|-368.742| -411.903|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory5_reg_74_/D                |
|  -0.329|   -0.561|-368.309| -411.471|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|  -0.329|   -0.561|-368.199| -411.360|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
|  -0.329|   -0.561|-367.991| -411.152|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.329|   -0.561|-367.953| -411.115|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.329|   -0.561|-367.952| -411.113|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
|  -0.329|   -0.561|-367.701| -410.862|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.329|   -0.561|-367.696| -410.857|    97.56%|   0:00:00.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_14_/D   |
|  -0.329|   -0.561|-367.519| -410.681|    97.56%|   0:00:03.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
|  -0.329|   -0.561|-367.511| -410.672|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_40_/D                |
|  -0.329|   -0.561|-367.511| -410.672|    97.56%|   0:00:01.0| 1797.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:58.9 real=0:00:59.0 mem=1797.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.9 real=0:00:59.0 mem=1797.2M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -410.672 Density 97.56
*** Starting refinePlace (0:54:07 mem=1813.2M) ***
Total net bbox length = 4.665e+05 (2.070e+05 2.594e+05) (ext = 3.966e+04)
Density distribution unevenness ratio = 1.273%
Density distribution unevenness ratio = 2.353%
Move report: Timing Driven Placement moves 37195 insts, mean move: 3.11 um, max move: 60.40 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U392): (233.20, 182.80) --> (226.80, 236.80)
	Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 1816.0MB
Density distribution unevenness ratio = 2.359%
Move report: Detail placement moves 33600 insts, mean move: 2.31 um, max move: 46.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7434_0): (268.20, 235.00) --> (271.20, 191.80)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1816.0MB
Summary Report:
Instances move: 26636 (out of 27284 movable)
Mean displacement: 3.56 um
Max displacement: 104.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U392) (233.2, 182.8) -> (219, 272.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.614e+05 (2.056e+05 2.559e+05) (ext = 3.960e+04)
Runtime: CPU: 0:00:13.8 REAL: 0:00:14.0 MEM: 1816.0MB
*** Finished refinePlace (0:54:21 mem=1816.0M) ***
Finished re-routing un-routed nets (0:00:00.1 1816.0M)


Density : 0.9756
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.5 real=0:00:16.0 mem=1816.0M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -415.208 Density 97.56
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.390|   -0.561|-372.035| -415.208|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.368|   -0.561|-369.817| -412.990|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.364|   -0.561|-369.308| -412.481|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.362|   -0.561|-369.070| -412.243|    97.56%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.355|   -0.561|-368.379| -411.552|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.352|   -0.561|-368.354| -411.527|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.352|   -0.561|-368.308| -411.481|    97.56%|   0:00:01.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.352|   -0.561|-368.308| -411.481|    97.56%|   0:00:00.0| 1816.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1816.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1816.0M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -411.481 Density 97.56
*** Starting refinePlace (0:54:25 mem=1816.0M) ***
Total net bbox length = 4.614e+05 (2.056e+05 2.559e+05) (ext = 3.960e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1816.0MB
Summary Report:
Instances move: 0 (out of 27284 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.614e+05 (2.056e+05 2.559e+05) (ext = 3.960e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1816.0MB
*** Finished refinePlace (0:54:25 mem=1816.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1816.0M)


Density : 0.9756
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1816.0M) ***
** GigaOpt Optimizer WNS Slack -0.561 TNS Slack -411.481 Density 97.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 236 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:18 real=0:01:18 mem=1816.0M) ***

End: GigaOpt Optimization in TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 93  numPreroutedWires = 14924
[NR-eagl] Read numTotalNets=29234  numIgnoredNets=93
[NR-eagl] There are 109 clock nets ( 109 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 29032 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 109 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 236 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.03% V. EstWL: 3.081240e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 109 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 6.822000e+02um
[NR-eagl] 
[NR-eagl] Layer group 3: route 28796 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.10% V. EstWL: 4.795056e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 5.200000e+00um, number of vias: 99843
[NR-eagl] Layer2(M2)(V) length: 1.545083e+05um, number of vias: 129637
[NR-eagl] Layer3(M3)(H) length: 1.853238e+05um, number of vias: 18457
[NR-eagl] Layer4(M4)(V) length: 1.026289e+05um, number of vias: 7661
[NR-eagl] Layer5(M5)(H) length: 5.009284e+04um, number of vias: 4480
[NR-eagl] Layer6(M6)(V) length: 2.622819e+04um, number of vias: 2760
[NR-eagl] Layer7(M7)(H) length: 1.402640e+04um, number of vias: 3304
[NR-eagl] Layer8(M8)(V) length: 1.746600e+04um, number of vias: 0
[NR-eagl] Total length: 5.502796e+05um, number of vias: 266142
[NR-eagl] End Peak syMemory usage = 1628.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
Extraction called for design 'core' of instances=38335 and nets=29336 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1623.941M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1714.84 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1714.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5   |    11   |     2   |      2  |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  97.56  |            |           |
|     5   |    11   |     2   |      2  |     0   |     0   |     0   |     0   | -0.54 |          0|          0|          0|  97.56  |   0:00:00.0|    1791.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1791.2M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.373 -> -0.398 (bump = 0.025)
Begin: GigaOpt postEco optimization
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
*info: 202 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -428.335 Density 97.56
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.383|   -0.536|-389.547| -428.335|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.381|   -0.536|-389.165| -427.953|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1806.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.536|   -0.536| -38.788| -427.953|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
|  -0.536|   -0.536| -38.788| -427.953|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1806.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -427.953 Density 97.56
*** Starting refinePlace (0:54:43 mem=1806.4M) ***
Total net bbox length = 4.614e+05 (2.056e+05 2.559e+05) (ext = 3.960e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1806.4MB
Summary Report:
Instances move: 0 (out of 27284 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.614e+05 (2.056e+05 2.559e+05) (ext = 3.960e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1806.4MB
*** Finished refinePlace (0:54:43 mem=1806.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1806.4M)


Density : 0.9756
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -427.953 Density 97.56
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=1806.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.373 -> -0.396 (bump = 0.023)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -411.381 -> -427.853
Begin: GigaOpt TNS recovery
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
*info: 202 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -427.953 Density 97.56
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.381|   -0.536|-389.165| -427.953|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.380|   -0.536|-388.548| -427.336|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
|  -0.380|   -0.536|-388.477| -427.265|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D   |
|  -0.380|   -0.536|-387.951| -426.739|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_12_/D   |
|  -0.380|   -0.536|-387.804| -426.593|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_12_/D   |
|  -0.380|   -0.536|-387.791| -426.579|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
|  -0.380|   -0.536|-386.435| -425.224|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
|  -0.380|   -0.536|-383.716| -422.505|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/E                                         |
|  -0.380|   -0.536|-374.386| -413.174|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/E                                         |
|  -0.380|   -0.536|-374.371| -413.160|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_27_/E                                         |
|  -0.380|   -0.536|-374.240| -413.029|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_37_/E                                           |
|  -0.380|   -0.536|-373.949| -412.737|    97.56%|   0:00:02.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_45_/D                                           |
|  -0.380|   -0.536|-373.849| -412.638|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_24_/E                                           |
|  -0.380|   -0.536|-369.266| -408.054|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_21_/E                                         |
|  -0.380|   -0.536|-367.746| -406.534|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_17_/D   |
|  -0.380|   -0.536|-366.784| -405.572|    97.56%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
|  -0.380|   -0.536|-366.768| -405.556|    97.56%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_33_/E                                         |
|  -0.380|   -0.536|-366.501| -405.289|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
|  -0.380|   -0.536|-366.480| -405.268|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D   |
|  -0.380|   -0.536|-366.404| -405.193|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_26_/E                                           |
|  -0.380|   -0.536|-366.138| -404.926|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_13_/D                                           |
|  -0.380|   -0.536|-366.046| -404.834|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
|  -0.380|   -0.536|-365.254| -404.042|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D   |
|  -0.380|   -0.536|-365.076| -403.864|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.380|   -0.536|-365.023| -403.811|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -0.380|   -0.536|-364.959| -403.747|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_74_/D                |
|  -0.380|   -0.536|-364.952| -403.741|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_/D    |
|  -0.380|   -0.536|-364.804| -403.593|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
|  -0.380|   -0.536|-364.764| -403.553|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
|  -0.380|   -0.536|-364.748| -403.536|    97.57%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
|  -0.381|   -0.536|-364.748| -403.536|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.8 real=0:00:17.0 mem=1806.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.536|   -0.536| -38.788| -403.536|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
|  -0.536|   -0.536| -38.326| -403.073|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[91]                                            |
|  -0.536|   -0.536| -38.259| -403.007|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[150]                                           |
|  -0.536|   -0.536| -38.119| -402.866|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[23]                                            |
|  -0.536|   -0.536| -38.093| -402.840|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[145]                                           |
|  -0.536|   -0.536| -37.815| -402.562|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[37]                                            |
|  -0.536|   -0.536| -37.777| -402.525|    97.57%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[33]                                            |
|  -0.536|   -0.536| -37.750| -402.497|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[64]                                            |
|  -0.536|   -0.536| -37.652| -402.400|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[31]                                            |
|  -0.536|   -0.536| -37.289| -402.037|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[13]                                            |
|  -0.536|   -0.536| -37.200| -401.948|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[15]                                            |
|  -0.536|   -0.536| -36.945| -401.693|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[9]                                             |
|  -0.536|   -0.536| -36.879| -401.627|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[49]                                            |
|  -0.536|   -0.536| -36.805| -401.552|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[52]                                            |
|  -0.536|   -0.536| -36.777| -401.525|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[53]                                            |
|  -0.536|   -0.536| -36.727| -401.475|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[59]                                            |
|  -0.536|   -0.536| -36.645| -401.393|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[109]                                           |
|  -0.536|   -0.536| -36.525| -401.273|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[39]                                            |
|  -0.536|   -0.536| -36.444| -401.191|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[153]                                           |
|  -0.536|   -0.536| -36.420| -401.168|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[114]                                           |
|  -0.536|   -0.536| -36.420| -401.168|    97.58%|   0:00:01.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1806.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.4 real=0:00:18.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -401.168 Density 97.58
*** Starting refinePlace (0:55:05 mem=1806.4M) ***
Total net bbox length = 4.616e+05 (2.057e+05 2.559e+05) (ext = 4.015e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1806.4MB
Summary Report:
Instances move: 0 (out of 27282 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.616e+05 (2.057e+05 2.559e+05) (ext = 4.015e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1806.4MB
*** Finished refinePlace (0:55:05 mem=1806.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1806.4M)


Density : 0.9758
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -401.179 Density 97.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:18.9 real=0:00:19.0 mem=1806.4M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.154%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
*info: 202 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
*info: 93 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -401.179 Density 97.58
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.381|   -0.536|-364.759| -401.179|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
|  -0.380|   -0.536|-364.620| -401.040|    97.58%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_/D   |
|  -0.380|   -0.536|-364.620| -401.040|    97.58%|   0:00:01.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
|  -0.380|   -0.536|-364.159| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
|  -0.380|   -0.536|-364.159| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
|  -0.381|   -0.536|-364.159| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1806.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.536|   -0.536| -36.420| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
|  -0.536|   -0.536| -36.420| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[62]                                            |
|  -0.536|   -0.536| -36.420| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[39]                                            |
|  -0.536|   -0.536| -36.420| -400.579|    97.58%|   0:00:00.0| 1806.4M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1806.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=1806.4M) ***
** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -400.579 Density 97.58
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=1806.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:04:44, real = 0:04:44, mem = 1642.6M, totSessionCpu=0:55:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1642.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1642.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1650.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1650.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.536  | -0.381  | -0.536  |
|           TNS (ns):|-400.577 |-364.157 | -36.420 |
|    Violating Paths:|  2150   |  1990   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.448%
       (97.585% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1650.6M
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.36MB/1358.36MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.36MB/1358.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1358.36MB/1358.36MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT)
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 10%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 20%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 30%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 40%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 50%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 60%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 70%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 80%
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT): 90%

Finished Levelizing
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT)

Starting Activity Propagation
2025-Mar-21 22:38:46 (2025-Mar-22 05:38:46 GMT)
2025-Mar-21 22:38:47 (2025-Mar-22 05:38:47 GMT): 10%
2025-Mar-21 22:38:47 (2025-Mar-22 05:38:47 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:38:47 (2025-Mar-22 05:38:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1359.17MB/1359.17MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:38:47 (2025-Mar-22 05:38:47 GMT)
 ... Calculating switching power
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 10%
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 20%
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 30%
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 40%
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:38:48 (2025-Mar-22 05:38:48 GMT): 60%
2025-Mar-21 22:38:49 (2025-Mar-22 05:38:49 GMT): 70%
2025-Mar-21 22:38:50 (2025-Mar-22 05:38:50 GMT): 80%
2025-Mar-21 22:38:50 (2025-Mar-22 05:38:50 GMT): 90%

Finished Calculating power
2025-Mar-21 22:38:51 (2025-Mar-22 05:38:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1359.17MB/1359.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1359.17MB/1359.17MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1359.17MB/1359.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:38:51 (2025-Mar-22 05:38:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.66406206 	   65.5194%
Total Switching Power:      41.16455298 	   33.4359%
Total Leakage Power:         1.28622690 	    1.0447%
Total Power:               123.11484188
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.48       3.347      0.3071       47.14       38.29
Macro                                  0           0     0.05571     0.05571     0.04525
IO                                     0           0           0           0           0
Combinational                      32.93       30.14      0.8946       63.97       51.96
Clock (Combinational)              4.245       7.678     0.02876       11.95       9.708
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.66       41.16       1.286       123.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.66       41.16       1.286       123.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.245       7.678     0.02876       11.95       9.708
-----------------------------------------------------------------------------------------
Total                              4.245       7.678     0.02876       11.95       9.708
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_21 (CKBD16): 	    0.1543
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	2.05526e-10 F
* 		Total instances in design: 38333
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10961
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1359.68MB/1359.68MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.536  TNS Slack -400.579 Density 97.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.58%|        -|  -0.536|-400.579|   0:00:00.0| 1799.4M|
|    97.58%|        0|  -0.536|-400.579|   0:00:04.0| 1799.4M|
|    97.58%|        0|  -0.536|-400.579|   0:00:10.0| 1799.4M|
|    97.46%|      129|  -0.536|-395.174|   0:00:26.0| 1791.7M|
|    97.45%|        5|  -0.536|-394.641|   0:00:01.0| 1791.7M|
|    97.26%|     1214|  -0.536|-392.597|   0:00:11.0| 1794.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.536  TNS Slack -392.597 Density 97.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:53.0) (real = 0:00:53.0) **
Executing incremental physical updates
*** Starting refinePlace (0:56:12 mem=1760.0M) ***
Total net bbox length = 4.583e+05 (2.057e+05 2.526e+05) (ext = 4.016e+04)
Density distribution unevenness ratio = 1.299%
Density distribution unevenness ratio = 2.116%
Move report: Timing Driven Placement moves 36586 insts, mean move: 2.72 um, max move: 48.20 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U464): (207.60, 269.20) --> (223.40, 236.80)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:10.0 MEM: 1760.0MB
Density distribution unevenness ratio = 2.121%
Move report: Detail placement moves 31940 insts, mean move: 1.56 um, max move: 35.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U477): (224.20, 227.80) --> (228.60, 197.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1760.0MB
Summary Report:
Instances move: 26376 (out of 27104 movable)
Mean displacement: 3.09 um
Max displacement: 67.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9886_0) (269.4, 195.4) -> (266.8, 260.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.725e+05 (2.267e+05 2.458e+05) (ext = 4.010e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:11.0 MEM: 1760.0MB
*** Finished refinePlace (0:56:24 mem=1760.0M) ***
Checking setup slack degradation ...
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.536|   -0.536|-392.597| -392.597|    97.26%|   0:00:00.0| 1794.3M|   WC_VIEW|  default| out[60]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1794.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1794.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.13MB/1437.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.13MB/1437.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.13MB/1437.13MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT)
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 10%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 20%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 30%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 40%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 50%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 60%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 70%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 80%
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 90%

Finished Levelizing
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT)

Starting Activity Propagation
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT)
2025-Mar-21 22:40:02 (2025-Mar-22 05:40:02 GMT): 10%
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1437.55MB/1437.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT)
 ... Calculating switching power
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 10%
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 20%
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 30%
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 40%
2025-Mar-21 22:40:03 (2025-Mar-22 05:40:03 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:40:04 (2025-Mar-22 05:40:04 GMT): 60%
2025-Mar-21 22:40:05 (2025-Mar-22 05:40:05 GMT): 70%
2025-Mar-21 22:40:05 (2025-Mar-22 05:40:05 GMT): 80%
2025-Mar-21 22:40:06 (2025-Mar-22 05:40:06 GMT): 90%

Finished Calculating power
2025-Mar-21 22:40:06 (2025-Mar-22 05:40:06 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1437.55MB/1437.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1437.55MB/1437.55MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1437.55MB/1437.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:40:06 (2025-Mar-22 05:40:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.45619317 	   65.6717%
Total Switching Power:      40.78201687 	   33.2880%
Total Leakage Power:         1.27449987 	    1.0403%
Total Power:               122.51270982
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.49        3.33      0.3071       47.13       38.47
Macro                                  0           0     0.05571     0.05571     0.04547
IO                                     0           0           0           0           0
Combinational                      32.72       29.77      0.8829       63.38       51.73
Clock (Combinational)              4.245       7.678     0.02876       11.95       9.756
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.46       40.78       1.274       122.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.46       40.78       1.274       122.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.245       7.678     0.02876       11.95       9.756
-----------------------------------------------------------------------------------------
Total                              4.245       7.678     0.02876       11.95       9.756
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_21 (CKBD16): 	    0.1543
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	2.03644e-10 F
* 		Total instances in design: 38155
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10961
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1437.55MB/1437.55MB)

*** Finished Leakage Power Optimization (cpu=0:01:15, real=0:01:15, mem=1642.88M, totSessionCpu=0:56:34).
Extraction called for design 'core' of instances=38155 and nets=29156 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1624.270M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1702.27 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 1702.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.23MB/1375.23MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.56MB/1375.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1375.56MB/1375.56MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-21 22:40:13 (2025-Mar-22 05:40:13 GMT)
2025-Mar-21 22:40:13 (2025-Mar-22 05:40:13 GMT): 10%
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT): 20%

Finished Activity Propagation
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1376.08MB/1376.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT)
 ... Calculating switching power
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT): 10%
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT): 20%
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT): 30%
2025-Mar-21 22:40:14 (2025-Mar-22 05:40:14 GMT): 40%
2025-Mar-21 22:40:15 (2025-Mar-22 05:40:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 22:40:15 (2025-Mar-22 05:40:15 GMT): 60%
2025-Mar-21 22:40:16 (2025-Mar-22 05:40:16 GMT): 70%
2025-Mar-21 22:40:16 (2025-Mar-22 05:40:16 GMT): 80%
2025-Mar-21 22:40:17 (2025-Mar-22 05:40:17 GMT): 90%

Finished Calculating power
2025-Mar-21 22:40:17 (2025-Mar-22 05:40:17 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1376.08MB/1376.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1376.08MB/1376.08MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1376.08MB/1376.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 22:40:17 (2025-Mar-22 05:40:17 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.45601022 	   65.6717%
Total Switching Power:      40.78201687 	   33.2880%
Total Leakage Power:         1.27449987 	    1.0403%
Total Power:               122.51252688
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.49        3.33      0.3071       47.13       38.47
Macro                                  0           0     0.05571     0.05571     0.04547
IO                                     0           0           0           0           0
Combinational                      32.72       29.77      0.8829       63.38       51.73
Clock (Combinational)              4.245       7.678     0.02876       11.95       9.756
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.46       40.78       1.274       122.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.46       40.78       1.274       122.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.245       7.678     0.02876       11.95       9.756
-----------------------------------------------------------------------------------------
Total                              4.245       7.678     0.02876       11.95       9.756
-----------------------------------------------------------------------------------------
Total leakage power = 1.2745 mW
Cell usage statistics:  
Library tcbn65gpluswc , 38155 cells ( 100.000000%) , 1.2745 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1376.77MB/1376.77MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:17, real = 0:06:17, mem = 1642.9M, totSessionCpu=0:56:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=1642.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1642.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1652.9M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1644.9M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1644.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.536  | -0.353  | -0.536  |
|           TNS (ns):|-392.369 |-355.916 | -36.453 |
|    Violating Paths:|  2136   |  1976   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.128%
       (97.264% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1644.9M
**optDesign ... cpu = 0:06:19, real = 0:06:19, mem = 1642.9M, totSessionCpu=0:56:47 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:08:12, real = 0:08:11, mem = 1579.5M, totSessionCpu=0:56:47 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1585.5M, totSessionCpu=0:56:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1585.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:56:49 mem=1585.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:00:11.5 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:11.6 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [51224 node(s), 78043 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:00:13.4 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:08.2 real=0:00:09.0 totSessionCpu=0:56:58 mem=1585.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1585.5M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1593.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1593.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1593.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1593.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.536  | -0.353  | -0.536  |
|           TNS (ns):|-392.369 |-355.916 | -36.453 |
|    Violating Paths:|  2136   |  1976   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.375  | -0.150  | -0.375  |
|           TNS (ns):|-493.244 | -9.106  |-485.561 |
|    Violating Paths:|  2542   |   215   |  2362   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.128%
       (97.264% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1588.5M, totSessionCpu=0:57:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 93 nets with fixed/cover wires excluded.
Info: 202 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=0:57:02 mem=1797.7M density=97.264% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3751
      TNS :    -493.2435
      #VP :         2542
  Density :      97.264%
------------------------------------------------------------------------------------------
 cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:57:02 mem=1797.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3751
      TNS :    -493.2435
      #VP :         2542
  Density :      97.264%
------------------------------------------------------------------------------------------
 cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:57:02 mem=1797.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:57:02 mem=1797.7M density=97.264% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2264 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=0:57:02 mem=1797.7M density=97.264%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1643.0M, totSessionCpu=0:57:03 **
** Profile ** Start :  cpu=0:00:00.0, mem=1643.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1643.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:18.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-6:0-3.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1653.0M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1645.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1645.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.536  | -0.353  | -0.536  |
|           TNS (ns):|-392.369 |-355.916 | -36.453 |
|    Violating Paths:|  2136   |  1976   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.375  | -0.150  | -0.375  |
|           TNS (ns):|-493.244 | -9.106  |-485.561 |
|    Violating Paths:|  2542   |   215   |  2362   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.128%
       (97.264% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1645.0M
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1643.0M, totSessionCpu=0:57:11 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign Step4_postClock.enc
Writing Netlist "Step4_postClock.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.30564 in Step4_postClock.enc.dat/scheduling_file.cts
Saving preference file Step4_postClock.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1000 markers are saved ...
... 1000 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1643.0M) ***
Saving DEF file ...
Saving rc congestion map Step4_postClock.enc.dat/core.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design Step4_postClock.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1305.81 (MB), peak = 1464.90 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1585.2M, init mem=1585.2M)
*info: Placed = 38155          (Fixed = 90)
*info: Unplaced = 0           
Placement Density:97.26%(141932/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1585.2M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (93) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1585.2M) ***
#Start route 202 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 22:56:08 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_86_ connects to NET CTS_236 at location ( 289.500 178.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_ connects to NET CTS_236 at location ( 290.100 173.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_ connects to NET CTS_236 at location ( 283.100 174.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_74_ connects to NET CTS_236 at location ( 295.900 188.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_76_ connects to NET CTS_236 at location ( 299.700 187.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_74_ connects to NET CTS_236 at location ( 294.700 187.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q1_reg_6_ connects to NET CTS_236 at location ( 293.300 188.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_82_ connects to NET CTS_236 at location ( 290.900 187.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_ connects to NET CTS_236 at location ( 288.100 188.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_ connects to NET CTS_236 at location ( 280.500 187.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_ connects to NET CTS_236 at location ( 293.700 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_ connects to NET CTS_236 at location ( 287.700 203.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_ connects to NET CTS_236 at location ( 284.300 202.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_ connects to NET CTS_236 at location ( 279.700 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_ connects to NET CTS_236 at location ( 278.300 196.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_ connects to NET CTS_236 at location ( 275.700 194.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_ connects to NET CTS_236 at location ( 276.300 192.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_ connects to NET CTS_236 at location ( 276.300 191.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_ connects to NET CTS_236 at location ( 281.100 199.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_ connects to NET CTS_236 at location ( 292.300 194.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_236 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_235 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_232 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_229 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_227 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_226 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_225 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_220 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_219 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_218 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_217 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_216 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_208 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_21 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29154 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1304.52 (MB), peak = 1464.90 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 18.720 48.690 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.120 46.910 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.075 29.090 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.275 25.490 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 22.875 39.890 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.875 23.310 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.475 30.510 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 38.875 29.090 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 28.475 32.690 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 45.275 34.110 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 40.675 32.690 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.875 36.290 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 44.675 29.090 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.075 32.690 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 47.275 26.910 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.475 26.910 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.075 26.910 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.520 19.890 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.720 28.910 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 48.720 25.310 ) on M1 for NET CTS_181. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#93 routed nets are extracted.
#    92 (0.32%) extracted nets are partially routed.
#109 (0.37%) nets are without wires.
#28954 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29156.
#
#Number of eco nets is 92
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 22:56:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 22:56:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    91.24%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.33%
#
#  202 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.44 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.86 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1337.34 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.54 (MB), peak = 1464.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
#Total number of nets with skipped attribute = 28852 (skipped).
#Total number of routable nets = 202.
#Total number of nets in the design = 29156.
#
#201 routable nets have only global wires.
#1 routable net has only detail routed wires.
#28852 skipped nets have only detail routed wires.
#201 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                201               0  
#------------------------------------------------
#        Total                201               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                202                258           28594  
#-------------------------------------------------------------------
#        Total                202                258           28594  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2     31(0.18%)   (0.18%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     31(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 30263 um.
#Total half perimeter of net bounding box = 10008 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 778 um.
#Total wire length on LAYER M3 = 16888 um.
#Total wire length on LAYER M4 = 12403 um.
#Total wire length on LAYER M5 = 189 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14852
#Total number of multi-cut vias = 61 (  0.4%)
#Total number of single cut vias = 14791 ( 99.6%)
#Up-Via Summary (total 14852):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5298 ( 98.9%)        61 (  1.1%)       5359
#  Metal 2        4772 (100.0%)         0 (  0.0%)       4772
#  Metal 3        4609 (100.0%)         0 (  0.0%)       4609
#  Metal 4         110 (100.0%)         0 (  0.0%)        110
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                14791 ( 99.6%)        61 (  0.4%)      14852 
#
#Total number of involved priority nets 201
#Maximum src to sink distance for priority net 271.9
#Average of max src_to_sink distance for priority net 51.9
#Average of ave src_to_sink distance for priority net 31.5
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1337.79 (MB), peak = 1464.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.82 (MB), peak = 1464.90 (MB)
#Start Track Assignment.
#Done with 1729 horizontal wires in 2 hboxes and 850 vertical wires in 2 hboxes.
#Done with 31 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 31694 um.
#Total half perimeter of net bounding box = 10008 um.
#Total wire length on LAYER M1 = 1349 um.
#Total wire length on LAYER M2 = 783 um.
#Total wire length on LAYER M3 = 16872 um.
#Total wire length on LAYER M4 = 12450 um.
#Total wire length on LAYER M5 = 239 um.
#Total wire length on LAYER M6 = 2 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 14421
#Total number of multi-cut vias = 61 (  0.4%)
#Total number of single cut vias = 14360 ( 99.6%)
#Up-Via Summary (total 14421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5103 ( 98.8%)        61 (  1.2%)       5164
#  Metal 2        4574 (100.0%)         0 (  0.0%)       4574
#  Metal 3        4578 (100.0%)         0 (  0.0%)       4578
#  Metal 4         104 (100.0%)         0 (  0.0%)        104
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                14360 ( 99.6%)        61 (  0.4%)      14421 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1330.55 (MB), peak = 1464.90 (MB)
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 32.51 (MB)
#Total memory = 1330.56 (MB)
#Peak memory = 1464.90 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 8.9% of the total area was rechecked for DRC, and 80.0% required routing.
#    number of violations = 0
#38072 out of 38155 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1406.01 (MB), peak = 1464.90 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1328.59 (MB), peak = 1464.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 26704 um.
#Total half perimeter of net bounding box = 10008 um.
#Total wire length on LAYER M1 = 22 um.
#Total wire length on LAYER M2 = 5110 um.
#Total wire length on LAYER M3 = 13561 um.
#Total wire length on LAYER M4 = 8011 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12376
#Total number of multi-cut vias = 187 (  1.5%)
#Total number of single cut vias = 12189 ( 98.5%)
#Up-Via Summary (total 12376):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5233 ( 96.5%)       187 (  3.5%)       5420
#  Metal 2        4497 (100.0%)         0 (  0.0%)       4497
#  Metal 3        2459 (100.0%)         0 (  0.0%)       2459
#-----------------------------------------------------------
#                12189 ( 98.5%)       187 (  1.5%)      12376 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = -3.71 (MB)
#Total memory = 1326.86 (MB)
#Peak memory = 1464.90 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = -3.71 (MB)
#Total memory = 1326.86 (MB)
#Peak memory = 1464.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:58
#Elapsed time = 00:00:58
#Increased memory = -8.54 (MB)
#Total memory = 1297.32 (MB)
#Peak memory = 1464.90 (MB)
#Number of warnings = 63
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 22:57:06 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar 21 22:57:06 2025
#
#Generating timing data, please wait...
#29054 total nets, 202 already routed, 202 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1658.27 CPU=0:00:03.5 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1268.45 (MB), peak = 1464.90 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_30564.tif.gz ...
#Read in timing information for 243 ports, 27194 instances from timing file .timing_file_30564.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29154 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#256/29054 = 0% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1211.99 (MB), peak = 1464.90 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 22:57:18 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 22:57:19 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    91.24%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.33%
#
#  202 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1214.69 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1217.85 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1311.31 (MB), peak = 1464.90 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1325.63 (MB), peak = 1464.90 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
#Total number of routable nets = 29054.
#Total number of nets in the design = 29156.
#
#28852 routable nets have only global wires.
#202 routable nets have only detail routed wires.
#258 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#202 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                258           28594  
#------------------------------------------------
#        Total                258           28594  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                202                258           28594  
#-------------------------------------------------------------------
#        Total                202                258           28594  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    564(3.19%)    299(1.69%)     50(0.28%)      4(0.02%)   (5.18%)
#   Metal 3      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 4      3(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    571(0.45%)    299(0.24%)     50(0.04%)      4(0.00%)   (0.73%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
#  Overflow after GR: 0.01% H + 1.30% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 538188 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 22 um.
#Total wire length on LAYER M2 = 133663 um.
#Total wire length on LAYER M3 = 194745 um.
#Total wire length on LAYER M4 = 125263 um.
#Total wire length on LAYER M5 = 50089 um.
#Total wire length on LAYER M6 = 4227 um.
#Total wire length on LAYER M7 = 14166 um.
#Total wire length on LAYER M8 = 16014 um.
#Total number of vias = 187948
#Total number of multi-cut vias = 187 (  0.1%)
#Total number of single cut vias = 187761 ( 99.9%)
#Up-Via Summary (total 187948):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94776 ( 99.8%)       187 (  0.2%)      94963
#  Metal 2       65783 (100.0%)         0 (  0.0%)      65783
#  Metal 3       14796 (100.0%)         0 (  0.0%)      14796
#  Metal 4        5172 (100.0%)         0 (  0.0%)       5172
#  Metal 5        2677 (100.0%)         0 (  0.0%)       2677
#  Metal 6        2475 (100.0%)         0 (  0.0%)       2475
#  Metal 7        2082 (100.0%)         0 (  0.0%)       2082
#-----------------------------------------------------------
#               187761 ( 99.9%)       187 (  0.1%)     187948 
#
#Max overcon = 14 tracks.
#Total overcon = 0.73%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1325.73 (MB), peak = 1464.90 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1249.95 (MB), peak = 1464.90 (MB)
#Start Track Assignment.
#Done with 43952 horizontal wires in 2 hboxes and 39486 vertical wires in 2 hboxes.
#Done with 9333 horizontal wires in 2 hboxes and 7855 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 568641 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 21769 um.
#Total wire length on LAYER M2 = 131417 um.
#Total wire length on LAYER M3 = 204039 um.
#Total wire length on LAYER M4 = 125895 um.
#Total wire length on LAYER M5 = 50679 um.
#Total wire length on LAYER M6 = 4267 um.
#Total wire length on LAYER M7 = 14396 um.
#Total wire length on LAYER M8 = 16178 um.
#Total number of vias = 187948
#Total number of multi-cut vias = 187 (  0.1%)
#Total number of single cut vias = 187761 ( 99.9%)
#Up-Via Summary (total 187948):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       94776 ( 99.8%)       187 (  0.2%)      94963
#  Metal 2       65783 (100.0%)         0 (  0.0%)      65783
#  Metal 3       14796 (100.0%)         0 (  0.0%)      14796
#  Metal 4        5172 (100.0%)         0 (  0.0%)       5172
#  Metal 5        2677 (100.0%)         0 (  0.0%)       2677
#  Metal 6        2475 (100.0%)         0 (  0.0%)       2475
#  Metal 7        2082 (100.0%)         0 (  0.0%)       2082
#-----------------------------------------------------------
#               187761 ( 99.9%)       187 (  0.1%)     187948 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1271.14 (MB), peak = 1464.90 (MB)
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:29
#Increased memory = 63.51 (MB)
#Total memory = 1271.19 (MB)
#Peak memory = 1464.90 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 373
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut      Mar   Totals
#	M1          128       35       39       25        6        0        0      233
#	M2           72       38       28        0        0        0        1      139
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        1        0        1
#	Totals      200       73       67       25        6        1        1      373
#cpu time = 00:04:28, elapsed time = 00:04:28, memory = 1325.42 (MB), peak = 1464.90 (MB)
#start 1st optimization iteration ...
#    number of violations = 309
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           47       13       38        6        1        0      105
#	M2           55       18       92       24        0       15      204
#	Totals      102       31      130       30        1       15      309
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1288.79 (MB), peak = 1464.90 (MB)
#start 2nd optimization iteration ...
#    number of violations = 243
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CShort      Mar   Totals
#	M1           36        8       30        3        2        0       79
#	M2           46       18       84       10        0        6      164
#	Totals       82       26      114       13        2        6      243
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1290.16 (MB), peak = 1464.90 (MB)
#start 3rd optimization iteration ...
#    number of violations = 57
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            2        1        0        0        0        3
#	M2            6        0       26       13        9       54
#	Totals        8        1       26       13        9       57
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1292.22 (MB), peak = 1464.90 (MB)
#start 4th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        1        2        1        5
#	Totals        1        1        2        1        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1286.82 (MB), peak = 1464.90 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.82 (MB), peak = 1464.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 575899 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 738 um.
#Total wire length on LAYER M2 = 144377 um.
#Total wire length on LAYER M3 = 200338 um.
#Total wire length on LAYER M4 = 144435 um.
#Total wire length on LAYER M5 = 54644 um.
#Total wire length on LAYER M6 = 7017 um.
#Total wire length on LAYER M7 = 10934 um.
#Total wire length on LAYER M8 = 13415 um.
#Total number of vias = 211279
#Total number of multi-cut vias = 1696 (  0.8%)
#Total number of single cut vias = 209583 ( 99.2%)
#Up-Via Summary (total 211279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98188 ( 99.3%)       729 (  0.7%)      98917
#  Metal 2       83566 (100.0%)         0 (  0.0%)      83566
#  Metal 3       19991 (100.0%)         0 (  0.0%)      19991
#  Metal 4        5175 (100.0%)         0 (  0.0%)       5175
#  Metal 5         608 ( 38.6%)       967 ( 61.4%)       1575
#  Metal 6        1168 (100.0%)         0 (  0.0%)       1168
#  Metal 7         887 (100.0%)         0 (  0.0%)        887
#-----------------------------------------------------------
#               209583 ( 99.2%)      1696 (  0.8%)     211279 
#
#Total number of DRC violations = 0
#Cpu time = 00:04:55
#Elapsed time = 00:04:56
#Increased memory = -12.88 (MB)
#Total memory = 1258.31 (MB)
#Peak memory = 1464.90 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1260.30 (MB), peak = 1464.90 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 575899 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 738 um.
#Total wire length on LAYER M2 = 144377 um.
#Total wire length on LAYER M3 = 200338 um.
#Total wire length on LAYER M4 = 144435 um.
#Total wire length on LAYER M5 = 54644 um.
#Total wire length on LAYER M6 = 7017 um.
#Total wire length on LAYER M7 = 10934 um.
#Total wire length on LAYER M8 = 13415 um.
#Total number of vias = 211279
#Total number of multi-cut vias = 1696 (  0.8%)
#Total number of single cut vias = 209583 ( 99.2%)
#Up-Via Summary (total 211279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98188 ( 99.3%)       729 (  0.7%)      98917
#  Metal 2       83566 (100.0%)         0 (  0.0%)      83566
#  Metal 3       19991 (100.0%)         0 (  0.0%)      19991
#  Metal 4        5175 (100.0%)         0 (  0.0%)       5175
#  Metal 5         608 ( 38.6%)       967 ( 61.4%)       1575
#  Metal 6        1168 (100.0%)         0 (  0.0%)       1168
#  Metal 7         887 (100.0%)         0 (  0.0%)        887
#-----------------------------------------------------------
#               209583 ( 99.2%)      1696 (  0.8%)     211279 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 23:02:44 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.30 (MB), peak = 1464.90 (MB)
#
#Start Post Route Wire Spread.
#Done with 5964 horizontal wires in 3 hboxes and 5213 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 580516 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 743 um.
#Total wire length on LAYER M2 = 145014 um.
#Total wire length on LAYER M3 = 202219 um.
#Total wire length on LAYER M4 = 145958 um.
#Total wire length on LAYER M5 = 54912 um.
#Total wire length on LAYER M6 = 7036 um.
#Total wire length on LAYER M7 = 11050 um.
#Total wire length on LAYER M8 = 13583 um.
#Total number of vias = 211279
#Total number of multi-cut vias = 1696 (  0.8%)
#Total number of single cut vias = 209583 ( 99.2%)
#Up-Via Summary (total 211279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98188 ( 99.3%)       729 (  0.7%)      98917
#  Metal 2       83566 (100.0%)         0 (  0.0%)      83566
#  Metal 3       19991 (100.0%)         0 (  0.0%)      19991
#  Metal 4        5175 (100.0%)         0 (  0.0%)       5175
#  Metal 5         608 ( 38.6%)       967 ( 61.4%)       1575
#  Metal 6        1168 (100.0%)         0 (  0.0%)       1168
#  Metal 7         887 (100.0%)         0 (  0.0%)        887
#-----------------------------------------------------------
#               209583 ( 99.2%)      1696 (  0.8%)     211279 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1306.62 (MB), peak = 1464.90 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 580516 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 743 um.
#Total wire length on LAYER M2 = 145014 um.
#Total wire length on LAYER M3 = 202219 um.
#Total wire length on LAYER M4 = 145958 um.
#Total wire length on LAYER M5 = 54912 um.
#Total wire length on LAYER M6 = 7036 um.
#Total wire length on LAYER M7 = 11050 um.
#Total wire length on LAYER M8 = 13583 um.
#Total number of vias = 211279
#Total number of multi-cut vias = 1696 (  0.8%)
#Total number of single cut vias = 209583 ( 99.2%)
#Up-Via Summary (total 211279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       98188 ( 99.3%)       729 (  0.7%)      98917
#  Metal 2       83566 (100.0%)         0 (  0.0%)      83566
#  Metal 3       19991 (100.0%)         0 (  0.0%)      19991
#  Metal 4        5175 (100.0%)         0 (  0.0%)       5175
#  Metal 5         608 ( 38.6%)       967 ( 61.4%)       1575
#  Metal 6        1168 (100.0%)         0 (  0.0%)       1168
#  Metal 7         887 (100.0%)         0 (  0.0%)        887
#-----------------------------------------------------------
#               209583 ( 99.2%)      1696 (  0.8%)     211279 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1307.29 (MB), peak = 1464.90 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1273.23 (MB), peak = 1464.90 (MB)
#    number of violations = 0
#cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1269.53 (MB), peak = 1464.90 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 47
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 202
#Total wire length = 580516 um.
#Total half perimeter of net bounding box = 505496 um.
#Total wire length on LAYER M1 = 743 um.
#Total wire length on LAYER M2 = 145014 um.
#Total wire length on LAYER M3 = 202219 um.
#Total wire length on LAYER M4 = 145958 um.
#Total wire length on LAYER M5 = 54912 um.
#Total wire length on LAYER M6 = 7036 um.
#Total wire length on LAYER M7 = 11050 um.
#Total wire length on LAYER M8 = 13583 um.
#Total number of vias = 211279
#Total number of multi-cut vias = 144550 ( 68.4%)
#Total number of single cut vias = 66729 ( 31.6%)
#Up-Via Summary (total 211279):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65138 ( 65.9%)     33779 ( 34.1%)      98917
#  Metal 2        1324 (  1.6%)     82242 ( 98.4%)      83566
#  Metal 3         117 (  0.6%)     19874 ( 99.4%)      19991
#  Metal 4          46 (  0.9%)      5129 ( 99.1%)       5175
#  Metal 5           6 (  0.4%)      1569 ( 99.6%)       1575
#  Metal 6          53 (  4.5%)      1115 ( 95.5%)       1168
#  Metal 7          45 (  5.1%)       842 ( 94.9%)        887
#-----------------------------------------------------------
#                66729 ( 31.6%)    144550 ( 68.4%)     211279 
#
#detailRoute Statistics:
#Cpu time = 00:05:57
#Elapsed time = 00:05:57
#Increased memory = -3.39 (MB)
#Total memory = 1267.80 (MB)
#Peak memory = 1464.90 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:36
#Elapsed time = 00:06:37
#Increased memory = -48.49 (MB)
#Total memory = 1234.58 (MB)
#Peak memory = 1464.90 (MB)
#Number of warnings = 0
#Total number of warnings = 92
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 23:03:43 2025
#
#routeDesign: cpu time = 00:07:34, elapsed time = 00:07:35, memory = 1238.55 (MB), peak = 1464.90 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38155 and nets=29156 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1540.6M)
Extracted 10.0006% (CPU Time= 0:00:00.8  MEM= 1604.2M)
Extracted 20.0005% (CPU Time= 0:00:01.1  MEM= 1604.2M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1604.2M)
Extracted 40.0006% (CPU Time= 0:00:01.4  MEM= 1604.2M)
Extracted 50.0005% (CPU Time= 0:00:01.6  MEM= 1604.2M)
Extracted 60.0004% (CPU Time= 0:00:01.8  MEM= 1604.2M)
Extracted 70.0007% (CPU Time= 0:00:02.2  MEM= 1608.3M)
Extracted 80.0006% (CPU Time= 0:00:02.6  MEM= 1608.3M)
Extracted 90.0005% (CPU Time= 0:00:03.1  MEM= 1608.3M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 1608.3M)
Number of Extracted Resistors     : 532541
Number of Extracted Ground Cap.   : 524879
Number of Extracted Coupling Cap. : 889880
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1573.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:06.0  MEM: 1573.246M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1570.8M, totSessionCpu=1:07:58 **
#Created 847 library cell signatures
#Created 29156 NETS and 0 SPECIALNETS signatures
#Created 38156 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.37 (MB), peak = 1464.90 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1257.38 (MB), peak = 1464.90 (MB)
Begin checking placement ... (start mem=1574.8M, init mem=1574.8M)
*info: Placed = 38155          (Fixed = 90)
*info: Unplaced = 0           
Placement Density:97.26%(141932/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1574.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27194

Instance distribution across the VT partitions:

 LVT : inst = 11825 (43.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11825 (43.5%)

 HVT : inst = 15369 (56.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15369 (56.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38155 and nets=29156 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1562.8M)
Extracted 10.0006% (CPU Time= 0:00:00.9  MEM= 1612.4M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1612.4M)
Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1612.4M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1612.4M)
Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1612.4M)
Extracted 60.0004% (CPU Time= 0:00:01.9  MEM= 1612.4M)
Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1616.4M)
Extracted 80.0006% (CPU Time= 0:00:02.8  MEM= 1616.4M)
Extracted 90.0005% (CPU Time= 0:00:03.3  MEM= 1616.4M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1616.4M)
Number of Extracted Resistors     : 532541
Number of Extracted Ground Cap.   : 524879
Number of Extracted Coupling Cap. : 889880
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1597.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1605.434M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:25.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:25.3 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29156,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1696.36 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1696.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29156,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1672.4 CPU=0:00:02.1 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1672.4M) ***
*** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=1:08:25 mem=1672.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=1672.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1672.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1672.4M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1672.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.439  | -0.339  | -0.439  |
|           TNS (ns):|-355.607 |-325.195 | -30.412 |
|    Violating Paths:|  2097   |  1937   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.128%
       (97.264% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1587.3M, totSessionCpu=1:08:26 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1654.05M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 202 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.44 |          0|          0|          0|  97.26  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.44 |          0|          0|          0|  97.26  |   0:00:00.0|    1882.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 202 constrained nets 
Layer 7 has 213 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1882.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1758.4M, totSessionCpu=1:08:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1758.35M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1758.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1758.4M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1768.4M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1768.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1758.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.439  | -0.339  | -0.439  |
|           TNS (ns):|-355.607 |-325.195 | -30.412 |
|    Violating Paths:|  2097   |  1937   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.128%
       (97.264% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1768.4M
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1758.4M, totSessionCpu=1:08:33 **
*** Timing NOT met, worst failing slack is -0.439
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 202 clock nets excluded from IPO operation.
*info: 202 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.439 TNS Slack -355.604 Density 97.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.339|   -0.439|-325.192| -355.604|    97.26%|   0:00:00.0| 1825.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.329|   -0.439|-324.764| -355.176|    97.26%|   0:00:01.0| 1828.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.328|   -0.439|-324.437| -354.849|    97.26%|   0:00:00.0| 1828.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.321|   -0.439|-324.138| -354.549|    97.26%|   0:00:00.0| 1828.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
|  -0.321|   -0.439|-323.845| -354.257|    97.26%|   0:00:01.0| 1828.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.297|   -0.455|-326.456| -361.882|    97.27%|   0:00:10.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_12_/D   |
|  -0.294|   -0.455|-326.452| -361.878|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/D   |
|  -0.289|   -0.455|-325.616| -361.043|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_/D   |
|  -0.287|   -0.455|-324.323| -359.750|    97.27%|   0:00:01.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_/D   |
|  -0.287|   -0.455|-323.888| -359.315|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_/D   |
|  -0.287|   -0.455|-323.746| -359.172|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_13_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.455|-317.534| -353.629|    97.27%|   0:00:09.0| 1858.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/E                                          |
|  -0.278|   -0.455|-317.425| -353.520|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/E                                          |
|  -0.278|   -0.455|-317.425| -353.520|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/E                                          |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.0 real=0:00:22.0 mem=1858.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.455|   -0.455| -36.095| -353.520|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  default| out[60]                                            |
|  -0.407|   -0.407| -35.850| -353.275|    97.27%|   0:00:00.0| 1858.9M|   WC_VIEW|  default| out[87]                                            |
|  -0.404|   -0.404| -35.574| -352.999|    97.28%|   0:00:00.0| 1858.9M|   WC_VIEW|  default| out[140]                                           |
|  -0.404|   -0.404| -35.574| -352.999|    97.28%|   0:00:00.0| 1858.9M|   WC_VIEW|  default| out[140]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1858.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:22.3 real=0:00:23.0 mem=1858.9M) ***
** GigaOpt Optimizer WNS Slack -0.404 TNS Slack -352.999 Density 97.28
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 39 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 213 constrained nets 
Layer 7 has 214 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:22.8 real=0:00:23.0 mem=1858.9M) ***
*** Starting refinePlace (1:09:01 mem=1839.8M) ***
Density distribution unevenness ratio = 1.299%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1839.8MB
Summary Report:
Instances move: 0 (out of 27136 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1839.8MB
*** Finished refinePlace (1:09:01 mem=1839.8M) ***
Density distribution unevenness ratio = 1.293%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 213 clock nets excluded from IPO operation.
*info: 213 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.404 TNS Slack -353.054 Density 97.29
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.278|   -0.404|-317.425| -353.054|    97.29%|   0:00:00.0| 1855.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/E                                          |
|  -0.278|   -0.404|-306.420| -342.049|    97.30%|   0:00:01.0| 1856.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_2_/E                                          |
|  -0.278|   -0.404|-301.826| -337.454|    97.30%|   0:00:01.0| 1856.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
|  -0.278|   -0.404|-301.616| -337.244|    97.29%|   0:00:00.0| 1856.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_14_/D   |
|  -0.278|   -0.404|-298.841| -334.470|    97.29%|   0:00:02.0| 1856.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_43_/D                                           |
|  -0.278|   -0.404|-296.820| -332.449|    97.29%|   0:00:01.0| 1856.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -0.278|   -0.404|-296.795| -332.424|    97.29%|   0:00:00.0| 1856.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -0.278|   -0.404|-296.703| -332.332|    97.29%|   0:00:00.0| 1856.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_31_/E                                         |
|  -0.278|   -0.404|-296.370| -331.999|    97.29%|   0:00:00.0| 1856.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
|  -0.278|   -0.404|-285.036| -320.665|    97.29%|   0:00:01.0| 1856.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
|  -0.278|   -0.404|-284.836| -320.465|    97.30%|   0:00:00.0| 1856.9M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_1_/E                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 23 and inserted 21 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.279|   -0.477|-271.623| -311.912|    97.30%|   0:00:12.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D   |
|  -0.279|   -0.477|-271.350| -311.639|    97.30%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_10_/E                                         |
|  -0.279|   -0.477|-270.895| -311.185|    97.31%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_62_/E                                           |
|  -0.279|   -0.477|-266.029| -306.319|    97.31%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
|  -0.279|   -0.477|-261.404| -301.693|    97.32%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
|  -0.279|   -0.477|-261.331| -301.621|    97.32%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
|  -0.279|   -0.477|-259.021| -299.310|    97.32%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_44_/E                                           |
|  -0.279|   -0.477|-258.668| -298.958|    97.32%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_12_/E                                           |
|  -0.279|   -0.477|-258.485| -298.775|    97.33%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D    |
|  -0.279|   -0.477|-257.797| -298.087|    97.33%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
|  -0.279|   -0.477|-257.610| -297.900|    97.33%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_19_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 10 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.282|   -0.641|-250.130| -294.852|    97.33%|   0:00:10.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.282|   -0.641|-249.676| -294.397|    97.34%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -0.282|   -0.641|-249.399| -294.121|    97.34%|   0:00:01.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -0.282|   -0.641|-249.350| -294.072|    97.34%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
|  -0.282|   -0.641|-249.273| -293.994|    97.34%|   0:00:00.0| 1894.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
|  -0.282|   -0.641|-248.975| -293.697|    97.36%|   0:00:01.0| 1913.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_108_/D               |
|  -0.282|   -0.641|-248.910| -293.631|    97.36%|   0:00:01.0| 1913.8M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_108_/D               |
|  -0.282|   -0.641|-248.796| -293.517|    97.36%|   0:00:00.0| 1913.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_44_/E                                         |
|  -0.282|   -0.641|-248.778| -293.500|    97.37%|   0:00:01.0| 1913.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
|  -0.282|   -0.640|-248.778| -293.500|    97.37%|   0:00:00.0| 1913.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.9 real=0:00:35.0 mem=1913.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.640|   -0.640| -44.721| -293.500|    97.37%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -44.071| -292.849|    97.38%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[37]                                            |
|  -0.499|   -0.499| -43.815| -292.593|    97.38%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[57]                                            |
|  -0.499|   -0.499| -43.768| -292.546|    97.38%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[84]                                            |
|  -0.499|   -0.499| -43.687| -292.465|    97.38%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[99]                                            |
|  -0.499|   -0.499| -43.607| -292.385|    97.38%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[88]                                            |
|  -0.499|   -0.499| -43.535| -292.313|    97.39%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[91]                                            |
|  -0.499|   -0.499| -43.525| -292.303|    97.39%|   0:00:00.0| 1913.8M|   WC_VIEW|  default| out[91]                                            |
|  -0.499|   -0.499| -43.404| -292.182|    97.39%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[65]                                            |
|  -0.499|   -0.499| -43.292| -292.070|    97.39%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[145]                                           |
|  -0.499|   -0.499| -43.117| -291.895|    97.40%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[145]                                           |
|  -0.499|   -0.499| -42.943| -291.721|    97.40%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[63]                                            |
|  -0.499|   -0.499| -42.791| -291.569|    97.40%|   0:00:01.0| 1911.8M|   WC_VIEW|  default| out[100]                                           |
|  -0.499|   -0.499| -42.750| -291.528|    97.40%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[100]                                           |
|  -0.499|   -0.499| -42.682| -291.461|    97.41%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[100]                                           |
|  -0.499|   -0.499| -42.577| -291.355|    97.41%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[105]                                           |
|  -0.499|   -0.499| -42.559| -291.337|    97.42%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[105]                                           |
|  -0.499|   -0.499| -42.532| -291.310|    97.42%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[105]                                           |
|  -0.499|   -0.499| -42.348| -291.126|    97.42%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[119]                                           |
|  -0.499|   -0.499| -42.277| -291.055|    97.43%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[44]                                            |
|  -0.499|   -0.499| -42.138| -290.915|    97.43%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[4]                                             |
|  -0.499|   -0.499| -42.118| -290.896|    97.43%|   0:00:00.0| 1911.8M|   WC_VIEW|  default| out[16]                                            |
|  -0.499|   -0.499| -42.076| -290.854|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[47]                                            |
|  -0.499|   -0.499| -42.025| -290.803|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[10]                                            |
|  -0.499|   -0.499| -41.980| -290.758|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[50]                                            |
|  -0.499|   -0.499| -41.925| -290.703|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[1]                                             |
|  -0.499|   -0.499| -41.894| -290.672|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[120]                                           |
|  -0.499|   -0.499| -41.848| -290.626|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[120]                                           |
|  -0.499|   -0.499| -41.833| -290.611|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[55]                                            |
|  -0.499|   -0.499| -41.833| -290.611|    97.43%|   0:00:00.0| 1909.8M|   WC_VIEW|  default| out[36]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1909.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.5 real=0:00:36.0 mem=1909.8M) ***
** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -290.611 Density 97.43
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 113 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 218 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.0 real=0:00:37.0 mem=1909.8M) ***
*** Starting refinePlace (1:09:44 mem=1890.7M) ***
Density distribution unevenness ratio = 1.195%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1890.7MB
Summary Report:
Instances move: 0 (out of 27260 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1890.7MB
*** Finished refinePlace (1:09:44 mem=1890.7M) ***
Density distribution unevenness ratio = 1.191%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1755.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1755.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1763.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1763.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.282  | -0.499  |
|           TNS (ns):|-290.730 |-248.818 | -41.912 |
|    Violating Paths:|  1998   |  1838   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.324%
       (97.460% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1763.0M
Info: 249 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.14MB/1487.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.14MB/1487.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.14MB/1487.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT)
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 10%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 20%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 30%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 40%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 50%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 60%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 70%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 80%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 90%

Finished Levelizing
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT)

Starting Activity Propagation
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT)
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 10%
2025-Mar-21 23:05:42 (2025-Mar-22 06:05:42 GMT): 20%

Finished Activity Propagation
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1487.63MB/1487.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT)
 ... Calculating switching power
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT): 10%
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT): 20%
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT): 30%
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT): 40%
2025-Mar-21 23:05:43 (2025-Mar-22 06:05:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 23:05:44 (2025-Mar-22 06:05:44 GMT): 60%
2025-Mar-21 23:05:44 (2025-Mar-22 06:05:44 GMT): 70%
2025-Mar-21 23:05:45 (2025-Mar-22 06:05:45 GMT): 80%
2025-Mar-21 23:05:45 (2025-Mar-22 06:05:45 GMT): 90%

Finished Calculating power
2025-Mar-21 23:05:46 (2025-Mar-22 06:05:46 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1487.84MB/1487.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1487.84MB/1487.84MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1487.84MB/1487.84MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 23:05:46 (2025-Mar-22 06:05:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.46186957 	   66.2404%
Total Switching Power:      39.72819196 	   32.7063%
Total Leakage Power:         1.27933375 	    1.0532%
Total Power:               121.46939520
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.45       3.017      0.3072       46.78       38.51
Macro                                  0           0     0.05571     0.05571     0.04586
IO                                     0           0           0           0           0
Combinational                      32.77       28.98      0.8872       62.63       51.56
Clock (Combinational)              4.244       7.731     0.02921          12       9.882
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.46       39.73       1.279       121.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.46       39.73       1.279       121.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.244       7.731     0.02921          12       9.882
-----------------------------------------------------------------------------------------
Total                              4.244       7.731     0.02921          12       9.882
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L4_7 (CKBD16): 	    0.1557
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	1.96522e-10 F
* 		Total instances in design: 38292
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10961
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1488.07MB/1488.07MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.499  TNS Slack -290.731 Density 97.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.46%|        -|  -0.499|-290.731|   0:00:00.0| 2035.8M|
|    97.34%|      598|  -0.499|-289.560|   0:00:16.0| 2035.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.499  TNS Slack -289.560 Density 97.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 218 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:17.1) (real = 0:00:17.0) **
*** Starting refinePlace (1:10:09 mem=1992.0M) ***
Density distribution unevenness ratio = 1.190%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1992.0MB
Summary Report:
Instances move: 0 (out of 27260 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1992.0MB
*** Finished refinePlace (1:10:09 mem=1992.0M) ***
Density distribution unevenness ratio = 1.186%
Running setup recovery post routing.
**optDesign ... cpu = 0:02:12, real = 0:02:12, mem = 1757.3M, totSessionCpu=1:10:10 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1757.30M, totSessionCpu=1:10:11 .
**optDesign ... cpu = 0:02:13, real = 0:02:13, mem = 1757.3M, totSessionCpu=1:10:11 **

Info: 249 clock nets excluded from IPO operation.
Info: 249 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.499|-289.560| -289.560|    97.34%|   0:00:00.0| 1906.1M|   WC_VIEW|  default| out[36]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1906.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1906.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 218 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.27MB/1506.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.27MB/1506.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.27MB/1506.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT)
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 10%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 20%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 30%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 40%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 50%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 60%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 70%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 80%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 90%

Finished Levelizing
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT)

Starting Activity Propagation
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT)
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 10%
2025-Mar-21 23:06:10 (2025-Mar-22 06:06:10 GMT): 20%

Finished Activity Propagation
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1506.79MB/1506.79MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT)
 ... Calculating switching power
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT): 10%
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT): 20%
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT): 30%
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT): 40%
2025-Mar-21 23:06:11 (2025-Mar-22 06:06:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 23:06:12 (2025-Mar-22 06:06:12 GMT): 60%
2025-Mar-21 23:06:12 (2025-Mar-22 06:06:12 GMT): 70%
2025-Mar-21 23:06:13 (2025-Mar-22 06:06:13 GMT): 80%
2025-Mar-21 23:06:13 (2025-Mar-22 06:06:13 GMT): 90%

Finished Calculating power
2025-Mar-21 23:06:14 (2025-Mar-22 06:06:14 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1506.79MB/1506.79MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.79MB/1506.79MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1506.79MB/1506.79MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 23:06:14 (2025-Mar-22 06:06:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.34111881 	   66.2858%
Total Switching Power:      39.58831826 	   32.6625%
Total Leakage Power:         1.27472834 	    1.0517%
Total Power:               121.20416534
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.46       3.013      0.3072       46.78        38.6
Macro                                  0           0     0.05571     0.05571     0.04596
IO                                     0           0           0           0           0
Combinational                      32.64       28.84      0.8826       62.36       51.45
Clock (Combinational)              4.244       7.731     0.02921          12       9.904
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.34       39.59       1.275       121.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.34       39.59       1.275       121.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.244       7.731     0.02921          12       9.904
-----------------------------------------------------------------------------------------
Total                              4.244       7.731     0.02921          12       9.904
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L4_7 (CKBD16): 	    0.1557
* 		Highest Leakage Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U780 (FA1D4): 	 0.0002649
* 		Total Cap: 	1.96011e-10 F
* 		Total instances in design: 38292
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10961
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1507.02MB/1507.02MB)

*** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:28, mem=1755.29M, totSessionCpu=1:10:20).
**ERROR: (IMPOPT-310):	Design density (97.34%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:10:20 mem=1755.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:07.5  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=0:00:36.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:00:36.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
Done building hold timer [61149 node(s), 80225 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.8 real=0:00:13.0 totSessionCpu=0:00:38.8 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/coe_eosdata_B4lNNN/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=1:10:33 mem=1755.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1755.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1763.3M
Loading timing data from /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/coe_eosdata_B4lNNN/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1763.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1763.3M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1763.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.278  | -0.499  |
|           TNS (ns):|-289.559 |-247.648 | -41.912 |
|    Violating Paths:|  1983   |  1823   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.416  | -0.163  | -0.416  |
|           TNS (ns):|-545.960 | -14.118 |-534.316 |
|    Violating Paths:|  2695   |   306   |  2446   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:02:38, real = 0:02:39, mem = 1765.3M, totSessionCpu=1:10:36 **
*info: Run optDesign holdfix with 1 thread.
Info: 249 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:16.2 real=0:00:17.0 totSessionCpu=1:10:37 mem=1898.8M density=97.342% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4164
      TNS :    -545.9629
      #VP :         2695
  Density :      97.342%
------------------------------------------------------------------------------------------
 cpu=0:00:16.7 real=0:00:17.0 totSessionCpu=1:10:37 mem=1898.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.4164
      TNS :    -545.9629
      #VP :         2695
  Density :      97.342%
------------------------------------------------------------------------------------------
 cpu=0:00:16.9 real=0:00:17.0 totSessionCpu=1:10:37 mem=1898.8M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:17.1 real=0:00:18.0 totSessionCpu=1:10:37 mem=1898.8M density=97.342% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2748 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=1:10:38 mem=1898.8M density=97.342%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.278 ns
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: -0.2783
        slack threshold: 1.1417
GigaOpt: 5 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 871 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.499 ns
Total 3 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.4994
        slack threshold: 0.9206
GigaOpt: 21 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 871 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1874.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1874.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1874.3M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1874.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.499  | -0.278  | -0.499  |
|           TNS (ns):|-289.559 |-247.648 | -41.912 |
|    Violating Paths:|  1983   |  1823   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1874.3M
**optDesign ... cpu = 0:02:45, real = 0:02:46, mem = 1699.9M, totSessionCpu=1:10:42 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 23:06:38 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9912_0 connects to NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5427_0 at location ( 364.700 96.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5427_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9830_0 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5411_0 at location ( 297.100 248.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5411_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_7 connects to NET mac_array_instance/FE_USKN1577_CTS_35 at location ( 74.900 228.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN1577_CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L4_32 connects to NET FE_USKN1570_CTS_209 at location ( 169.500 222.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_USKN1570_CTS_209 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 connects to NET mac_array_instance/FE_USKN1545_CTS_40 at location ( 228.900 117.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN1545_CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_18 connects to NET CTS_240 at location ( 310.500 149.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_17 connects to NET CTS_240 at location ( 260.100 145.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_13 connects to NET CTS_240 at location ( 224.500 140.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 connects to NET CTS_240 at location ( 225.700 117.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_240 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_102_ connects to NET CTS_234 at location ( 386.900 140.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_80_ connects to NET CTS_234 at location ( 387.500 144.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_234 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_8 connects to NET CTS_230 at location ( 347.300 325.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_1 connects to NET CTS_230 at location ( 355.500 361.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_4 connects to NET CTS_230 at location ( 337.900 329.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L5_3 connects to NET CTS_230 at location ( 363.900 315.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_230 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_64_ connects to NET psum_mem_instance/CTS_23 at location ( 386.100 326.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_23 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_ccl_BUF_clk_G0_L5_3 connects to NET CTS_226 at location ( 366.900 314.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_79_ connects to NET CTS_226 at location ( 388.700 318.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/Q_reg_66_ connects to NET CTS_226 at location ( 388.500 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_226 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_39 connects to NET CTS_223 at location ( 228.100 37.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_223 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_222 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_214 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_212 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_210 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_205 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_202 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_199 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 138 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 179
#  Number of instances deleted (including moved) = 42
#  Number of instances resized = 671
#  Number of instances with same cell size swap = 34
#  Number of instances with pin swaps = 47
#  Total number of placement changes (moved instances are counted twice) = 892
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29291 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#871/29191 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1373.92 (MB), peak = 1574.64 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 309.520 50.510 ) on M1 for NET CTS_197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 292.520 32.510 ) on M1 for NET CTS_197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 279.920 82.900 ) on M1 for NET CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 278.720 82.900 ) on M1 for NET CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 315.200 70.300 ) on M1 for NET CTS_199. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 353.250 73.595 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 313.450 69.995 ) on M1 for NET CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.520 156.690 ) on M1 for NET CTS_205. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.400 181.815 ) on M1 for NET CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 221.320 176.510 ) on M1 for NET CTS_210. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 197.000 178.300 ) on M1 for NET CTS_210. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 165.800 181.900 ) on M1 for NET CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 164.050 181.595 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 195.250 177.995 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 167.200 221.400 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 195.250 246.395 ) on M1 for NET CTS_214. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 143.120 37.890 ) on M1 for NET CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 201.920 57.700 ) on M1 for NET CTS_218. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 168.000 106.300 ) on M1 for NET CTS_222. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 166.250 105.995 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#2195 routed nets are extracted.
#    1148 (3.92%) extracted nets are partially routed.
#26949 routed nets are imported.
#47 (0.16%) nets are without wires.
#102 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29293.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1148
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 23:06:42 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 23:06:44 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    91.24%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.33%
#
#  278 nets (0.95%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1375.34 (MB), peak = 1574.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.53 (MB), peak = 1574.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.34 (MB), peak = 1574.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.44 (MB), peak = 1574.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
#Total number of routable nets = 29191.
#Total number of nets in the design = 29293.
#
#1195 routable nets have only global wires.
#27996 routable nets have only detail routed wires.
#138 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#402 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                103                 35            1057  
#-------------------------------------------------------------------
#        Total                103                 35            1057  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                278                262           28651  
#-------------------------------------------------------------------
#        Total                278                262           28651  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     17(0.10%)      4(0.02%)   (0.12%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      1(0.01%)      0(0.00%)   (0.01%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     18(0.01%)      4(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582255 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 735 um.
#Total wire length on LAYER M2 = 145218 um.
#Total wire length on LAYER M3 = 203082 um.
#Total wire length on LAYER M4 = 146389 um.
#Total wire length on LAYER M5 = 54313 um.
#Total wire length on LAYER M6 = 7035 um.
#Total wire length on LAYER M7 = 11699 um.
#Total wire length on LAYER M8 = 13784 um.
#Total number of vias = 211771
#Total number of multi-cut vias = 144133 ( 68.1%)
#Total number of single cut vias = 67638 ( 31.9%)
#Up-Via Summary (total 211771):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65360 ( 66.0%)     33612 ( 34.0%)      98972
#  Metal 2        1710 (  2.0%)     82029 ( 98.0%)      83739
#  Metal 3         325 (  1.6%)     19847 ( 98.4%)      20172
#  Metal 4          75 (  1.4%)      5121 ( 98.6%)       5196
#  Metal 5          26 (  1.6%)      1568 ( 98.4%)       1594
#  Metal 6          72 (  6.1%)      1115 ( 93.9%)       1187
#  Metal 7          70 (  7.7%)       841 ( 92.3%)        911
#-----------------------------------------------------------
#                67638 ( 31.9%)    144133 ( 68.1%)     211771 
#
#Total number of involved priority nets 90
#Maximum src to sink distance for priority net 271.9
#Average of max src_to_sink distance for priority net 47.8
#Average of ave src_to_sink distance for priority net 32.6
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1399.44 (MB), peak = 1574.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.40 (MB), peak = 1574.64 (MB)
#Start Track Assignment.
#Done with 221 horizontal wires in 2 hboxes and 237 vertical wires in 2 hboxes.
#Done with 19 horizontal wires in 2 hboxes and 19 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582471 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 833 um.
#Total wire length on LAYER M2 = 145225 um.
#Total wire length on LAYER M3 = 203170 um.
#Total wire length on LAYER M4 = 146395 um.
#Total wire length on LAYER M5 = 54314 um.
#Total wire length on LAYER M6 = 7035 um.
#Total wire length on LAYER M7 = 11706 um.
#Total wire length on LAYER M8 = 13793 um.
#Total number of vias = 211741
#Total number of multi-cut vias = 144133 ( 68.1%)
#Total number of single cut vias = 67608 ( 31.9%)
#Up-Via Summary (total 211741):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65348 ( 66.0%)     33612 ( 34.0%)      98960
#  Metal 2        1696 (  2.0%)     82029 ( 98.0%)      83725
#  Metal 3         324 (  1.6%)     19847 ( 98.4%)      20171
#  Metal 4          74 (  1.4%)      5121 ( 98.6%)       5195
#  Metal 5          25 (  1.6%)      1568 ( 98.4%)       1593
#  Metal 6          71 (  6.0%)      1115 ( 94.0%)       1186
#  Metal 7          70 (  7.7%)       841 ( 92.3%)        911
#-----------------------------------------------------------
#                67608 ( 31.9%)    144133 ( 68.1%)     211741 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1446.37 (MB), peak = 1574.64 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 72.39 (MB)
#Total memory = 1446.37 (MB)
#Peak memory = 1574.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.0% of the total area was rechecked for DRC, and 65.9% required routing.
#    number of violations = 151
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           35        8       12        3        1       10       69
#	M2           37       31       11        0        0        1       80
#	M3            0        0        1        0        0        0        1
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        1        0        0        0        1
#	Totals       72       39       25        3        1       11      151
#850 out of 38292 instances need to be verified(marked ipoed).
#45.6% of the total area is being checked for drcs
#45.6% of the total area was checked
#    number of violations = 640
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1          236        1       51      159       97        2       10      556
#	M2           37        0       31       13        0        0        1       82
#	M3            0        0        0        1        0        0        0        1
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        1        0        0        0        1
#	Totals      273        1       82      174       97        2       11      640
#cpu time = 00:01:13, elapsed time = 00:01:13, memory = 1450.81 (MB), peak = 1574.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 88
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           30       11       19        8        0        1        0       69
#	M2            3        3        9        0        1        0        2       18
#	M3            0        0        1        0        0        0        0        1
#	Totals       33       14       29        8        1        1        2       88
#    number of process antenna violations = 43
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1427.52 (MB), peak = 1574.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc   Totals
#	M1           26        4       19        8        0        2       59
#	M2            2        1        2        0        1        0        6
#	M3            0        0        1        0        0        0        1
#	Totals       28        5       22        8        1        2       66
#    number of process antenna violations = 43
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1424.96 (MB), peak = 1574.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp     Loop      Mar   Totals
#	M1            1        0        0        0        0        1
#	M2            1        1        2        0        1        5
#	M3            0        0        0        1        0        1
#	Totals        2        1        2        1        1        7
#    number of process antenna violations = 43
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1420.23 (MB), peak = 1574.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            3        3
#	Totals        3        3
#    number of process antenna violations = 43
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1417.20 (MB), peak = 1574.64 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.85 (MB), peak = 1574.64 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.51 (MB), peak = 1574.64 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.24 (MB), peak = 1574.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 581857 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 723 um.
#Total wire length on LAYER M2 = 144272 um.
#Total wire length on LAYER M3 = 203415 um.
#Total wire length on LAYER M4 = 146591 um.
#Total wire length on LAYER M5 = 54288 um.
#Total wire length on LAYER M6 = 7052 um.
#Total wire length on LAYER M7 = 11721 um.
#Total wire length on LAYER M8 = 13794 um.
#Total number of vias = 213946
#Total number of multi-cut vias = 139700 ( 65.3%)
#Total number of single cut vias = 74246 ( 34.7%)
#Up-Via Summary (total 213946):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66824 ( 67.3%)     32425 ( 32.7%)      99249
#  Metal 2        5300 (  6.2%)     79681 ( 93.8%)      84981
#  Metal 3        1538 (  7.4%)     19192 ( 92.6%)      20730
#  Metal 4         211 (  4.0%)      5002 ( 96.0%)       5213
#  Metal 5          18 (  1.1%)      1580 ( 98.9%)       1598
#  Metal 6         146 ( 12.3%)      1040 ( 87.7%)       1186
#  Metal 7         209 ( 21.1%)       780 ( 78.9%)        989
#-----------------------------------------------------------
#                74246 ( 34.7%)    139700 ( 65.3%)     213946 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:35
#Elapsed time = 00:01:35
#Increased memory = -51.87 (MB)
#Total memory = 1394.50 (MB)
#Peak memory = 1574.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.24 (MB), peak = 1574.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 581857 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 723 um.
#Total wire length on LAYER M2 = 144272 um.
#Total wire length on LAYER M3 = 203415 um.
#Total wire length on LAYER M4 = 146591 um.
#Total wire length on LAYER M5 = 54288 um.
#Total wire length on LAYER M6 = 7052 um.
#Total wire length on LAYER M7 = 11721 um.
#Total wire length on LAYER M8 = 13794 um.
#Total number of vias = 213946
#Total number of multi-cut vias = 139700 ( 65.3%)
#Total number of single cut vias = 74246 ( 34.7%)
#Up-Via Summary (total 213946):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66824 ( 67.3%)     32425 ( 32.7%)      99249
#  Metal 2        5300 (  6.2%)     79681 ( 93.8%)      84981
#  Metal 3        1538 (  7.4%)     19192 ( 92.6%)      20730
#  Metal 4         211 (  4.0%)      5002 ( 96.0%)       5213
#  Metal 5          18 (  1.1%)      1580 ( 98.9%)       1598
#  Metal 6         146 ( 12.3%)      1040 ( 87.7%)       1186
#  Metal 7         209 ( 21.1%)       780 ( 78.9%)        989
#-----------------------------------------------------------
#                74246 ( 34.7%)    139700 ( 65.3%)     213946 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar 21 23:08:27 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.24 (MB), peak = 1574.64 (MB)
#
#Start Post Route Wire Spread.
#Done with 1043 horizontal wires in 3 hboxes and 1363 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203715 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7064 um.
#Total wire length on LAYER M7 = 11739 um.
#Total wire length on LAYER M8 = 13819 um.
#Total number of vias = 213946
#Total number of multi-cut vias = 139700 ( 65.3%)
#Total number of single cut vias = 74246 ( 34.7%)
#Up-Via Summary (total 213946):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66824 ( 67.3%)     32425 ( 32.7%)      99249
#  Metal 2        5300 (  6.2%)     79681 ( 93.8%)      84981
#  Metal 3        1538 (  7.4%)     19192 ( 92.6%)      20730
#  Metal 4         211 (  4.0%)      5002 ( 96.0%)       5213
#  Metal 5          18 (  1.1%)      1580 ( 98.9%)       1598
#  Metal 6         146 ( 12.3%)      1040 ( 87.7%)       1186
#  Metal 7         209 ( 21.1%)       780 ( 78.9%)        989
#-----------------------------------------------------------
#                74246 ( 34.7%)    139700 ( 65.3%)     213946 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1444.45 (MB), peak = 1574.64 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203715 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7064 um.
#Total wire length on LAYER M7 = 11739 um.
#Total wire length on LAYER M8 = 13819 um.
#Total number of vias = 213946
#Total number of multi-cut vias = 139700 ( 65.3%)
#Total number of single cut vias = 74246 ( 34.7%)
#Up-Via Summary (total 213946):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       66824 ( 67.3%)     32425 ( 32.7%)      99249
#  Metal 2        5300 (  6.2%)     79681 ( 93.8%)      84981
#  Metal 3        1538 (  7.4%)     19192 ( 92.6%)      20730
#  Metal 4         211 (  4.0%)      5002 ( 96.0%)       5213
#  Metal 5          18 (  1.1%)      1580 ( 98.9%)       1598
#  Metal 6         146 ( 12.3%)      1040 ( 87.7%)       1186
#  Metal 7         209 ( 21.1%)       780 ( 78.9%)        989
#-----------------------------------------------------------
#                74246 ( 34.7%)    139700 ( 65.3%)     213946 
#
#
#Start Post Route via swapping..
#71.44% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1402.75 (MB), peak = 1574.64 (MB)
#    number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1402.99 (MB), peak = 1574.64 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 8
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203715 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7064 um.
#Total wire length on LAYER M7 = 11739 um.
#Total wire length on LAYER M8 = 13819 um.
#Total number of vias = 213946
#Total number of multi-cut vias = 146975 ( 68.7%)
#Total number of single cut vias = 66971 ( 31.3%)
#Up-Via Summary (total 213946):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65235 ( 65.7%)     34014 ( 34.3%)      99249
#  Metal 2        1413 (  1.7%)     83568 ( 98.3%)      84981
#  Metal 3         128 (  0.6%)     20602 ( 99.4%)      20730
#  Metal 4          39 (  0.7%)      5174 ( 99.3%)       5213
#  Metal 5           4 (  0.3%)      1594 ( 99.7%)       1598
#  Metal 6          44 (  3.7%)      1142 ( 96.3%)       1186
#  Metal 7         108 ( 10.9%)       881 ( 89.1%)        989
#-----------------------------------------------------------
#                66971 ( 31.3%)    146975 ( 68.7%)     213946 
#
#detailRoute Statistics:
#Cpu time = 00:02:05
#Elapsed time = 00:02:05
#Increased memory = -45.11 (MB)
#Total memory = 1401.26 (MB)
#Peak memory = 1574.64 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 29293 NETS and 0 SPECIALNETS signatures
#Created 38293 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1401.51 (MB), peak = 1574.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1401.68 (MB), peak = 1574.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:17
#Elapsed time = 00:02:17
#Increased memory = -80.35 (MB)
#Total memory = 1353.85 (MB)
#Peak memory = 1574.64 (MB)
#Number of warnings = 63
#Total number of warnings = 156
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 23:08:55 2025
#
**optDesign ... cpu = 0:05:02, real = 0:05:03, mem = 1657.0M, totSessionCpu=1:13:00 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38292 and nets=29293 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1657.0M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1704.7M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1704.7M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 1704.7M)
Extracted 40.0004% (CPU Time= 0:00:01.6  MEM= 1704.7M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1704.7M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1704.7M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1708.7M)
Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1708.7M)
Extracted 90.0006% (CPU Time= 0:00:03.5  MEM= 1708.7M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 1708.7M)
Number of Extracted Resistors     : 544122
Number of Extracted Ground Cap.   : 535431
Number of Extracted Coupling Cap. : 904384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1688.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1688.691M)
**optDesign ... cpu = 0:05:09, real = 0:05:09, mem = 1654.0M, totSessionCpu=1:13:06 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1750.89 CPU=0:00:07.4 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 1750.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  8.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1726.93 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1726.9M) ***
*** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=1:13:21 mem=1726.9M)
**optDesign ... cpu = 0:05:23, real = 0:05:24, mem = 1660.2M, totSessionCpu=1:13:21 **
*** Timing NOT met, worst failing slack is -0.515
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 249 clock nets excluded from IPO operation.
*info: 249 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.514 TNS Slack -290.942 Density 97.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.514|-249.745| -290.942|    97.34%|   0:00:00.0| 1903.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -0.289|   -0.515|-249.745| -290.942|    97.34%|   0:00:01.0| 1903.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_48_/E                                           |
|  -0.289|   -0.515|-249.745| -290.942|    97.34%|   0:00:01.0| 1903.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_102_/D               |
|  -0.289|   -0.514|-249.745| -290.942|    97.34%|   0:00:00.0| 1903.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1903.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1903.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 221 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1903.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:30, real = 0:05:31, mem = 1752.7M, totSessionCpu=1:13:28 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1752.66M, totSessionCpu=1:13:28 .
**optDesign ... cpu = 0:05:31, real = 0:05:31, mem = 1752.7M, totSessionCpu=1:13:28 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:32, real = 0:05:32, mem = 1752.7M, totSessionCpu=1:13:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=1809.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1809.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:00:50.5 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-2:0-8.-9, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.4, mem=1809.9M
** Profile ** Total reports :  cpu=0:00:00.9, mem=1754.7M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1754.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.946 |-249.749 | -41.197 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.415  | -0.163  | -0.415  |
|           TNS (ns):|-544.480 | -13.803 |-533.083 |
|    Violating Paths:|  2695   |   303   |  2446   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1754.7M
**optDesign ... cpu = 0:05:46, real = 0:05:48, mem = 1752.7M, totSessionCpu=1:13:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1701.1M, totSessionCpu=1:13:47 **
#Created 847 library cell signatures
#Created 29293 NETS and 0 SPECIALNETS signatures
#Created 38293 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.52 (MB), peak = 1574.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.52 (MB), peak = 1574.64 (MB)
Begin checking placement ... (start mem=1705.1M, init mem=1705.1M)
*info: Placed = 38292          (Fixed = 71)
*info: Unplaced = 0           
Placement Density:97.34%(142046/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1705.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27331

Instance distribution across the VT partitions:

 LVT : inst = 11899 (43.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11899 (43.5%)

 HVT : inst = 15432 (56.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15432 (56.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38292 and nets=29293 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1691.1M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1738.7M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1738.7M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1738.7M)
Extracted 40.0004% (CPU Time= 0:00:01.7  MEM= 1738.7M)
Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1738.7M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1738.7M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1742.7M)
Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1742.7M)
Extracted 90.0006% (CPU Time= 0:00:03.7  MEM= 1742.7M)
Extracted 100% (CPU Time= 0:00:05.9  MEM= 1742.7M)
Number of Extracted Resistors     : 544122
Number of Extracted Ground Cap.   : 535431
Number of Extracted Coupling Cap. : 904384
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1722.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1726.727M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1785.44 CPU=0:00:07.2 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 1785.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  8.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1761.48 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1761.5M) ***
*** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=1:14:10 mem=1761.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1761.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1761.5M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1761.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1761.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.946 |-249.749 | -41.197 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1761.5M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1659.9M, totSessionCpu=1:14:12 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1726.66M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 249 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.51 |          0|          0|          0|  97.34  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.51 |          0|          0|          0|  97.34  |   0:00:00.0|    1950.9M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 249 constrained nets 
Layer 7 has 221 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1950.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1826.3M, totSessionCpu=1:14:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1826.27M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1826.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1826.3M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1836.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1836.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1826.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.946 |-249.749 | -41.197 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1836.3M
**optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1826.3M, totSessionCpu=1:14:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=1816.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1816.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1816.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1816.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.946 |-249.749 | -41.197 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1816.7M
**optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1759.5M, totSessionCpu=1:14:22 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 23:10:17 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29291 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#871/29191 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1453.34 (MB), peak = 1574.64 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.16 (MB)
#Total memory = 1453.34 (MB)
#Peak memory = 1574.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1455.14 (MB), peak = 1574.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1465.11 (MB), peak = 1574.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.99 (MB), peak = 1574.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1466.33 (MB), peak = 1574.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203712 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7059 um.
#Total wire length on LAYER M7 = 11743 um.
#Total wire length on LAYER M8 = 13823 um.
#Total number of vias = 213958
#Total number of multi-cut vias = 146950 ( 68.7%)
#Total number of single cut vias = 67008 ( 31.3%)
#Up-Via Summary (total 213958):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65235 ( 65.7%)     34014 ( 34.3%)      99249
#  Metal 2        1419 (  1.7%)     83562 ( 98.3%)      84981
#  Metal 3         133 (  0.6%)     20598 ( 99.4%)      20731
#  Metal 4          45 (  0.9%)      5169 ( 99.1%)       5214
#  Metal 5           4 (  0.3%)      1595 ( 99.7%)       1599
#  Metal 6          50 (  4.2%)      1137 ( 95.8%)       1187
#  Metal 7         122 ( 12.2%)       875 ( 87.8%)        997
#-----------------------------------------------------------
#                67008 ( 31.3%)    146950 ( 68.7%)     213958 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.49 (MB)
#Total memory = 1455.83 (MB)
#Peak memory = 1574.64 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1457.57 (MB), peak = 1574.64 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203712 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7059 um.
#Total wire length on LAYER M7 = 11743 um.
#Total wire length on LAYER M8 = 13823 um.
#Total number of vias = 213958
#Total number of multi-cut vias = 146950 ( 68.7%)
#Total number of single cut vias = 67008 ( 31.3%)
#Up-Via Summary (total 213958):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65235 ( 65.7%)     34014 ( 34.3%)      99249
#  Metal 2        1419 (  1.7%)     83562 ( 98.3%)      84981
#  Metal 3         133 (  0.6%)     20598 ( 99.4%)      20731
#  Metal 4          45 (  0.9%)      5169 ( 99.1%)       5214
#  Metal 5           4 (  0.3%)      1595 ( 99.7%)       1599
#  Metal 6          50 (  4.2%)      1137 ( 95.8%)       1187
#  Metal 7         122 ( 12.2%)       875 ( 87.8%)        997
#-----------------------------------------------------------
#                67008 ( 31.3%)    146950 ( 68.7%)     213958 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 2
#
#
#Start Post Route via swapping..
#0.40% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1457.57 (MB), peak = 1574.64 (MB)
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1460.25 (MB), peak = 1574.64 (MB)
#CELL_VIEW core,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 3
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 278
#Total wire length = 582622 um.
#Total half perimeter of net bounding box = 507390 um.
#Total wire length on LAYER M1 = 724 um.
#Total wire length on LAYER M2 = 144400 um.
#Total wire length on LAYER M3 = 203712 um.
#Total wire length on LAYER M4 = 146855 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7059 um.
#Total wire length on LAYER M7 = 11743 um.
#Total wire length on LAYER M8 = 13823 um.
#Total number of vias = 213958
#Total number of multi-cut vias = 146968 ( 68.7%)
#Total number of single cut vias = 66990 ( 31.3%)
#Up-Via Summary (total 213958):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65234 ( 65.7%)     34015 ( 34.3%)      99249
#  Metal 2        1415 (  1.7%)     83566 ( 98.3%)      84981
#  Metal 3         129 (  0.6%)     20602 ( 99.4%)      20731
#  Metal 4          41 (  0.8%)      5173 ( 99.2%)       5214
#  Metal 5           4 (  0.3%)      1595 ( 99.7%)       1599
#  Metal 6          49 (  4.1%)      1138 ( 95.9%)       1187
#  Metal 7         118 ( 11.8%)       879 ( 88.2%)        997
#-----------------------------------------------------------
#                66990 ( 31.3%)    146968 ( 68.7%)     213958 
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 5.18 (MB)
#Total memory = 1458.52 (MB)
#Peak memory = 1574.64 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 29293 NETS and 0 SPECIALNETS signatures
#Created 38293 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.06 (MB), peak = 1574.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1460.15 (MB), peak = 1574.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -72.69 (MB)
#Total memory = 1417.53 (MB)
#Peak memory = 1574.64 (MB)
#Number of warnings = 1
#Total number of warnings = 157
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 23:10:31 2025
#
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1725.3M, totSessionCpu=1:14:35 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38292 and nets=29293 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1725.3M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1764.9M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1764.9M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1764.9M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1764.9M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1764.9M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1764.9M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1768.9M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1768.9M)
Extracted 90.0004% (CPU Time= 0:00:03.6  MEM= 1768.9M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1768.9M)
Number of Extracted Resistors     : 544145
Number of Extracted Ground Cap.   : 535449
Number of Extracted Coupling Cap. : 904424
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1756.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1756.926M)
**optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1723.3M, totSessionCpu=1:14:42 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1817.62 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:09.0  mem= 1817.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  8.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1793.66 CPU=0:00:02.3 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1793.7M) ***
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=1:14:57 mem=1793.7M)
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1726.9M, totSessionCpu=1:14:57 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1726.9M, totSessionCpu=1:14:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=1784.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1784.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1784.1M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1728.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1728.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.951 |-249.753 | -41.199 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1728.9M
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 1726.9M, totSessionCpu=1:15:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1691.3M, totSessionCpu=1:15:05 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 29293 NETS and 0 SPECIALNETS signatures
#Created 38293 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.41 (MB), peak = 1574.64 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.41 (MB), peak = 1574.64 (MB)
Begin checking placement ... (start mem=1695.3M, init mem=1695.3M)
*info: Placed = 38292          (Fixed = 71)
*info: Unplaced = 0           
Placement Density:97.34%(142046/145924)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1695.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 27331

Instance distribution across the VT partitions:

 LVT : inst = 11899 (43.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 11899 (43.5%)

 HVT : inst = 15432 (56.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 15432 (56.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38292 and nets=29293 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1681.3M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1745.0M)
Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1745.0M)
Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1745.0M)
Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1745.0M)
Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1745.0M)
Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1745.0M)
Extracted 70.0006% (CPU Time= 0:00:02.6  MEM= 1749.0M)
Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 1749.0M)
Extracted 90.0004% (CPU Time= 0:00:03.7  MEM= 1749.0M)
Extracted 100% (CPU Time= 0:00:05.4  MEM= 1749.0M)
Number of Extracted Resistors     : 544145
Number of Extracted Ground Cap.   : 535449
Number of Extracted Coupling Cap. : 904424
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1729.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1732.969M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1791.68 CPU=0:00:07.6 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1791.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29293,  8.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1767.73 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1767.7M) ***
*** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=1:15:28 mem=1767.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1767.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1767.7M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1767.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1767.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.514  | -0.289  | -0.514  |
|           TNS (ns):|-290.951 |-249.753 | -41.199 |
|    Violating Paths:|  1997   |  1837   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.206%
       (97.342% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1767.7M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1658.7M, totSessionCpu=1:15:29 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.515
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in WNS mode
Info: 249 clock nets excluded from IPO operation.
*info: 249 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.514 TNS Slack -290.947 Density 97.34
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.289|   -0.514|-249.749| -290.947|    97.34%|   0:00:00.0| 1903.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.276|   -0.515|-254.805| -297.755|    97.35%|   0:00:13.0| 1893.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -0.515|-252.931| -296.351|    97.35%|   0:00:07.0| 1905.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
|  -0.275|   -0.514|-253.285| -296.704|    97.35%|   0:00:00.0| 1905.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.7 real=0:00:20.0 mem=1905.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.8 real=0:00:20.0 mem=1905.4M) ***
** GigaOpt Optimizer WNS Slack -0.514 TNS Slack -296.704 Density 97.35
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 11 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 260 constrained nets 
Layer 7 has 222 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.3 real=0:00:20.0 mem=1905.4M) ***
*** Starting refinePlace (1:15:58 mem=1894.3M) ***
Density distribution unevenness ratio = 1.187%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1894.3MB
Summary Report:
Instances move: 0 (out of 27283 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1894.3MB
*** Finished refinePlace (1:15:58 mem=1894.3M) ***
Density distribution unevenness ratio = 1.183%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Optimization in TNS mode
Info: 260 clock nets excluded from IPO operation.
*info: 260 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.514 TNS Slack -296.704 Density 97.37
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -0.514|-253.285| -296.704|    97.37%|   0:00:00.0| 1908.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
|  -0.275|   -0.515|-252.741| -296.161|    97.37%|   0:00:02.0| 1910.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
|  -0.275|   -0.515|-252.376| -295.795|    97.38%|   0:00:00.0| 1910.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
|  -0.275|   -0.515|-252.372| -295.792|    97.38%|   0:00:01.0| 1910.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
|  -0.275|   -0.515|-253.870| -297.289|    97.37%|   0:00:01.0| 1910.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -0.275|   -0.515|-252.812| -296.232|    97.37%|   0:00:00.0| 1910.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
|  -0.275|   -0.515|-252.738| -296.157|    97.37%|   0:00:01.0| 1910.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
|  -0.275|   -0.515|-253.790| -297.210|    97.37%|   0:00:01.0| 1910.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
|  -0.275|   -0.515|-252.536| -295.956|    97.37%|   0:00:00.0| 1910.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_3_/E                                            |
|  -0.275|   -0.515|-252.268| -295.688|    97.37%|   0:00:00.0| 1910.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_46_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 5 and inserted 24 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.277|   -0.543|-232.729| -280.830|    97.37%|   0:00:12.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_6_/E                                            |
|  -0.277|   -0.543|-232.626| -280.727|    97.37%|   0:00:00.0| 1939.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_/D    |
|  -0.277|   -0.543|-232.586| -280.687|    97.38%|   0:00:01.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/E                                           |
|  -0.277|   -0.543|-232.452| -280.553|    97.38%|   0:00:00.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_52_/E                                           |
|  -0.277|   -0.543|-232.495| -280.596|    97.38%|   0:00:02.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/E                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.277|   -0.543|-231.579| -279.737|    97.38%|   0:00:08.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
|        |         |        |         |          |            |        |          |         | eg_34_/E                                           |
|  -0.277|   -0.543|-231.499| -279.657|    97.38%|   0:00:00.0| 1939.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_23_/E                                         |
|  -0.277|   -0.543|-231.129| -279.288|    97.38%|   0:00:02.0| 1956.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_102_/D               |
|  -0.277|   -0.543|-230.887| -279.046|    97.38%|   0:00:00.0| 1956.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_43_/D                |
|  -0.277|   -0.543|-230.816| -278.974|    97.38%|   0:00:01.0| 1956.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory2_reg_45_/D                |
|  -0.277|   -0.543|-230.763| -278.922|    97.38%|   0:00:00.0| 1956.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory1_reg_53_/D                |
|  -0.277|   -0.543|-230.763| -278.922|    97.38%|   0:00:00.0| 1956.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
|        |         |        |         |          |            |        |          |         | _reg_38_/E                                         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.2 real=0:00:32.0 mem=1956.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.3 real=0:00:32.0 mem=1956.0M) ***
** GigaOpt Optimizer WNS Slack -0.543 TNS Slack -278.922 Density 97.38
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 50 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 223 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:32.8 real=0:00:33.0 mem=1956.0M) ***
*** Starting refinePlace (1:16:37 mem=1936.9M) ***
Density distribution unevenness ratio = 1.162%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1936.9MB
Summary Report:
Instances move: 0 (out of 27323 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1936.9MB
*** Finished refinePlace (1:16:37 mem=1936.9M) ***
Density distribution unevenness ratio = 1.159%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.277 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.2771
        slack threshold: 1.1429
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 871 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.543 ns
Total 0 nets layer assigned (0.4).
GigaOpt: setting up router preferences
        design wns: -0.5430
        slack threshold: 0.8770
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 871 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1870.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1870.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1870.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1870.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.543  | -0.277  | -0.543  |
|           TNS (ns):|-278.923 |-230.764 | -48.158 |
|    Violating Paths:|  1832   |  1672   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.292%
       (97.429% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1870.6M
**optDesign ... cpu = 0:01:37, real = 0:01:36, mem = 1737.5M, totSessionCpu=1:16:42 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar 21 23:12:36 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1414 connects to NET FE_PSN1721_pmem_in_75_ at location ( 178.300 280.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1094 connects to NET FE_PSN1721_pmem_in_75_ at location ( 183.900 280.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PSN1721_pmem_in_75_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1733 connects to NET FE_PSN1706_pmem_in_76_ at location ( 297.300 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1093 connects to NET FE_PSN1706_pmem_in_76_ at location ( 301.300 176.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST psum_mem_instance/U1413 connects to NET FE_PSN1706_pmem_in_76_ at location ( 307.700 173.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_PSN1706_pmem_in_76_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 connects to NET mac_array_instance/FE_USKN1576_CTS_36 at location ( 205.300 282.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/FE_USKN1576_CTS_36 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST CTS_ccl_BUF_clk_G0_L4_43 connects to NET CTS_223 at location ( 225.700 41.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_223 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9024_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5046_0 at location ( 173.700 105.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5046_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9024_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5045_0 at location ( 174.100 106.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5045_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9032_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5038_0 at location ( 172.500 109.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_5038_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8545_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4723_0 at location ( 237.500 183.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4723_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_8545_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4722_0 at location ( 237.900 183.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4722_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8323_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4580_0 at location ( 47.100 254.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4580_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8323_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4234_0 at location ( 46.700 253.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4234_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7432_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4173_0 at location ( 267.900 234.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4173_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7432_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4172_0 at location ( 267.700 234.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4172_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4398_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2613_0 at location ( 259.700 238.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2613_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4398_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2612_0 at location ( 260.100 237.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2612_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U34 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1177_FE_RN_1070_0 at location ( 207.500 239.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1177_FE_RN_1070_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1430_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1026_0 at location ( 255.100 167.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1026_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1025_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_531_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_497_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 60 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 65
#  Number of instances deleted (including moved) = 5
#  Number of instances resized = 88
#  Number of instances with pin swaps = 3
#  Total number of placement changes (moved instances are counted twice) = 158
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 29351 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#871/29251 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1414.99 (MB), peak = 1624.87 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 261.520 72.100 ) on M1 for NET CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 95.320 169.300 ) on M1 for NET CTS_213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 123.120 169.300 ) on M1 for NET CTS_213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 110.720 199.900 ) on M1 for NET CTS_213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 129.920 187.300 ) on M1 for NET CTS_213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 239.120 41.500 ) on M1 for NET CTS_220. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 225.850 41.195 ) on M1 for NET CTS_223. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 297.130 178.300 ) on M1 for NET FE_PSN1706_pmem_in_76_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 307.530 172.900 ) on M1 for NET FE_PSN1706_pmem_in_76_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 301.130 176.500 ) on M1 for NET FE_PSN1706_pmem_in_76_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 178.130 280.900 ) on M1 for NET FE_PSN1721_pmem_in_75_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 183.730 280.900 ) on M1 for NET FE_PSN1721_pmem_in_75_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 387.685 181.900 ) on M1 for NET FE_PSN1835_pmem_in_106_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 66.750 61.300 ) on M1 for NET FE_PSN1836_mac_in_45_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 249.530 68.505 ) on M1 for NET FE_USKN1511_CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 389.160 21.700 ) on M1 for NET FE_USKN1533_CTS_196. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 381.155 198.100 ) on M1 for NET FE_USKN1566_CTS_231. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 310.555 72.100 ) on M1 for NET FE_USKN1569_CTS_202. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 170.820 221.480 ) on M1 for NET FE_USKN1570_CTS_209. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 350.755 309.700 ) on M1 for NET FE_USKN1573_CTS_230. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#337 routed nets are extracted.
#    159 (0.54%) extracted nets are partially routed.
#28873 routed nets are imported.
#41 (0.14%) nets are without wires.
#102 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29353.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 159
#
#Start data preparation...
#
#Data preparation is done on Fri Mar 21 23:12:40 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar 21 23:12:42 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1927          80       17956    91.25%
#  Metal 2        V        1928          84       17956     2.80%
#  Metal 3        H        2007           0       17956     0.13%
#  Metal 4        V        1762         250       17956     4.43%
#  Metal 5        H        2007           0       17956     0.00%
#  Metal 6        V        2012           0       17956     0.00%
#  Metal 7        H         502           0       17956     0.00%
#  Metal 8        V         503           0       17956     0.00%
#  --------------------------------------------------------------
#  Total                  12649       2.56%  143648    12.33%
#
#  322 nets (1.10%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1416.43 (MB), peak = 1624.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.35 (MB), peak = 1624.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.06 (MB), peak = 1624.87 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.27 (MB), peak = 1624.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 102 (skipped).
#Total number of routable nets = 29251.
#Total number of nets in the design = 29353.
#
#200 routable nets have only global wires.
#29051 routable nets have only detail routed wires.
#75 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#513 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 65                 10             125  
#-------------------------------------------------------------------
#        Total                 65                 10             125  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                322                266           28663  
#-------------------------------------------------------------------
#        Total                322                266           28663  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.06%)      4(0.02%)   (0.08%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     11(0.01%)      4(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 322
#Total wire length = 583631 um.
#Total half perimeter of net bounding box = 508454 um.
#Total wire length on LAYER M1 = 722 um.
#Total wire length on LAYER M2 = 144420 um.
#Total wire length on LAYER M3 = 204247 um.
#Total wire length on LAYER M4 = 147301 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7059 um.
#Total wire length on LAYER M7 = 11749 um.
#Total wire length on LAYER M8 = 13826 um.
#Total number of vias = 214299
#Total number of multi-cut vias = 146892 ( 68.5%)
#Total number of single cut vias = 67407 ( 31.5%)
#Up-Via Summary (total 214299):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65364 ( 65.8%)     33984 ( 34.2%)      99348
#  Metal 2        1564 (  1.8%)     83527 ( 98.2%)      85091
#  Metal 3         253 (  1.2%)     20596 ( 98.8%)      20849
#  Metal 4          45 (  0.9%)      5173 ( 99.1%)       5218
#  Metal 5           8 (  0.5%)      1595 ( 99.5%)       1603
#  Metal 6          53 (  4.5%)      1138 ( 95.5%)       1191
#  Metal 7         120 ( 12.0%)       879 ( 88.0%)        999
#-----------------------------------------------------------
#                67407 ( 31.5%)    146892 ( 68.5%)     214299 
#
#Total number of involved priority nets 65
#Maximum src to sink distance for priority net 184.7
#Average of max src_to_sink distance for priority net 26.7
#Average of ave src_to_sink distance for priority net 23.5
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1436.27 (MB), peak = 1624.87 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1416.31 (MB), peak = 1624.87 (MB)
#Start Track Assignment.
#Done with 89 horizontal wires in 2 hboxes and 80 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 322
#Total wire length = 583722 um.
#Total half perimeter of net bounding box = 508454 um.
#Total wire length on LAYER M1 = 755 um.
#Total wire length on LAYER M2 = 144432 um.
#Total wire length on LAYER M3 = 204288 um.
#Total wire length on LAYER M4 = 147307 um.
#Total wire length on LAYER M5 = 54307 um.
#Total wire length on LAYER M6 = 7059 um.
#Total wire length on LAYER M7 = 11749 um.
#Total wire length on LAYER M8 = 13826 um.
#Total number of vias = 214294
#Total number of multi-cut vias = 146892 ( 68.5%)
#Total number of single cut vias = 67402 ( 31.5%)
#Up-Via Summary (total 214294):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65362 ( 65.8%)     33984 ( 34.2%)      99346
#  Metal 2        1562 (  1.8%)     83527 ( 98.2%)      85089
#  Metal 3         252 (  1.2%)     20596 ( 98.8%)      20848
#  Metal 4          45 (  0.9%)      5173 ( 99.1%)       5218
#  Metal 5           8 (  0.5%)      1595 ( 99.5%)       1603
#  Metal 6          53 (  4.5%)      1138 ( 95.5%)       1191
#  Metal 7         120 ( 12.0%)       879 ( 88.0%)        999
#-----------------------------------------------------------
#                67402 ( 31.5%)    146892 ( 68.5%)     214294 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1470.89 (MB), peak = 1624.87 (MB)
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 55.76 (MB)
#Total memory = 1470.89 (MB)
#Peak memory = 1624.87 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 20.9% required routing.
#    number of violations = 17
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            3        0        0        1        1        5
#	M2            8        3        0        0        0       11
#	M3            0        0        0        0        0        0
#	M4            0        0        1        0        0        1
#	Totals       11        3        1        1        1       17
#153 out of 38352 instances need to be verified(marked ipoed).
#11.3% of the total area is being checked for drcs
#11.3% of the total area was checked
#    number of violations = 139
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           57        1       12       35       18        1      124
#	M2            9        0        4        0        0        0       13
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        2        0        0        2
#	Totals       66        1       16       37       18        1      139
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1470.75 (MB), peak = 1624.87 (MB)
#start 1st optimization iteration ...
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           10        5        2        6        0       23
#	M2            1        1        2        0        0        4
#	M3            0        0        0        0        1        1
#	M4            0        0        2        0        0        2
#	Totals       11        6        6        6        1       30
#    number of process antenna violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1447.14 (MB), peak = 1624.87 (MB)
#start 2nd optimization iteration ...
#    number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           10        2        2        6        0       20
#	M2            1        1        0        0        1        3
#	Totals       11        3        2        6        1       23
#    number of process antenna violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1448.35 (MB), peak = 1624.87 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1450.50 (MB), peak = 1624.87 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.44 (MB), peak = 1624.87 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.65 (MB), peak = 1624.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 322
#Total wire length = 583609 um.
#Total half perimeter of net bounding box = 508454 um.
#Total wire length on LAYER M1 = 717 um.
#Total wire length on LAYER M2 = 144376 um.
#Total wire length on LAYER M3 = 204247 um.
#Total wire length on LAYER M4 = 147301 um.
#Total wire length on LAYER M5 = 54335 um.
#Total wire length on LAYER M6 = 7060 um.
#Total wire length on LAYER M7 = 11744 um.
#Total wire length on LAYER M8 = 13829 um.
#Total number of vias = 214606
#Total number of multi-cut vias = 146298 ( 68.2%)
#Total number of single cut vias = 68308 ( 31.8%)
#Up-Via Summary (total 214606):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65515 ( 65.9%)     33853 ( 34.1%)      99368
#  Metal 2        2052 (  2.4%)     83185 ( 97.6%)      85237
#  Metal 3         481 (  2.3%)     20499 ( 97.7%)      20980
#  Metal 4          68 (  1.3%)      5159 ( 98.7%)       5227
#  Metal 5           6 (  0.4%)      1594 ( 99.6%)       1600
#  Metal 6          55 (  4.6%)      1133 ( 95.4%)       1188
#  Metal 7         131 ( 13.0%)       875 ( 87.0%)       1006
#-----------------------------------------------------------
#                68308 ( 31.8%)    146298 ( 68.2%)     214606 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -43.97 (MB)
#Total memory = 1426.91 (MB)
#Peak memory = 1624.87 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1428.65 (MB), peak = 1624.87 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 322
#Total wire length = 583609 um.
#Total half perimeter of net bounding box = 508454 um.
#Total wire length on LAYER M1 = 717 um.
#Total wire length on LAYER M2 = 144376 um.
#Total wire length on LAYER M3 = 204247 um.
#Total wire length on LAYER M4 = 147301 um.
#Total wire length on LAYER M5 = 54335 um.
#Total wire length on LAYER M6 = 7060 um.
#Total wire length on LAYER M7 = 11744 um.
#Total wire length on LAYER M8 = 13829 um.
#Total number of vias = 214606
#Total number of multi-cut vias = 146298 ( 68.2%)
#Total number of single cut vias = 68308 ( 31.8%)
#Up-Via Summary (total 214606):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65515 ( 65.9%)     33853 ( 34.1%)      99368
#  Metal 2        2052 (  2.4%)     83185 ( 97.6%)      85237
#  Metal 3         481 (  2.3%)     20499 ( 97.7%)      20980
#  Metal 4          68 (  1.3%)      5159 ( 98.7%)       5227
#  Metal 5           6 (  0.4%)      1594 ( 99.6%)       1600
#  Metal 6          55 (  4.6%)      1133 ( 95.4%)       1188
#  Metal 7         131 ( 13.0%)       875 ( 87.0%)       1006
#-----------------------------------------------------------
#                68308 ( 31.8%)    146298 ( 68.2%)     214606 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#25.02% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1429.68 (MB), peak = 1624.87 (MB)
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1430.36 (MB), peak = 1624.87 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 322
#Total wire length = 583609 um.
#Total half perimeter of net bounding box = 508454 um.
#Total wire length on LAYER M1 = 717 um.
#Total wire length on LAYER M2 = 144376 um.
#Total wire length on LAYER M3 = 204247 um.
#Total wire length on LAYER M4 = 147301 um.
#Total wire length on LAYER M5 = 54335 um.
#Total wire length on LAYER M6 = 7060 um.
#Total wire length on LAYER M7 = 11744 um.
#Total wire length on LAYER M8 = 13829 um.
#Total number of vias = 214606
#Total number of multi-cut vias = 147564 ( 68.8%)
#Total number of single cut vias = 67042 ( 31.2%)
#Up-Via Summary (total 214606):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       65290 ( 65.7%)     34078 ( 34.3%)      99368
#  Metal 2        1426 (  1.7%)     83811 ( 98.3%)      85237
#  Metal 3         124 (  0.6%)     20856 ( 99.4%)      20980
#  Metal 4          35 (  0.7%)      5192 ( 99.3%)       5227
#  Metal 5           4 (  0.2%)      1596 ( 99.8%)       1600
#  Metal 6          42 (  3.5%)      1146 ( 96.5%)       1188
#  Metal 7         121 ( 12.0%)       885 ( 88.0%)       1006
#-----------------------------------------------------------
#                67042 ( 31.2%)    147564 ( 68.8%)     214606 
#
#detailRoute Statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -42.27 (MB)
#Total memory = 1428.62 (MB)
#Peak memory = 1624.87 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 29353 NETS and 0 SPECIALNETS signatures
#Created 38353 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1430.94 (MB), peak = 1624.87 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1431.07 (MB), peak = 1624.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -92.02 (MB)
#Total memory = 1385.64 (MB)
#Peak memory = 1624.87 (MB)
#Number of warnings = 63
#Total number of warnings = 220
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar 21 23:13:32 2025
#
**optDesign ... cpu = 0:02:33, real = 0:02:32, mem = 1704.0M, totSessionCpu=1:17:38 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=38352 and nets=29353 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1704.0M)
Extracted 10.0005% (CPU Time= 0:00:01.0  MEM= 1743.7M)
Extracted 20.0004% (CPU Time= 0:00:01.3  MEM= 1743.7M)
Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1743.7M)
Extracted 40.0005% (CPU Time= 0:00:01.7  MEM= 1743.7M)
Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1743.7M)
Extracted 60.0005% (CPU Time= 0:00:02.1  MEM= 1743.7M)
Extracted 70.0004% (CPU Time= 0:00:02.5  MEM= 1747.7M)
Extracted 80.0006% (CPU Time= 0:00:03.0  MEM= 1747.7M)
Extracted 90.0005% (CPU Time= 0:00:03.5  MEM= 1747.7M)
Extracted 100% (CPU Time= 0:00:05.3  MEM= 1747.7M)
Number of Extracted Resistors     : 545087
Number of Extracted Ground Cap.   : 536259
Number of Extracted Coupling Cap. : 906540
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1735.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1739.652M)
**optDesign ... cpu = 0:02:40, real = 0:02:39, mem = 1701.7M, totSessionCpu=1:17:45 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 29353,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1796.82 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.AAE_2k5Xf0/.AAE_30564/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:10.0  mem= 1796.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 29353,  7.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1772.87 CPU=0:00:02.2 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1772.9M) ***
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=1:18:00 mem=1772.9M)
**optDesign ... cpu = 0:02:55, real = 0:02:54, mem = 1703.9M, totSessionCpu=1:18:00 **
*** Timing NOT met, worst failing slack is -0.534
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 290 clock nets excluded from IPO operation.
*info: 290 clock nets excluded
*info: 2 special nets excluded.
*info: 102 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -278.121 Density 97.43
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.272|   -0.534|-230.225| -278.121|    97.43%|   0:00:00.0| 1942.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
|  -0.272|   -0.534|-230.225| -278.121|    97.43%|   0:00:01.0| 1942.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_15_/D   |
|  -0.272|   -0.534|-230.225| -278.121|    97.43%|   0:00:01.0| 1942.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D    |
|  -0.272|   -0.534|-230.225| -278.121|    97.43%|   0:00:00.0| 1942.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_15_/D   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1942.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=1942.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 290 constrained nets 
Layer 7 has 223 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=1942.7M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:03:01, real = 0:03:00, mem = 1793.7M, totSessionCpu=1:18:06 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1793.73M, totSessionCpu=1:18:07 .
**optDesign ... cpu = 0:03:02, real = 0:03:01, mem = 1793.7M, totSessionCpu=1:18:07 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.90MB/1322.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1323.23MB/1323.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1323.28MB/1323.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT)
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 10%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 20%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 30%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 40%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 50%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 60%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 70%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 80%
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT): 90%

Finished Levelizing
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT)

Starting Activity Propagation
2025-Mar-21 23:14:02 (2025-Mar-22 06:14:02 GMT)
2025-Mar-21 23:14:03 (2025-Mar-22 06:14:03 GMT): 10%
2025-Mar-21 23:14:03 (2025-Mar-22 06:14:03 GMT): 20%

Finished Activity Propagation
2025-Mar-21 23:14:03 (2025-Mar-22 06:14:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1324.92MB/1324.92MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-21 23:14:03 (2025-Mar-22 06:14:03 GMT)
 ... Calculating switching power
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 10%
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 20%
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 30%
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 40%
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-21 23:14:04 (2025-Mar-22 06:14:04 GMT): 60%
2025-Mar-21 23:14:05 (2025-Mar-22 06:14:05 GMT): 70%
2025-Mar-21 23:14:05 (2025-Mar-22 06:14:05 GMT): 80%
2025-Mar-21 23:14:06 (2025-Mar-22 06:14:06 GMT): 90%

Finished Calculating power
2025-Mar-21 23:14:06 (2025-Mar-22 06:14:06 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1325.99MB/1325.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1325.99MB/1325.99MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1326.02MB/1326.02MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-21 23:14:06 (2025-Mar-22 06:14:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.53428783 	   66.2183%
Total Switching Power:      39.80833679 	   32.7319%
Total Leakage Power:         1.27684853 	    1.0499%
Total Power:               121.61947317
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         43.45       3.011       0.307       46.77       38.45
Macro                                  0           0     0.05571     0.05571      0.0458
IO                                     0           0           0           0           0
Combinational                      32.67       28.94      0.8835        62.5       51.39
Clock (Combinational)              4.412       7.858     0.03058        12.3       10.11
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.53       39.81       1.277       121.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.53       39.81       1.277       121.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.412       7.858     0.03058        12.3       10.11
-----------------------------------------------------------------------------------------
Total                              4.412       7.858     0.03058        12.3       10.11
-----------------------------------------------------------------------------------------
Total leakage power = 1.27685 mW
Cell usage statistics:  
Library tcbn65gpluswc , 38352 cells ( 100.000000%) , 1.27685 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1327.11MB/1327.11MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:03:07, real = 0:03:07, mem = 1793.7M, totSessionCpu=1:18:12 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:08, real = 0:03:08, mem = 1793.7M, totSessionCpu=1:18:13 **
** Profile ** Start :  cpu=0:00:00.0, mem=1851.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1851.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1851.0M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1795.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1795.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.534  | -0.272  | -0.534  |
|           TNS (ns):|-278.122 |-230.225 | -47.896 |
|    Violating Paths:|  1850   |  1690   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.292%
       (97.429% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1795.7M
**optDesign ... cpu = 0:03:11, real = 0:03:11, mem = 1793.7M, totSessionCpu=1:18:16 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell DCAP32 / prefix FILLER).
*INFO:   Added 6 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 74 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 310 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 1064 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 1454 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 1454 new insts, 1454 new pwr-pin connections were made to global net 'VDD'.
1454 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 39806 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1793.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area : 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:12.3  ELAPSED TIME: 12.00  MEM: 163.4M) ***

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1957.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 23.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 6
  Overlap     : 0
End Summary

  Verification Complete : 6 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:22.7  MEM: 143.0M)

<CMD> saveDesign Step5_postRoute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "Step5_postRoute.enc.dat/core.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.30564 in Step5_postRoute.enc.dat/scheduling_file.cts
Saving preference file Step5_postRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 6 markers are saved ...
... 6 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:02.0 mem=2100.2M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design Step5_postRoute.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> streamOut core.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          39806

Ports/Pins                           242
    metal layer M3                   242

Nets                              330191
    metal layer M1                  1580
    metal layer M2                173472
    metal layer M3                106875
    metal layer M4                 36311
    metal layer M5                  6960
    metal layer M6                  1636
    metal layer M7                  2142
    metal layer M8                  1215

    Via Instances                 214606

Special Nets                         656
    metal layer M1                   642
    metal layer M2                     3
    metal layer M4                    11

    Via Instances                   4340

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               29488
    metal layer M1                   582
    metal layer M2                 23577
    metal layer M3                  5051
    metal layer M4                   232
    metal layer M5                    23
    metal layer M6                     6
    metal layer M7                     9
    metal layer M8                     8


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Fri Mar 21 23:23:54 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Fri Mar 21 23:23:55 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/.mmmc4BwDYm/modes/CON/CON.sdc' ...
Current (total cpu=1:20:52, real=1:52:30, peak res=1518.0M, current mem=1798.7M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1010.2M, current mem=1808.4M)
Current (total cpu=1:20:52, real=1:52:30, peak res=1518.0M, current mem=1808.4M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=39806 and nets=29353 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_30564_ieng6-ece-11.ucsd.edu_trhussain_8yH3ve/core_30564_fLWDgX.rcdb.d -maxResLength 200 
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x6b)[0xc36a34b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7fc8a7bf6630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7fc8add97e2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7fc8ac3d1382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7fc8ac3d16e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7fc8ac3d72ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7fc8add9a87f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fc8a6d1a555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
Thread 16 (Thread 0x7fc8a31ab700 (LWP 30641)):
#0  0x00007fc8a6dedb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 15 (Thread 0x7fc89be2b700 (LWP 30642)):
#0  0x00007fc8a6dbd9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fc8a6dbd894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 14 (Thread 0x7fc89b529700 (LWP 30643)):
#0  0x00007fc8a7bf5e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 13 (Thread 0x7fc899a1b700 (LWP 30644)):
#0  0x00007fc8a7bf63c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 12 (Thread 0x7fc88650d700 (LWP 30673)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fc8ac2b37d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fc8acf91c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fc8ac2b2ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 11 (Thread 0x7fc885d0c700 (LWP 30674)):
#0  0x00007fc8a6dedb43 in select () from /usr/lib64/libc.so.6
#1  0x00007fc8ac4009b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fc8ac404e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fc8ac405537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fc8ac3d1382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fc8ac3d16e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fc8ac2b00cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fc8ac3ac718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fc8ac2b2ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 10 (Thread 0x7fc879b5e700 (LWP 30720)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 9 (Thread 0x7fc87c363700 (LWP 30721)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 8 (Thread 0x7fc87cb64700 (LWP 30722)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 7 (Thread 0x7fc87d365700 (LWP 30723)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 6 (Thread 0x7fc86c187700 (LWP 30724)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 5 (Thread 0x7fc86b986700 (LWP 30725)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 4 (Thread 0x7fc86b185700 (LWP 30726)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 3 (Thread 0x7fc86a984700 (LWP 30727)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 2 (Thread 0x7fc842299700 (LWP 6915)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6
Thread 1 (Thread 0x7fc8afbc72c0 (LWP 30564)):
#0  0x00007fc8a6dbd659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fc8a6d3af62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fc8a6d3b311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fc8add97e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fc8ac3d1382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fc8ac3d16e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fc8ac3d72ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fc8add9a87f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 6915]
[New LWP 30727]
[New LWP 30726]
[New LWP 30725]
[New LWP 30724]
[New LWP 30723]
[New LWP 30722]
[New LWP 30721]
[New LWP 30720]
[New LWP 30674]
[New LWP 30673]
[New LWP 30644]
[New LWP 30643]
[New LWP 30642]
[New LWP 30641]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/usr/lib64/libthread_db.so.1".
0x00007fc8a6dbd659 in waitpid () from /usr/lib64/libc.so.6

Thread 16 (Thread 0x7fc8a31ab700 (LWP 30641)):
#0  0x00007fc8a6dedb43 in select () from /usr/lib64/libc.so.6
#1  0x0000000010157950 in NotifierThreadProc ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 15 (Thread 0x7fc89be2b700 (LWP 30642)):
#0  0x00007fc8a6dbd9fd in nanosleep () from /usr/lib64/libc.so.6
#1  0x00007fc8a6dbd894 in sleep () from /usr/lib64/libc.so.6
#2  0x000000000c38337c in syiPeakMem(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 14 (Thread 0x7fc89b529700 (LWP 30643)):
#0  0x00007fc8a7bf5e9d in nanosleep () from /usr/lib64/libpthread.so.0
#1  0x0000000003e94789 in rdaiLicRecheck(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 13 (Thread 0x7fc899a1b700 (LWP 30644)):
#0  0x00007fc8a7bf63c1 in sigwait () from /usr/lib64/libpthread.so.0
#1  0x0000000002c2c3ed in ctrlCHandle(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 12 (Thread 0x7fc88650d700 (LWP 30673)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00007fc8ac2b37d3 in QWaitCondition::wait(QMutex*, unsigned long) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fc8acf91c88 in QFileInfoGatherer::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtGui.so.4
#3  0x00007fc8ac2b2ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x0000000002e60919 in create_head(void*) ()
#5  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#6  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 11 (Thread 0x7fc885d0c700 (LWP 30674)):
#0  0x00007fc8a6dedb43 in select () from /usr/lib64/libc.so.6
#1  0x00007fc8ac4009b6 in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#2  0x00007fc8ac404e08 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#3  0x00007fc8ac405537 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#4  0x00007fc8ac3d1382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#5  0x00007fc8ac3d16e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#6  0x00007fc8ac2b00cf in QThread::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#7  0x00007fc8ac3ac718 in QInotifyFileSystemWatcherEngine::run() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#8  0x00007fc8ac2b2ffe in QThreadPrivate::start(void*) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#9  0x0000000002e60919 in create_head(void*) ()
#10 0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#11 0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 10 (Thread 0x7fc879b5e700 (LWP 30720)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 9 (Thread 0x7fc87c363700 (LWP 30721)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 8 (Thread 0x7fc87cb64700 (LWP 30722)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 7 (Thread 0x7fc87d365700 (LWP 30723)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 6 (Thread 0x7fc86c187700 (LWP 30724)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 5 (Thread 0x7fc86b986700 (LWP 30725)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 4 (Thread 0x7fc86b185700 (LWP 30726)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 3 (Thread 0x7fc86a984700 (LWP 30727)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x000000000fe4d40e in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x000000000fe4d55f in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000002e60919 in create_head(void*) ()
#4  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#5  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 2 (Thread 0x7fc842299700 (LWP 6915)):
#0  0x00007fc8a7bf2a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /usr/lib64/libpthread.so.0
#1  0x00000000074bbbf7 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000002e60919 in create_head(void*) ()
#3  0x00007fc8a7beeea5 in start_thread () from /usr/lib64/libpthread.so.0
#4  0x00007fc8a6df6b0d in clone () from /usr/lib64/libc.so.6

Thread 1 (Thread 0x7fc8afbc72c0 (LWP 30564)):
#0  0x00007fc8a6dbd659 in waitpid () from /usr/lib64/libc.so.6
#1  0x00007fc8a6d3af62 in do_system () from /usr/lib64/libc.so.6
#2  0x00007fc8a6d3b311 in system () from /usr/lib64/libc.so.6
#3  0x000000000c369fd9 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x000000000c36a34b in syStackTrace ()
#5  0x0000000002c2f3b5 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x0000000008185967 in peMain(char*) ()
#8  0x00000000082a123b in dcRCExtraction(char*) ()
#9  0x0000000003df57ce in ctesDelayCalculator::init(TADbContext*, taboolean) ()
#10 0x0000000003df59a9 in ctesDelayCalculator::ctesDelayCalculator(TADbContext*, taboolean, taboolean, void (*)(), taboolean) ()
#11 0x0000000003df5b90 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.812] ()
#12 0x000000000e7704e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#13 0x000000000c526f45 in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#14 0x000000000c531f9e in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#15 0x0000000009cf5a92 in esiTAInitializeTimingWindows(TADbContext*) ()
#16 0x0000000009d0945d in AaeSIFlow::process(TADbContext*) ()
#17 0x0000000009d09b7b in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#18 0x000000000c526ecb in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean) [clone .clone.54] ()
#19 0x000000000c52d527 in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#20 0x000000000d400429 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#21 0x000000000dec9c25 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#22 0x000000000deb3448 in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#23 0x0000000010054edf in TclInvokeStringCommand ()
#24 0x0000000010055307 in TclNRRunCallbacks ()
#25 0x000000001005603b in TclEvalEx ()
#26 0x00000000100563a6 in Tcl_EvalEx ()
#27 0x0000000010056430 in TclNREvalObjEx ()
#28 0x000000001010b4e7 in TclNREvalFile ()
#29 0x0000000010072f7f in TclNRSourceObjCmd ()
#30 0x0000000010055307 in TclNRRunCallbacks ()
#31 0x00000000100f00dc in Tcl_RecordAndEvalObj ()
#32 0x00000000100f02f6 in Tcl_RecordAndEval ()
#33 0x0000000002cf81a6 in rdaEditCmdLineEnd(char*) ()
#34 0x0000000009f66a57 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#35 0x000000000a8e9eae in Redline::EmacsMode::AcceptLine() ()
#36 0x000000000a8f35d1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#37 0x000000000a90198b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#38 0x000000000a90057c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#39 0x000000000a8e9605 in Redline::Editor::Internals::Run(bool) ()
#40 0x0000000010156ccf in FileHandlerEventProc ()
#41 0x0000000010116f3f in Tcl_ServiceEvent ()
#42 0x00000000101172ab in Tcl_DoOneEvent ()
#43 0x00007fc8add97e2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#44 0x00007fc8ac3d1382 in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#45 0x00007fc8ac3d16e4 in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#46 0x00007fc8ac3d72ab in QCoreApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4
#47 0x00007fc8add9a87f in TqApplication::exec() () from /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so
#48 0x0000000002cde0f9 in edi_app_init(Tcl_Interp*) ()
#49 0x0000000010111be1 in Tcl_MainEx ()
#50 0x00000000029b3d66 in main ()
A debugging session is active.

	Inferior 1 [process 30564] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 30564) detached]
