Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Jan 28 18:26:39 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.535        0.000                      0                  104        0.162        0.000                      0                  104        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
mmcm_inst/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.032        0.000                      0                   61        0.162        0.000                      0                   61       19.500        0.000                       0                    30  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   5.535        0.000                      0                   43        0.265        0.000                      0                   43        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/inst/clk_in1
  To Clock:  mmcm_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.032ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.076ns (31.529%)  route 2.337ns (68.471%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.501     1.077    display/vcounter[10]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511    37.128    display/CLK
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[0]/C
                         clock pessimism              0.507    37.635    
                         clock uncertainty           -0.098    37.538    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    37.109    display/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 36.032    

Slack (MET) :             36.032ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.076ns (31.529%)  route 2.337ns (68.471%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.501     1.077    display/vcounter[10]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.511    37.128    display/CLK
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[1]/C
                         clock pessimism              0.507    37.635    
                         clock uncertainty           -0.098    37.538    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    37.109    display/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         37.109    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 36.032    

Slack (MET) :             36.107ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.076ns (30.206%)  route 2.486ns (69.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.000     0.168    display/hcounter[10]_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.332     0.500 r  display/vcounter[10]_i_2/O
                         net (fo=11, routed)          0.726     1.226    display/vcounter[10]_i_2_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    37.334    display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 36.107    

Slack (MET) :             36.107ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.076ns (30.206%)  route 2.486ns (69.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.000     0.168    display/hcounter[10]_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.332     0.500 r  display/vcounter[10]_i_2/O
                         net (fo=11, routed)          0.726     1.226    display/vcounter[10]_i_2_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[2]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    37.334    display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 36.107    

Slack (MET) :             36.107ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.076ns (30.206%)  route 2.486ns (69.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.000     0.168    display/hcounter[10]_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.332     0.500 r  display/vcounter[10]_i_2/O
                         net (fo=11, routed)          0.726     1.226    display/vcounter[10]_i_2_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[6]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    37.334    display/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 36.107    

Slack (MET) :             36.107ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.076ns (30.206%)  route 2.486ns (69.794%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.000     0.168    display/hcounter[10]_i_3_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.332     0.500 r  display/vcounter[10]_i_2/O
                         net (fo=11, routed)          0.726     1.226    display/vcounter[10]_i_2_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    37.334    display/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.334    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 36.107    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.076ns (32.769%)  route 2.208ns (67.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.372     0.948    display/vcounter[10]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    37.110    display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 36.162    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.076ns (32.769%)  route 2.208ns (67.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.372     0.948    display/vcounter[10]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[2]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    37.110    display/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 36.162    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.076ns (32.769%)  route 2.208ns (67.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.372     0.948    display/vcounter[10]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[6]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    37.110    display/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 36.162    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.076ns (32.769%)  route 2.208ns (67.231%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 37.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.634    -2.336    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.419    -1.917 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.760    -1.157    display/hcounter_reg_n_0_[8]
    SLICE_X1Y36          LUT3 (Prop_lut3_I1_O)        0.325    -0.832 r  display/hcounter[10]_i_3/O
                         net (fo=3, routed)           1.076     0.244    display/hcounter[10]_i_3_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.332     0.576 r  display/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.372     0.948    display/vcounter[10]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    41.162    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          1.512    37.129    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/C
                         clock pessimism              0.507    37.636    
                         clock uncertainty           -0.098    37.539    
    SLICE_X0Y33          FDRE (Setup_fdre_C_R)       -0.429    37.110    display/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 36.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.818    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  display/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.081    -0.596    display/vcounter_reg_n_0_[8]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.045    -0.551 r  display/vcounter[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.551    display/plusOp__0[10]
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[10]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.713    display/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.951%)  route 0.159ns (46.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.816    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  display/hcounter_reg[6]/Q
                         net (fo=7, routed)           0.159    -0.516    display/hcounter_reg_n_0_[6]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.471 r  display/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    display/plusOp[9]
    SLICE_X0Y36          FDRE                                         r  display/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -1.243    display/CLK
    SLICE_X0Y36          FDRE                                         r  display/hcounter_reg[9]/C
                         clock pessimism              0.441    -0.802    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.710    display/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.645%)  route 0.174ns (48.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.591    -0.817    display/CLK
    SLICE_X0Y36          FDRE                                         r  display/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  display/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.174    -0.502    display/hcounter_reg_n_0_[5]
    SLICE_X1Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.457 r  display/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.457    display/plusOp[10]
    SLICE_X1Y36          FDRE                                         r  display/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -1.243    display/CLK
    SLICE_X1Y36          FDRE                                         r  display/hcounter_reg[10]/C
                         clock pessimism              0.439    -0.804    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.092    -0.712    display/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 display/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.484%)  route 0.190ns (50.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.591    -0.817    display/CLK
    SLICE_X1Y36          FDRE                                         r  display/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  display/hcounter_reg[2]/Q
                         net (fo=8, routed)           0.190    -0.486    display/hcounter_reg_n_0_[2]
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.045    -0.441 r  display/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    display/plusOp[5]
    SLICE_X0Y36          FDRE                                         r  display/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.861    -1.243    display/CLK
    SLICE_X0Y36          FDRE                                         r  display/hcounter_reg[5]/C
                         clock pessimism              0.439    -0.804    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092    -0.712    display/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.984%)  route 0.157ns (41.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.818    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.690 r  display/vcounter_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.533    display/vcounter_reg_n_0_[2]
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.098    -0.435 r  display/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.435    display/plusOp__0[5]
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[5]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092    -0.713    display/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.632%)  route 0.176ns (43.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.592    -0.816    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.688 r  display/hcounter_reg[8]/Q
                         net (fo=6, routed)           0.176    -0.512    display/hcounter_reg_n_0_[8]
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.102    -0.410 r  display/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.410    display/plusOp[8]
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.862    -1.242    display/CLK
    SLICE_X0Y37          FDRE                                         r  display/hcounter_reg[8]/C
                         clock pessimism              0.426    -0.816    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.107    -0.709    display/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.031%)  route 0.242ns (56.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.589    -0.819    display/CLK
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.242    -0.436    display/vcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT5 (Prop_lut5_I2_O)        0.042    -0.394 r  display/vcounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.394    display/plusOp__0[4]
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[4]/C
                         clock pessimism              0.441    -0.804    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.697    display/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 display/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.230ns (55.769%)  route 0.182ns (44.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.818    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.690 r  display/vcounter_reg[7]/Q
                         net (fo=7, routed)           0.182    -0.507    display/vcounter_reg_n_0_[7]
    SLICE_X0Y33          LUT3 (Prop_lut3_I2_O)        0.102    -0.405 r  display/vcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.405    display/plusOp__0[7]
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X0Y33          FDRE                                         r  display/vcounter_reg[7]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.711    display/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 display/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.184ns (43.057%)  route 0.243ns (56.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.590    -0.818    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  display/vcounter_reg[8]/Q
                         net (fo=6, routed)           0.243    -0.433    display/vcounter_reg_n_0_[8]
    SLICE_X1Y33          LUT5 (Prop_lut5_I0_O)        0.043    -0.390 r  display/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    display/plusOp__0[9]
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[9]/C
                         clock pessimism              0.427    -0.818    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.107    -0.711    display/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 display/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.430%)  route 0.242ns (56.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.589    -0.819    display/CLK
    SLICE_X1Y32          FDRE                                         r  display/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  display/vcounter_reg[0]/Q
                         net (fo=8, routed)           0.242    -0.436    display/vcounter_reg_n_0_[0]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.045    -0.391 r  display/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    display/plusOp__0[3]
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    mmcm_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=28, routed)          0.859    -1.245    display/CLK
    SLICE_X1Y33          FDRE                                         r  display/vcounter_reg[3]/C
                         clock pessimism              0.441    -0.804    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.091    -0.713    display/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y31      display/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y30      display/VS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y35      display/blank_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y31      display/blank_reg_inv_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      display/blank_reg_inv_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y34      display/blank_reg_inv_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y36      display/hcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y36      display/hcounter_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      display/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      display/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y35      display/blank_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y35      display/blank_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      display/blank_reg_inv_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y34      display/blank_reg_inv_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y36      display/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y36      display/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y36      display/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y36      display/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      display/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y30      display/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      display/blank_reg_inv_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y37      display/hcounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y37      display/hcounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y37      display/hcounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      display/vcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      display/vcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y32      display/vcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.766ns (20.389%)  route 2.991ns (79.611%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns = ( 12.223 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.195     6.251    u0/period_count[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  u0/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.835    12.223    u0/clk
    SLICE_X64Y25         FDRE                                         r  u0/period_count_reg[20]/C
                         clock pessimism              0.122    12.345    
                         clock uncertainty           -0.035    12.310    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    11.786    u0/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.766ns (21.330%)  route 2.825ns (78.670%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.029     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.968    12.356    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[16]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    11.919    u0/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.766ns (21.330%)  route 2.825ns (78.670%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.029     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.968    12.356    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[17]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    11.919    u0/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.766ns (21.330%)  route 2.825ns (78.670%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.029     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.968    12.356    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    11.919    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.766ns (21.330%)  route 2.825ns (78.670%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          1.029     6.085    u0/period_count[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.968    12.356    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism              0.122    12.478    
                         clock uncertainty           -0.035    12.443    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    11.919    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.766ns (22.248%)  route 2.677ns (77.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 12.391 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.937    u0/period_count[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.003    12.391    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[12]/C
                         clock pessimism              0.122    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    11.954    u0/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.766ns (22.248%)  route 2.677ns (77.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 12.391 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.937    u0/period_count[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.003    12.391    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[13]/C
                         clock pessimism              0.122    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    11.954    u0/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.766ns (22.248%)  route 2.677ns (77.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 12.391 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.937    u0/period_count[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.003    12.391    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism              0.122    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    11.954    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.766ns (22.248%)  route 2.677ns (77.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 12.391 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.881     5.937    u0/period_count[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.003    12.391    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[15]/C
                         clock pessimism              0.122    12.514    
                         clock uncertainty           -0.035    12.478    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524    11.954    u0/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.954    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 u0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.766ns (23.250%)  route 2.529ns (76.750%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 12.399 - 10.000 ) 
    Source Clock Delay      (SCD):    2.494ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.036     2.494    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     3.012 f  u0/period_count_reg[5]/Q
                         net (fo=2, routed)           1.162     4.174    u0/period_count_reg[5]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     4.298 r  u0/period_count[0]_i_4/O
                         net (fo=1, routed)           0.633     4.932    u0/period_count[0]_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     5.056 r  u0/period_count[0]_i_1/O
                         net (fo=22, routed)          0.733     5.789    u0/period_count[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.011    12.399    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism              0.122    12.522    
                         clock uncertainty           -0.035    12.486    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    11.962    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  6.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.477     0.703    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.125     0.993    u0/period_count_reg[18]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.103 r  u0/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.103    u0/period_count_reg[16]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.547     0.961    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/C
                         clock pessimism             -0.258     0.703    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.837    u0/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.515     0.742    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.906 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.032    u0/period_count_reg[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.142 r  u0/period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.142    u0/period_count_reg[8]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/C
                         clock pessimism             -0.265     0.742    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     0.876    u0/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.483     0.709    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.873 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.999    u0/period_count_reg[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.109 r  u0/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.109    u0/period_count_reg[4]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.551     0.965    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[6]/C
                         clock pessimism             -0.256     0.709    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     0.843    u0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.763    u0/clk
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.927 r  u0/period_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.053    u0/period_count_reg[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.163 r  u0/period_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.163    u0/period_count_reg[0]_i_2_n_5
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.614     1.029    u0/clk
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[2]/C
                         clock pessimism             -0.266     0.763    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.897    u0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u0/period_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.533     0.760    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.924 r  u0/period_count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.050    u0/period_count_reg[14]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.160 r  u0/period_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.160    u0/period_count_reg[12]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.608     1.022    u0/clk
    SLICE_X64Y23         FDRE                                         r  u0/period_count_reg[14]/C
                         clock pessimism             -0.263     0.760    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     0.894    u0/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.770%)  route 0.126ns (25.230%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.483     0.709    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.873 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.999    u0/period_count_reg[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.155 r  u0/period_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.155    u0/period_count_reg[4]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.208 r  u0/period_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.208    u0/period_count_reg[8]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[8]/C
                         clock pessimism             -0.219     0.788    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     0.922    u0/period_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u0/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.703ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.477     0.703    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.867 r  u0/period_count_reg[18]/Q
                         net (fo=2, routed)           0.125     0.993    u0/period_count_reg[18]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.139 r  u0/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.139    u0/period_count_reg[16]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.547     0.961    u0/clk
    SLICE_X64Y24         FDRE                                         r  u0/period_count_reg[19]/C
                         clock pessimism             -0.258     0.703    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     0.837    u0/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u0/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.515     0.742    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.906 r  u0/period_count_reg[10]/Q
                         net (fo=2, routed)           0.126     1.032    u0/period_count_reg[10]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.178 r  u0/period_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.178    u0/period_count_reg[8]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.592     1.006    u0/clk
    SLICE_X64Y22         FDRE                                         r  u0/period_count_reg[11]/C
                         clock pessimism             -0.265     0.742    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     0.876    u0/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u0/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.483     0.709    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.873 r  u0/period_count_reg[6]/Q
                         net (fo=2, routed)           0.126     0.999    u0/period_count_reg[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.145 r  u0/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.145    u0/period_count_reg[4]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.551     0.965    u0/clk
    SLICE_X64Y21         FDRE                                         r  u0/period_count_reg[7]/C
                         clock pessimism             -0.256     0.709    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     0.843    u0/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u0/period_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.029ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.536     0.763    u0/clk
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.927 r  u0/period_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.053    u0/period_count_reg[2]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.199 r  u0/period_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.199    u0/period_count_reg[0]_i_2_n_4
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.614     1.029    u0/clk
    SLICE_X64Y20         FDRE                                         r  u0/period_count_reg[3]/C
                         clock pessimism             -0.266     0.763    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     0.897    u0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23  u0/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20  u0/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22  u0/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22  u0/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23  u0/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23  u0/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23  u0/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23  u0/period_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24  u0/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24  u0/period_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23  u0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  u0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24  u0/period_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23  u0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20  u0/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22  u0/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22  u0/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23  u0/period_count_reg[13]/C



