Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Nov 30 15:31:38 2021
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file Lab6ece433fall2021template_control_sets_placed.rpt
| Design       : Lab6ece433fall2021template
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    77 |
|    Minimum number of control sets                        |    77 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    77 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |    69 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           43 |
| Yes          | No                    | No                     |              23 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             456 |          152 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
|      Clock Signal     |                Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
|  ClockUnit/inst/clk80 |                                            | UART/TransmitUnit/kcuart/Tx_start           |                1 |              1 |
|  ClockUnit/inst/clk80 | UART/BaudRateUnit/en_16_x_baud             | UART/TransmitUnit/kcuart/Tx_start           |                1 |              3 |
|  ClockUnit/inst/clk80 | UART/TransmitUnit/buf_0/data_present       |                                             |                1 |              4 |
|  ClockUnit/inst/clk80 |                                            |                                             |                2 |              4 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address[5]_i_1_n_0           | reset_IBUF                                  |                1 |              6 |
|  ClockUnit/inst/clk80 | UART/BaudRateUnit/en_16_x_baud             |                                             |                3 |              6 |
|  ClockUnit/inst/clk80 | NextOneShot/E[0]                           | reset_IBUF                                  |                1 |              6 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_9[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3]_1[0] | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3]_0[0] | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[2]_3[0] | reset_IBUF                                  |                5 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[2]_2[0] | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[2]_1[0] | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[2]_0[0] | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[2][0]   | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/E[0]                         |                                             |                6 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_8[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_7[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_2[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_6[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_5[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_4[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[4]_1[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_3[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_4[0] | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | RAMUnit/dout[6]_i_1_n_0                    |                                             |                4 |              7 |
|  ClockUnit/inst/clk80 | UART/TransmitUnit/buf_0/valid_write        |                                             |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/WriteOrRead[0]               | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3][0]   | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[4]_4[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_10[0]         | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/WriteOrRead_0[0]             | reset_IBUF                                  |                7 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_5[0] | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3]_2[0] | reset_IBUF                                  |                6 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_3[0] | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_2[0] | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_1[0] | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5]_0[0] | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[5][0]   | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3]_4[0] | reset_IBUF                                  |                6 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/RAMaddressUpdate_reg[3]_3[0] | reset_IBUF                                  |                6 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[4]_3[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_1[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_2[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_3[0]          | reset_IBUF                                  |                7 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_4[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_5[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_6[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_9[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_7[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[0]_8[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_0[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_2[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_3[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_4[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_5[0]          | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[1]_6[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_11[0]         | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[5]_0[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[4]_2[0]          | reset_IBUF                                  |                5 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[4]_0[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[3]_1[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_9[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_8[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_7[0]          | reset_IBUF                                  |                3 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_6[0]          | reset_IBUF                                  |                4 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_5[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_4[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_3[0]          | reset_IBUF                                  |                5 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_2[0]          | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_13[0]         | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_12[0]         | reset_IBUF                                  |                1 |              7 |
|  ClockUnit/inst/clk80 | SendCharsUnit/Address_reg[2]_1[0]          | reset_IBUF                                  |                2 |              7 |
|  ClockUnit/inst/clk80 |                                            | UART/BaudRateUnit/baud_count[0]_i_1_n_0     |                4 |             16 |
|  ClockUnit/inst/clk80 |                                            | SendCharsUnit/delaytime/count[0]_i_1__1_n_0 |                7 |             27 |
|  ClockUnit/inst/clk80 |                                            | NextDebounceUnit/Timer/count[0]_i_1__0_n_0  |                7 |             27 |
|  ClockUnit/inst/clk80 |                                            | reset_IBUF                                  |               24 |             79 |
+-----------------------+--------------------------------------------+---------------------------------------------+------------------+----------------+


