# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_2/ipshared/8713/hdl" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_2/ipshared/c923" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../uart2_2019_1.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../uart2_2019_1.srcs/sources_1/imports/imports" --include "D:/Research_Project/Sanbox_6_1/jesd204_5_ex/imports" --include "X:/Programs/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../uart2_2019_1.ip_user_files/bd/design_2/ip/design_2_axis_data_fifo_0_0/sim/design_2_axis_data_fifo_0_0.v" \
"../../../../uart2_2019_1.ip_user_files/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0_clk_wiz.v" \
"../../../../uart2_2019_1.ip_user_files/bd/design_2/ip/design_2_clk_wiz_0_0/design_2_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
