# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		gpio_control_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C5Q208C8
set_global_assignment -name TOP_LEVEL_ENTITY gpio_control
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:00:53  AUGUST 18, 2006"
set_global_assignment -name LAST_QUARTUS_VERSION "6.0 SP1"
set_global_assignment -name VERILOG_FILE SPI_REGS.v
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT ON
set_global_assignment -name GENERATE_RBF_FILE ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name VERILOG_FILE gpio_control.v
set_global_assignment -name VERILOG_FILE RegisterX.v
set_location_assignment PIN_45 -to CS
set_location_assignment PIN_23 -to FX2_CLK
set_location_assignment PIN_15 -to SCK
set_location_assignment PIN_14 -to SI
set_location_assignment PIN_12 -to SO
set_location_assignment PIN_67 -to GPIO[0]
set_location_assignment PIN_68 -to GPIO[1]
set_location_assignment PIN_69 -to GPIO[2]
set_location_assignment PIN_70 -to GPIO[3]
set_location_assignment PIN_72 -to GPIO[4]
set_location_assignment PIN_74 -to GPIO[5]
set_location_assignment PIN_75 -to GPIO[6]
set_location_assignment PIN_76 -to GPIO[7]
set_location_assignment PIN_77 -to GPIO[8]
set_location_assignment PIN_80 -to GPIO[9]
set_location_assignment PIN_81 -to GPIO[10]
set_location_assignment PIN_82 -to GPIO[11]
set_location_assignment PIN_84 -to GPIO[12]
set_location_assignment PIN_86 -to GPIO[13]
set_location_assignment PIN_87 -to GPIO[14]
set_location_assignment PIN_88 -to GPIO[15]
set_location_assignment PIN_89 -to GPIO[16]
set_location_assignment PIN_90 -to GPIO[17]
set_location_assignment PIN_92 -to GPIO[18]
set_location_assignment PIN_94 -to GPIO[19]
set_location_assignment PIN_95 -to GPIO[20]
set_location_assignment PIN_96 -to GPIO[21]
set_location_assignment PIN_97 -to GPIO[22]
set_location_assignment PIN_99 -to GPIO[23]
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"