Metric,Value
detailedplace__design__instance__displacement__total,231.408
detailedplace__design__instance__displacement__mean,3.922
detailedplace__design__instance__displacement__max,12
detailedplace__route__wirelength__estimated,1131.57
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,15.6778
detailedplace__timing__drv__max_slew_limit,0.968708
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.944831
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,1.46179e-05
detailedplace__power__switching__total,4.68123e-07
detailedplace__power__leakage__total,1.17042e-08
detailedplace__power__total,1.50977e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,59
detailedplace__design__instance__area,981.59
detailedplace__design__instance__count__stdcell,59
detailedplace__design__instance__area__stdcell,981.59
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.03226
detailedplace__design__instance__utilization__stdcell,0.03226
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,15.7577
globalplace__power__internal__total,1.43705e-05
globalplace__power__switching__total,9.60371e-09
globalplace__power__leakage__total,8.79727e-09
globalplace__power__total,1.43889e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,32
globalplace__design__instance__area,774.749
globalplace__design__instance__count__stdcell,32
globalplace__design__instance__area__stdcell,774.749
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0254621
globalplace__design__instance__utilization__stdcell,0.0254621
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,15.6776
placeopt__timing__drv__max_slew_limit,0.969269
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.946098
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,1.46182e-05
placeopt__power__switching__total,4.65403e-07
placeopt__power__leakage__total,1.17042e-08
placeopt__power__total,1.50953e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,59
placeopt__design__instance__area,981.59
placeopt__design__instance__count__stdcell,59
placeopt__design__instance__area__stdcell,981.59
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.03226
placeopt__design__instance__utilization__stdcell,0.03226
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,1070.05
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,15.506
globalroute__clock__skew__setup,0.00123115
globalroute__clock__skew__hold,0.00123115
globalroute__timing__drv__max_slew_limit,0.962816
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.929941
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,1.63337e-05
globalroute__power__switching__total,2.65728e-06
globalroute__power__leakage__total,1.20982e-08
globalroute__power__total,1.9003e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,63
globalroute__design__instance__area,1008.81
globalroute__design__instance__count__stdcell,63
globalroute__design__instance__area__stdcell,1008.81
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0331544
globalroute__design__instance__utilization__stdcell,0.0331544
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,1070.05
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,15.5246
cts__clock__skew__setup,0.00132515
cts__clock__skew__hold,0.00132515
cts__timing__drv__max_slew_limit,0.968604
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.944597
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,1.63465e-05
cts__power__switching__total,2.44455e-06
cts__power__leakage__total,1.20982e-08
cts__power__total,1.88032e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,63
cts__design__instance__area,1008.81
cts__design__instance__count__stdcell,63
cts__design__instance__area__stdcell,1008.81
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0331544
cts__design__instance__utilization__stdcell,0.0331544
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,4.63572e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,5.11649e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,4.17349e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,5.11649e-06
finish__design__instance__count__class:fill_cell,104
finish__design__instance__count__class:other,2298
finish__design__instance__count__class:buffer,12
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,18
finish__design__instance__count__class:clock_inverter,1
finish__design__instance__count__class:sequential_cell,13
finish__design__instance__count__class:multi_input_combinational_cell,16
finish__timing__setup__tns,0
finish__timing__setup__ws,15.4894
finish__clock__skew__setup,0.0151918
finish__clock__skew__hold,0.0151918
finish__timing__drv__max_slew_limit,0.962523
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.928213
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,1.63053e-05
finish__power__switching__total,3.14546e-06
finish__power__leakage__total,1.82706e-06
finish__power__total,2.12778e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2361
finish__design__instance__area,30151.7
finish__design__instance__count__stdcell,2361
finish__design__instance__area__stdcell,30151.7
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.990936
finish__design__instance__utilization__stdcell,0.990936
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,94
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,12
detailedroute__route__wirelength__iter:1,1128
detailedroute__route__drc_errors__iter:2,1
detailedroute__route__wirelength__iter:2,1120
detailedroute__route__drc_errors__iter:3,3
detailedroute__route__wirelength__iter:3,1124
detailedroute__route__drc_errors__iter:4,0
detailedroute__route__wirelength__iter:4,1118
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1118
detailedroute__route__vias,299
detailedroute__route__vias__singlecut,299
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,15.7587
floorplan__power__internal__total,1.43708e-05
floorplan__power__switching__total,8.487e-09
floorplan__power__leakage__total,8.79727e-09
floorplan__power__total,1.4388e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,32
floorplan__design__instance__area,774.749
floorplan__design__instance__count__stdcell,32
floorplan__design__instance__area__stdcell,774.749
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0254621
floorplan__design__instance__utilization__stdcell,0.0254621
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
