
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a20 <.init>:
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	402914 <__fxstatat@plt+0x9c4>
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret

Disassembly of section .plt:

0000000000401a40 <mbrtowc@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 420000 <__fxstatat@plt+0x1e0b0>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <mbrtowc@plt>:
  401a60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <memcpy@plt>:
  401a70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <memmove@plt>:
  401a80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <_exit@plt>:
  401a90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <strlen@plt>:
  401aa0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <__sprintf_chk@plt>:
  401ab0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <exit@plt>:
  401ac0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <error@plt>:
  401ad0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <fdatasync@plt>:
  401ae0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <getuid@plt>:
  401af0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <__cxa_atexit@plt>:
  401b00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <setvbuf@plt>:
  401b10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <lseek@plt>:
  401b20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <__fpending@plt>:
  401b30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <__memcpy_chk@plt>:
  401b60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <fclose@plt>:
  401b70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <fsync@plt>:
  401b80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <getpid@plt>:
  401b90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <nl_langinfo@plt>:
  401ba0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <chmod@plt>:
  401be0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <open@plt>:
  401bf0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <__strcpy_chk@plt>:
  401c00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <getppid@plt>:
  401c10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <bindtextdomain@plt>:
  401c30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <__printf_chk@plt>:
  401c50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <memset@plt>:
  401c60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <fdopen@plt>:
  401c70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <gettimeofday@plt>:
  401c80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <__strtoul_internal@plt>:
  401c90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <calloc@plt>:
  401ca0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <realloc@plt>:
  401cb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <getpagesize@plt>:
  401cc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <close@plt>:
  401cd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <strrchr@plt>:
  401ce0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <write@plt>:
  401d00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <mbsinit@plt>:
  401d20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <__overflow@plt>:
  401d30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <fread_unlocked@plt>:
  401d40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <memcmp@plt>:
  401d50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <textdomain@plt>:
  401d60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <getopt_long@plt>:
  401d70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <__fprintf_chk@plt>:
  401d80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <__ctype_b_loc@plt>:
  401da0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <fseeko@plt>:
  401db0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <free@plt>:
  401dc0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <sync@plt>:
  401dd0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <renameat2@plt>:
  401de0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <__ctype_get_mb_cur_max@plt>:
  401df0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <getgid@plt>:
  401e00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <renameat@plt>:
  401e10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <strchr@plt>:
  401e20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <fwrite@plt>:
  401e30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <__read_chk@plt>:
  401e40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <fcntl@plt>:
  401e50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <fflush@plt>:
  401e60:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <__explicit_bzero_chk@plt>:
  401e70:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <isatty@plt>:
  401e80:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <__fxstat@plt>:
  401e90:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <dcgettext@plt>:
  401ea0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

0000000000401eb0 <fputs_unlocked@plt>:
  401eb0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401eb4:	ldr	x17, [x16, #552]
  401eb8:	add	x16, x16, #0x228
  401ebc:	br	x17

0000000000401ec0 <__freading@plt>:
  401ec0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ec4:	ldr	x17, [x16, #560]
  401ec8:	add	x16, x16, #0x230
  401ecc:	br	x17

0000000000401ed0 <ftruncate@plt>:
  401ed0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ed4:	ldr	x17, [x16, #568]
  401ed8:	add	x16, x16, #0x238
  401edc:	br	x17

0000000000401ee0 <iswprint@plt>:
  401ee0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ee4:	ldr	x17, [x16, #576]
  401ee8:	add	x16, x16, #0x240
  401eec:	br	x17

0000000000401ef0 <__assert_fail@plt>:
  401ef0:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401ef4:	ldr	x17, [x16, #584]
  401ef8:	add	x16, x16, #0x248
  401efc:	br	x17

0000000000401f00 <__errno_location@plt>:
  401f00:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f04:	ldr	x17, [x16, #592]
  401f08:	add	x16, x16, #0x250
  401f0c:	br	x17

0000000000401f10 <getenv@plt>:
  401f10:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f14:	ldr	x17, [x16, #600]
  401f18:	add	x16, x16, #0x258
  401f1c:	br	x17

0000000000401f20 <unlink@plt>:
  401f20:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f24:	ldr	x17, [x16, #608]
  401f28:	add	x16, x16, #0x260
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f34:	ldr	x17, [x16, #616]
  401f38:	add	x16, x16, #0x268
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f44:	ldr	x17, [x16, #624]
  401f48:	add	x16, x16, #0x270
  401f4c:	br	x17

0000000000401f50 <__fxstatat@plt>:
  401f50:	adrp	x16, 421000 <__fxstatat@plt+0x1f0b0>
  401f54:	ldr	x17, [x16, #632]
  401f58:	add	x16, x16, #0x278
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	stp	x29, x30, [sp, #-208]!
  401f64:	mov	x29, sp
  401f68:	stp	x19, x20, [sp, #16]
  401f6c:	mov	w20, w0
  401f70:	mov	x19, x1
  401f74:	ldr	x0, [x1]
  401f78:	stp	x21, x22, [sp, #32]
  401f7c:	adrp	x21, 40c000 <__fxstatat@plt+0xa0b0>
  401f80:	stp	x23, x24, [sp, #48]
  401f84:	adrp	x24, 40e000 <__fxstatat@plt+0xc0b0>
  401f88:	add	x24, x24, #0x4c8
  401f8c:	stp	x25, x26, [sp, #64]
  401f90:	add	x21, x21, #0x7a0
  401f94:	adrp	x23, 40d000 <__fxstatat@plt+0xb0b0>
  401f98:	stp	x27, x28, [sp, #80]
  401f9c:	add	x23, x23, #0x890
  401fa0:	adrp	x26, 40d000 <__fxstatat@plt+0xb0b0>
  401fa4:	stp	xzr, xzr, [sp, #176]
  401fa8:	adrp	x25, 40d000 <__fxstatat@plt+0xb0b0>
  401fac:	add	x22, x23, #0x180
  401fb0:	stp	xzr, xzr, [sp, #192]
  401fb4:	bl	4053d8 <__fxstatat@plt+0x3488>
  401fb8:	mov	x1, x24
  401fbc:	mov	w0, #0x6                   	// #6
  401fc0:	bl	401f40 <setlocale@plt>
  401fc4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  401fc8:	add	x1, x1, #0x650
  401fcc:	mov	x0, x21
  401fd0:	bl	401c30 <bindtextdomain@plt>
  401fd4:	mov	x0, x21
  401fd8:	add	x26, x26, #0x6b0
  401fdc:	bl	401d60 <textdomain@plt>
  401fe0:	adrp	x21, 40d000 <__fxstatat@plt+0xb0b0>
  401fe4:	adrp	x0, 404000 <__fxstatat@plt+0x20b0>
  401fe8:	add	x25, x25, #0x668
  401fec:	add	x0, x0, #0xd0
  401ff0:	add	x21, x21, #0x6f8
  401ff4:	bl	40c748 <__fxstatat@plt+0xa7f8>
  401ff8:	mov	x27, #0x0                   	// #0
  401ffc:	mov	x1, #0x3                   	// #3
  402000:	mov	x0, #0xffffffffffffffff    	// #-1
  402004:	stp	x1, x0, [sp, #184]
  402008:	mov	x3, x22
  40200c:	mov	x2, x21
  402010:	mov	x1, x19
  402014:	mov	w0, w20
  402018:	mov	x4, #0x0                   	// #0
  40201c:	bl	401d70 <getopt_long@plt>
  402020:	cmn	w0, #0x1
  402024:	b.eq	4020a0 <__fxstatat@plt+0x150>  // b.none
  402028:	cmp	w0, #0x75
  40202c:	b.eq	4022a8 <__fxstatat@plt+0x358>  // b.none
  402030:	b.gt	4021a8 <__fxstatat@plt+0x258>
  402034:	cmp	w0, #0x66
  402038:	b.eq	4022ec <__fxstatat@plt+0x39c>  // b.none
  40203c:	b.le	402244 <__fxstatat@plt+0x2f4>
  402040:	cmp	w0, #0x6e
  402044:	b.ne	4021f4 <__fxstatat@plt+0x2a4>  // b.any
  402048:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  40204c:	mov	x1, x25
  402050:	mov	w2, #0x5                   	// #5
  402054:	mov	x0, #0x0                   	// #0
  402058:	ldr	x28, [x3, #784]
  40205c:	bl	401ea0 <dcgettext@plt>
  402060:	mov	w5, #0x0                   	// #0
  402064:	mov	x4, x0
  402068:	mov	x3, x24
  40206c:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402070:	mov	x1, #0x0                   	// #0
  402074:	mov	x0, x28
  402078:	bl	40a370 <__fxstatat@plt+0x8420>
  40207c:	str	x0, [sp, #184]
  402080:	mov	x3, x22
  402084:	mov	x2, x21
  402088:	mov	x1, x19
  40208c:	mov	w0, w20
  402090:	mov	x4, #0x0                   	// #0
  402094:	bl	401d70 <getopt_long@plt>
  402098:	cmn	w0, #0x1
  40209c:	b.ne	402028 <__fxstatat@plt+0xd8>  // b.any
  4020a0:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4020a4:	ldr	w0, [x0, #792]
  4020a8:	subs	w20, w20, w0
  4020ac:	sxtw	x22, w0
  4020b0:	b.eq	4027cc <__fxstatat@plt+0x87c>  // b.none
  4020b4:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  4020b8:	mov	x0, x27
  4020bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4020c0:	bl	408848 <__fxstatat@plt+0x68f8>
  4020c4:	str	x0, [x21, #824]
  4020c8:	cbz	x0, 402858 <__fxstatat@plt+0x908>
  4020cc:	adrp	x0, 402000 <__fxstatat@plt+0xb0>
  4020d0:	add	x0, x0, #0x9d0
  4020d4:	bl	40c748 <__fxstatat@plt+0xa7f8>
  4020d8:	cmp	w20, #0x0
  4020dc:	b.le	40275c <__fxstatat@plt+0x80c>
  4020e0:	sub	w20, w20, #0x1
  4020e4:	add	x1, x19, #0x8
  4020e8:	add	x0, x20, x22
  4020ec:	add	x19, x19, x22, lsl #3
  4020f0:	add	x2, x21, #0x338
  4020f4:	mov	w26, #0x1                   	// #1
  4020f8:	add	x0, x1, x0, lsl #3
  4020fc:	mov	w24, #0x30                  	// #48
  402100:	stp	x0, x2, [sp, #104]
  402104:	nop
  402108:	mov	w1, #0x3                   	// #3
  40210c:	ldr	x2, [x19]
  402110:	mov	w0, #0x0                   	// #0
  402114:	bl	407db8 <__fxstatat@plt+0x5e68>
  402118:	bl	40a1c8 <__fxstatat@plt+0x8278>
  40211c:	mov	x20, x0
  402120:	ldr	x25, [x19]
  402124:	ldrb	w0, [x25]
  402128:	cmp	w0, #0x2d
  40212c:	b.ne	402314 <__fxstatat@plt+0x3c4>  // b.any
  402130:	ldrb	w0, [x25, #1]
  402134:	cbnz	w0, 402314 <__fxstatat@plt+0x3c4>
  402138:	ldr	x2, [sp, #112]
  40213c:	mov	w1, #0x3                   	// #3
  402140:	mov	w0, #0x1                   	// #1
  402144:	ldr	x21, [x2]
  402148:	bl	40a9e0 <__fxstatat@plt+0x8a90>
  40214c:	tbnz	w0, #31, 402540 <__fxstatat@plt+0x5f0>
  402150:	tbnz	w0, #10, 4024d0 <__fxstatat@plt+0x580>
  402154:	mov	x2, x21
  402158:	add	x3, sp, #0xb0
  40215c:	mov	x1, x20
  402160:	mov	w0, #0x1                   	// #1
  402164:	bl	4032a8 <__fxstatat@plt+0x1358>
  402168:	and	w0, w0, #0xff
  40216c:	and	w26, w0, w26
  402170:	mov	x0, x20
  402174:	bl	401dc0 <free@plt>
  402178:	ldr	x0, [sp, #104]
  40217c:	add	x19, x19, #0x8
  402180:	cmp	x19, x0
  402184:	b.ne	402108 <__fxstatat@plt+0x1b8>  // b.any
  402188:	eor	w0, w26, #0x1
  40218c:	ldp	x19, x20, [sp, #16]
  402190:	ldp	x21, x22, [sp, #32]
  402194:	ldp	x23, x24, [sp, #48]
  402198:	ldp	x25, x26, [sp, #64]
  40219c:	ldp	x27, x28, [sp, #80]
  4021a0:	ldp	x29, x30, [sp], #208
  4021a4:	ret
  4021a8:	cmp	w0, #0x7a
  4021ac:	b.eq	4022e0 <__fxstatat@plt+0x390>  // b.none
  4021b0:	b.le	4021e0 <__fxstatat@plt+0x290>
  4021b4:	cmp	w0, #0x100
  4021b8:	b.ne	4027f0 <__fxstatat@plt+0x8a0>  // b.any
  4021bc:	cbz	x27, 402304 <__fxstatat@plt+0x3b4>
  4021c0:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  4021c4:	mov	x0, x27
  4021c8:	add	x27, x3, #0x310
  4021cc:	ldr	x1, [x3, #784]
  4021d0:	bl	401d90 <strcmp@plt>
  4021d4:	cbnz	w0, 4028a0 <__fxstatat@plt+0x950>
  4021d8:	ldr	x27, [x27]
  4021dc:	b	402008 <__fxstatat@plt+0xb8>
  4021e0:	cmp	w0, #0x76
  4021e4:	b.ne	402284 <__fxstatat@plt+0x334>  // b.any
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	strb	w0, [sp, #204]
  4021f0:	b	402008 <__fxstatat@plt+0xb8>
  4021f4:	cmp	w0, #0x73
  4021f8:	b.ne	4027f0 <__fxstatat@plt+0x8a0>  // b.any
  4021fc:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402208:	mov	x0, #0x0                   	// #0
  40220c:	ldr	x28, [x3, #784]
  402210:	add	x1, x1, #0x6c0
  402214:	bl	401ea0 <dcgettext@plt>
  402218:	mov	x5, x0
  40221c:	adrp	x4, 40d000 <__fxstatat@plt+0xb0b0>
  402220:	mov	x0, x28
  402224:	add	x4, x4, #0x6d8
  402228:	mov	w6, #0x0                   	// #0
  40222c:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  402230:	mov	x2, #0x0                   	// #0
  402234:	mov	w1, #0x0                   	// #0
  402238:	bl	40a250 <__fxstatat@plt+0x8300>
  40223c:	str	x0, [sp, #192]
  402240:	b	402008 <__fxstatat@plt+0xb8>
  402244:	cmn	w0, #0x3
  402248:	b.ne	402298 <__fxstatat@plt+0x348>  // b.any
  40224c:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  402250:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  402254:	adrp	x4, 40d000 <__fxstatat@plt+0xb0b0>
  402258:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  40225c:	ldr	x3, [x1, #656]
  402260:	add	x4, x4, #0x6e8
  402264:	ldr	x0, [x0, #800]
  402268:	add	x2, x2, #0x598
  40226c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402270:	add	x1, x1, #0x998
  402274:	mov	x5, #0x0                   	// #0
  402278:	bl	409cd8 <__fxstatat@plt+0x7d88>
  40227c:	mov	w0, #0x0                   	// #0
  402280:	bl	401ac0 <exit@plt>
  402284:	cmp	w0, #0x78
  402288:	b.ne	4027f0 <__fxstatat@plt+0x8a0>  // b.any
  40228c:	mov	w0, #0x1                   	// #1
  402290:	strb	w0, [sp, #205]
  402294:	b	402008 <__fxstatat@plt+0xb8>
  402298:	cmn	w0, #0x2
  40229c:	b.ne	4027f0 <__fxstatat@plt+0x8a0>  // b.any
  4022a0:	mov	w0, #0x0                   	// #0
  4022a4:	bl	403818 <__fxstatat@plt+0x18c8>
  4022a8:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  4022ac:	ldr	x1, [x3, #784]
  4022b0:	cbz	x1, 4022f8 <__fxstatat@plt+0x3a8>
  4022b4:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4022b8:	add	x28, x23, #0x150
  4022bc:	mov	x3, x28
  4022c0:	add	x2, x23, #0x160
  4022c4:	ldr	x5, [x0, #664]
  4022c8:	mov	x4, #0x4                   	// #4
  4022cc:	mov	x0, x26
  4022d0:	bl	403f58 <__fxstatat@plt+0x2008>
  4022d4:	ldr	w0, [x28, x0, lsl #2]
  4022d8:	str	w0, [sp, #200]
  4022dc:	b	402008 <__fxstatat@plt+0xb8>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	strb	w0, [sp, #206]
  4022e8:	b	402008 <__fxstatat@plt+0xb8>
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	strb	w0, [sp, #176]
  4022f4:	b	402008 <__fxstatat@plt+0xb8>
  4022f8:	mov	w0, #0x3                   	// #3
  4022fc:	str	w0, [sp, #200]
  402300:	b	402008 <__fxstatat@plt+0xb8>
  402304:	adrp	x27, 421000 <__fxstatat@plt+0x1f0b0>
  402308:	add	x27, x27, #0x310
  40230c:	ldr	x27, [x27]
  402310:	b	402008 <__fxstatat@plt+0xb8>
  402314:	ldr	x2, [sp, #112]
  402318:	mov	x0, x25
  40231c:	mov	w1, #0x101                 	// #257
  402320:	ldr	x22, [x2]
  402324:	bl	404378 <__fxstatat@plt+0x2428>
  402328:	mov	w21, w0
  40232c:	tbnz	w0, #31, 402488 <__fxstatat@plt+0x538>
  402330:	mov	x2, x22
  402334:	add	x3, sp, #0xb0
  402338:	mov	x1, x20
  40233c:	mov	w0, w21
  402340:	bl	4032a8 <__fxstatat@plt+0x1358>
  402344:	and	w27, w0, #0xff
  402348:	mov	w0, w21
  40234c:	bl	401cd0 <close@plt>
  402350:	cbnz	w0, 402500 <__fxstatat@plt+0x5b0>
  402354:	cbz	w27, 402360 <__fxstatat@plt+0x410>
  402358:	ldr	w0, [sp, #200]
  40235c:	cbnz	w0, 402368 <__fxstatat@plt+0x418>
  402360:	and	w26, w27, w26
  402364:	b	402170 <__fxstatat@plt+0x220>
  402368:	mov	x0, x25
  40236c:	bl	40a1c8 <__fxstatat@plt+0x8278>
  402370:	mov	x22, x0
  402374:	str	x0, [sp, #136]
  402378:	bl	4042e0 <__fxstatat@plt+0x2390>
  40237c:	mov	x21, x0
  402380:	mov	x0, x22
  402384:	bl	4041b0 <__fxstatat@plt+0x2260>
  402388:	mov	x2, x0
  40238c:	mov	w1, #0x3                   	// #3
  402390:	mov	w0, #0x0                   	// #0
  402394:	str	x2, [sp, #168]
  402398:	bl	407db8 <__fxstatat@plt+0x5e68>
  40239c:	bl	40a1c8 <__fxstatat@plt+0x8278>
  4023a0:	str	x0, [sp, #160]
  4023a4:	ldr	w1, [sp, #200]
  4023a8:	cmp	w1, #0x3
  4023ac:	b.eq	4025b8 <__fxstatat@plt+0x668>  // b.none
  4023b0:	mov	w0, #0xffffffff            	// #-1
  4023b4:	str	w0, [sp, #144]
  4023b8:	ldrb	w0, [sp, #204]
  4023bc:	cbnz	w0, 402730 <__fxstatat@plt+0x7e0>
  4023c0:	ldr	w0, [sp, #200]
  4023c4:	cmp	w0, #0x1
  4023c8:	b.eq	40269c <__fxstatat@plt+0x74c>  // b.none
  4023cc:	mov	x0, x21
  4023d0:	bl	404338 <__fxstatat@plt+0x23e8>
  4023d4:	ldr	x1, [sp, #136]
  4023d8:	sub	x0, x0, #0x1
  4023dc:	str	x0, [sp, #120]
  4023e0:	sub	x1, x21, x1
  4023e4:	str	w27, [sp, #148]
  4023e8:	add	x0, x25, x1
  4023ec:	str	x0, [sp, #152]
  4023f0:	ldr	x0, [sp, #120]
  4023f4:	adds	x2, x0, #0x1
  4023f8:	b.eq	40269c <__fxstatat@plt+0x74c>  // b.none
  4023fc:	mov	w1, #0x30                  	// #48
  402400:	mov	x0, x21
  402404:	bl	401c60 <memset@plt>
  402408:	ldr	x1, [sp, #120]
  40240c:	add	x0, x21, #0x1
  402410:	add	x2, x21, x1
  402414:	str	x2, [sp, #128]
  402418:	strb	wzr, [x0, x1]
  40241c:	ldr	x3, [sp, #136]
  402420:	mov	w2, #0xffffff9c            	// #-100
  402424:	mov	x1, x25
  402428:	mov	w0, w2
  40242c:	mov	w4, #0x1                   	// #1
  402430:	bl	4093e8 <__fxstatat@plt+0x7498>
  402434:	cbz	w0, 4025cc <__fxstatat@plt+0x67c>
  402438:	bl	401f00 <__errno_location@plt>
  40243c:	ldr	w0, [x0]
  402440:	cmp	w0, #0x11
  402444:	b.ne	40262c <__fxstatat@plt+0x6dc>  // b.any
  402448:	add	x22, x23, #0x2e0
  40244c:	ldr	x28, [sp, #128]
  402450:	b	402468 <__fxstatat@plt+0x518>
  402454:	mov	x0, x28
  402458:	cmp	x21, x28
  40245c:	strb	w24, [x0], #-1
  402460:	b.eq	40262c <__fxstatat@plt+0x6dc>  // b.none
  402464:	mov	x28, x0
  402468:	ldrb	w1, [x28]
  40246c:	mov	x0, x22
  402470:	bl	401e20 <strchr@plt>
  402474:	cbz	x0, 4027f8 <__fxstatat@plt+0x8a8>
  402478:	ldrb	w0, [x0, #1]
  40247c:	cbz	w0, 402454 <__fxstatat@plt+0x504>
  402480:	strb	w0, [x28]
  402484:	b	40241c <__fxstatat@plt+0x4cc>
  402488:	bl	401f00 <__errno_location@plt>
  40248c:	ldr	w21, [x0]
  402490:	mov	x27, x0
  402494:	cmp	w21, #0xd
  402498:	b.eq	40257c <__fxstatat@plt+0x62c>  // b.none
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	add	x1, x1, #0x768
  4024ac:	bl	401ea0 <dcgettext@plt>
  4024b0:	mov	w27, #0x0                   	// #0
  4024b4:	mov	x2, x0
  4024b8:	mov	x3, x20
  4024bc:	mov	w1, w21
  4024c0:	mov	w0, #0x0                   	// #0
  4024c4:	and	w26, w27, w26
  4024c8:	bl	401ad0 <error@plt>
  4024cc:	b	402170 <__fxstatat@plt+0x220>
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4024d8:	mov	x0, #0x0                   	// #0
  4024dc:	add	x1, x1, #0x738
  4024e0:	bl	401ea0 <dcgettext@plt>
  4024e4:	mov	x2, x0
  4024e8:	mov	x3, x20
  4024ec:	mov	w0, #0x0                   	// #0
  4024f0:	mov	w1, #0x0                   	// #0
  4024f4:	bl	401ad0 <error@plt>
  4024f8:	mov	w0, #0x0                   	// #0
  4024fc:	b	40216c <__fxstatat@plt+0x21c>
  402500:	bl	401f00 <__errno_location@plt>
  402504:	mov	x3, x0
  402508:	mov	w2, #0x5                   	// #5
  40250c:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402510:	mov	x0, #0x0                   	// #0
  402514:	add	x1, x1, #0x788
  402518:	ldr	w21, [x3]
  40251c:	bl	401ea0 <dcgettext@plt>
  402520:	mov	x3, x20
  402524:	mov	x2, x0
  402528:	mov	w1, w21
  40252c:	mov	w27, #0x0                   	// #0
  402530:	mov	w0, #0x0                   	// #0
  402534:	and	w26, w27, w26
  402538:	bl	401ad0 <error@plt>
  40253c:	b	402170 <__fxstatat@plt+0x220>
  402540:	bl	401f00 <__errno_location@plt>
  402544:	mov	x3, x0
  402548:	mov	w2, #0x5                   	// #5
  40254c:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402550:	mov	x0, #0x0                   	// #0
  402554:	add	x1, x1, #0x720
  402558:	ldr	w21, [x3]
  40255c:	bl	401ea0 <dcgettext@plt>
  402560:	mov	x3, x20
  402564:	mov	x2, x0
  402568:	mov	w1, w21
  40256c:	mov	w0, #0x0                   	// #0
  402570:	bl	401ad0 <error@plt>
  402574:	mov	w0, #0x0                   	// #0
  402578:	b	40216c <__fxstatat@plt+0x21c>
  40257c:	ldrb	w0, [sp, #176]
  402580:	cbz	w0, 40249c <__fxstatat@plt+0x54c>
  402584:	mov	x0, x25
  402588:	mov	w1, #0x80                  	// #128
  40258c:	bl	401be0 <chmod@plt>
  402590:	cbz	w0, 40259c <__fxstatat@plt+0x64c>
  402594:	ldr	w21, [x27]
  402598:	b	40249c <__fxstatat@plt+0x54c>
  40259c:	mov	x0, x25
  4025a0:	mov	w1, #0x101                 	// #257
  4025a4:	bl	404378 <__fxstatat@plt+0x2428>
  4025a8:	mov	w21, w0
  4025ac:	tbz	w0, #31, 402330 <__fxstatat@plt+0x3e0>
  4025b0:	ldr	w21, [x27]
  4025b4:	b	40249c <__fxstatat@plt+0x54c>
  4025b8:	ldr	x0, [sp, #168]
  4025bc:	mov	w1, #0x4900                	// #18688
  4025c0:	bl	404378 <__fxstatat@plt+0x2428>
  4025c4:	str	w0, [sp, #144]
  4025c8:	b	4023b8 <__fxstatat@plt+0x468>
  4025cc:	ldr	w0, [sp, #144]
  4025d0:	tbz	w0, #31, 40263c <__fxstatat@plt+0x6ec>
  4025d4:	ldrb	w0, [sp, #204]
  4025d8:	cbz	w0, 402618 <__fxstatat@plt+0x6c8>
  4025dc:	ldr	w0, [sp, #148]
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4025e8:	add	x1, x1, #0x7c8
  4025ec:	cmp	w0, #0x0
  4025f0:	mov	x0, #0x0                   	// #0
  4025f4:	csel	x22, x20, x25, ne  // ne = any
  4025f8:	str	wzr, [sp, #148]
  4025fc:	bl	401ea0 <dcgettext@plt>
  402600:	mov	x2, x0
  402604:	ldr	x4, [sp, #136]
  402608:	mov	x3, x22
  40260c:	mov	w1, #0x0                   	// #0
  402610:	mov	w0, #0x0                   	// #0
  402614:	bl	401ad0 <error@plt>
  402618:	ldr	x0, [sp, #120]
  40261c:	mov	x1, x21
  402620:	add	x2, x0, #0x2
  402624:	ldr	x0, [sp, #152]
  402628:	bl	401a70 <memcpy@plt>
  40262c:	ldr	x0, [sp, #120]
  402630:	sub	x0, x0, #0x1
  402634:	str	x0, [sp, #120]
  402638:	b	4023f0 <__fxstatat@plt+0x4a0>
  40263c:	ldr	w0, [sp, #144]
  402640:	bl	401ae0 <fdatasync@plt>
  402644:	cbz	w0, 4025d4 <__fxstatat@plt+0x684>
  402648:	bl	401f00 <__errno_location@plt>
  40264c:	ldr	w4, [x0]
  402650:	mov	x22, x0
  402654:	sub	w0, w4, #0x15
  402658:	cmp	w0, #0x1
  40265c:	cset	w0, ls  // ls = plast
  402660:	cmp	w4, #0x9
  402664:	csinc	w0, w0, wzr, ne  // ne = any
  402668:	cbz	w0, 402814 <__fxstatat@plt+0x8c4>
  40266c:	ldr	w0, [sp, #144]
  402670:	bl	401b80 <fsync@plt>
  402674:	cbz	w0, 4025d4 <__fxstatat@plt+0x684>
  402678:	ldr	w4, [x22]
  40267c:	sub	w0, w4, #0x15
  402680:	cmp	w0, #0x1
  402684:	cset	w0, ls  // ls = plast
  402688:	cmp	w4, #0x9
  40268c:	csinc	w0, w0, wzr, ne  // ne = any
  402690:	cbz	w0, 40288c <__fxstatat@plt+0x93c>
  402694:	bl	401dd0 <sync@plt>
  402698:	b	4025d4 <__fxstatat@plt+0x684>
  40269c:	mov	x0, x25
  4026a0:	bl	401f20 <unlink@plt>
  4026a4:	cbnz	w0, 402764 <__fxstatat@plt+0x814>
  4026a8:	ldrb	w0, [sp, #204]
  4026ac:	cbnz	w0, 4027a0 <__fxstatat@plt+0x850>
  4026b0:	ldr	w21, [sp, #144]
  4026b4:	mov	w0, w21
  4026b8:	tbz	w21, #31, 4026dc <__fxstatat@plt+0x78c>
  4026bc:	ldr	x0, [sp, #136]
  4026c0:	and	w26, w27, w26
  4026c4:	bl	401dc0 <free@plt>
  4026c8:	ldr	x0, [sp, #168]
  4026cc:	bl	401dc0 <free@plt>
  4026d0:	ldr	x0, [sp, #160]
  4026d4:	bl	401dc0 <free@plt>
  4026d8:	b	402170 <__fxstatat@plt+0x220>
  4026dc:	ldr	x1, [sp, #160]
  4026e0:	bl	4029e0 <__fxstatat@plt+0xa90>
  4026e4:	cmp	w0, #0x0
  4026e8:	csel	w27, w27, wzr, eq  // eq = none
  4026ec:	mov	w0, w21
  4026f0:	bl	401cd0 <close@plt>
  4026f4:	cbz	w0, 4026bc <__fxstatat@plt+0x76c>
  4026f8:	bl	401f00 <__errno_location@plt>
  4026fc:	ldr	w21, [x0]
  402700:	mov	w2, #0x5                   	// #5
  402704:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402708:	mov	x0, #0x0                   	// #0
  40270c:	add	x1, x1, #0x788
  402710:	bl	401ea0 <dcgettext@plt>
  402714:	mov	w27, #0x0                   	// #0
  402718:	ldr	x3, [sp, #160]
  40271c:	mov	x2, x0
  402720:	mov	w1, w21
  402724:	mov	w0, #0x0                   	// #0
  402728:	bl	401ad0 <error@plt>
  40272c:	b	4026bc <__fxstatat@plt+0x76c>
  402730:	mov	w2, #0x5                   	// #5
  402734:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402738:	mov	x0, #0x0                   	// #0
  40273c:	add	x1, x1, #0x7a0
  402740:	bl	401ea0 <dcgettext@plt>
  402744:	mov	x2, x0
  402748:	mov	x3, x20
  40274c:	mov	w1, #0x0                   	// #0
  402750:	mov	w0, #0x0                   	// #0
  402754:	bl	401ad0 <error@plt>
  402758:	b	4023c0 <__fxstatat@plt+0x470>
  40275c:	mov	w26, #0x1                   	// #1
  402760:	b	402188 <__fxstatat@plt+0x238>
  402764:	bl	401f00 <__errno_location@plt>
  402768:	mov	x3, x0
  40276c:	mov	w2, #0x5                   	// #5
  402770:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  402774:	mov	x0, #0x0                   	// #0
  402778:	add	x1, x1, #0x7e0
  40277c:	ldr	w21, [x3]
  402780:	bl	401ea0 <dcgettext@plt>
  402784:	mov	x3, x20
  402788:	mov	x2, x0
  40278c:	mov	w1, w21
  402790:	mov	w27, #0x0                   	// #0
  402794:	mov	w0, #0x0                   	// #0
  402798:	bl	401ad0 <error@plt>
  40279c:	b	4026b0 <__fxstatat@plt+0x760>
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	add	x1, x1, #0x7f8
  4027b0:	bl	401ea0 <dcgettext@plt>
  4027b4:	mov	x2, x0
  4027b8:	mov	x3, x20
  4027bc:	mov	w1, #0x0                   	// #0
  4027c0:	mov	w0, #0x0                   	// #0
  4027c4:	bl	401ad0 <error@plt>
  4027c8:	b	4026b0 <__fxstatat@plt+0x760>
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4027d4:	mov	x0, #0x0                   	// #0
  4027d8:	add	x1, x1, #0x708
  4027dc:	bl	401ea0 <dcgettext@plt>
  4027e0:	mov	x2, x0
  4027e4:	mov	w1, #0x0                   	// #0
  4027e8:	mov	w0, #0x0                   	// #0
  4027ec:	bl	401ad0 <error@plt>
  4027f0:	mov	w0, #0x1                   	// #1
  4027f4:	bl	403818 <__fxstatat@plt+0x18c8>
  4027f8:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4027fc:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  402800:	add	x3, x23, #0x328
  402804:	add	x1, x1, #0x7b0
  402808:	add	x0, x0, #0x7c0
  40280c:	mov	w2, #0x40c                 	// #1036
  402810:	bl	401ef0 <__assert_fail@plt>
  402814:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402818:	add	x1, x1, #0x830
  40281c:	mov	w2, #0x5                   	// #5
  402820:	str	w4, [sp, #128]
  402824:	mov	x0, #0x0                   	// #0
  402828:	bl	401ea0 <dcgettext@plt>
  40282c:	ldr	w4, [sp, #128]
  402830:	mov	x2, x0
  402834:	ldr	x3, [sp, #160]
  402838:	mov	w1, w4
  40283c:	mov	w0, #0x0                   	// #0
  402840:	str	w4, [sp, #128]
  402844:	mov	w27, #0x0                   	// #0
  402848:	bl	401ad0 <error@plt>
  40284c:	ldr	w4, [sp, #128]
  402850:	str	w4, [x22]
  402854:	b	4025d4 <__fxstatat@plt+0x684>
  402858:	bl	401f00 <__errno_location@plt>
  40285c:	mov	x3, x0
  402860:	mov	x2, x27
  402864:	mov	w1, #0x3                   	// #3
  402868:	mov	w0, #0x0                   	// #0
  40286c:	ldr	w19, [x3]
  402870:	bl	407db8 <__fxstatat@plt+0x5e68>
  402874:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  402878:	mov	x3, x0
  40287c:	mov	w1, w19
  402880:	add	x2, x2, #0xbe0
  402884:	mov	w0, #0x1                   	// #1
  402888:	bl	401ad0 <error@plt>
  40288c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402890:	mov	w2, #0x5                   	// #5
  402894:	add	x1, x1, #0x818
  402898:	str	w4, [sp, #128]
  40289c:	b	402824 <__fxstatat@plt+0x8d4>
  4028a0:	mov	w2, #0x5                   	// #5
  4028a4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4028a8:	mov	x0, #0x0                   	// #0
  4028ac:	add	x1, x1, #0x688
  4028b0:	bl	401ea0 <dcgettext@plt>
  4028b4:	mov	x2, x0
  4028b8:	mov	w1, #0x0                   	// #0
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	bl	401ad0 <error@plt>
  4028c4:	mov	x29, #0x0                   	// #0
  4028c8:	mov	x30, #0x0                   	// #0
  4028cc:	mov	x5, x0
  4028d0:	ldr	x1, [sp]
  4028d4:	add	x2, sp, #0x8
  4028d8:	mov	x6, sp
  4028dc:	movz	x0, #0x0, lsl #48
  4028e0:	movk	x0, #0x0, lsl #32
  4028e4:	movk	x0, #0x40, lsl #16
  4028e8:	movk	x0, #0x1f60
  4028ec:	movz	x3, #0x0, lsl #48
  4028f0:	movk	x3, #0x0, lsl #32
  4028f4:	movk	x3, #0x40, lsl #16
  4028f8:	movk	x3, #0xc6c0
  4028fc:	movz	x4, #0x0, lsl #48
  402900:	movk	x4, #0x0, lsl #32
  402904:	movk	x4, #0x40, lsl #16
  402908:	movk	x4, #0xc740
  40290c:	bl	401c40 <__libc_start_main@plt>
  402910:	bl	401d10 <abort@plt>
  402914:	adrp	x0, 420000 <__fxstatat@plt+0x1e0b0>
  402918:	ldr	x0, [x0, #4064]
  40291c:	cbz	x0, 402924 <__fxstatat@plt+0x9d4>
  402920:	b	401cf0 <__gmon_start__@plt>
  402924:	ret
  402928:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  40292c:	add	x0, x0, #0x300
  402930:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  402934:	add	x1, x1, #0x300
  402938:	cmp	x1, x0
  40293c:	b.eq	402954 <__fxstatat@plt+0xa04>  // b.none
  402940:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402944:	ldr	x1, [x1, #1912]
  402948:	cbz	x1, 402954 <__fxstatat@plt+0xa04>
  40294c:	mov	x16, x1
  402950:	br	x16
  402954:	ret
  402958:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  40295c:	add	x0, x0, #0x300
  402960:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  402964:	add	x1, x1, #0x300
  402968:	sub	x1, x1, x0
  40296c:	lsr	x2, x1, #63
  402970:	add	x1, x2, x1, asr #3
  402974:	cmp	xzr, x1, asr #1
  402978:	asr	x1, x1, #1
  40297c:	b.eq	402994 <__fxstatat@plt+0xa44>  // b.none
  402980:	adrp	x2, 40c000 <__fxstatat@plt+0xa0b0>
  402984:	ldr	x2, [x2, #1920]
  402988:	cbz	x2, 402994 <__fxstatat@plt+0xa44>
  40298c:	mov	x16, x2
  402990:	br	x16
  402994:	ret
  402998:	stp	x29, x30, [sp, #-32]!
  40299c:	mov	x29, sp
  4029a0:	str	x19, [sp, #16]
  4029a4:	adrp	x19, 421000 <__fxstatat@plt+0x1f0b0>
  4029a8:	ldrb	w0, [x19, #816]
  4029ac:	cbnz	w0, 4029bc <__fxstatat@plt+0xa6c>
  4029b0:	bl	402928 <__fxstatat@plt+0x9d8>
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	strb	w0, [x19, #816]
  4029bc:	ldr	x19, [sp, #16]
  4029c0:	ldp	x29, x30, [sp], #32
  4029c4:	ret
  4029c8:	b	402958 <__fxstatat@plt+0xa08>
  4029cc:	nop
  4029d0:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4029d4:	ldr	x0, [x0, #824]
  4029d8:	b	408a50 <__fxstatat@plt+0x6b00>
  4029dc:	nop
  4029e0:	stp	x29, x30, [sp, #-48]!
  4029e4:	mov	x29, sp
  4029e8:	stp	x19, x20, [sp, #16]
  4029ec:	mov	w19, w0
  4029f0:	stp	x21, x22, [sp, #32]
  4029f4:	mov	x21, x1
  4029f8:	bl	401ae0 <fdatasync@plt>
  4029fc:	cbz	w0, 402a40 <__fxstatat@plt+0xaf0>
  402a00:	bl	401f00 <__errno_location@plt>
  402a04:	ldr	w22, [x0]
  402a08:	mov	x20, x0
  402a0c:	sub	w0, w22, #0x15
  402a10:	cmp	w0, #0x1
  402a14:	ccmp	w22, #0x9, #0x4, hi  // hi = pmore
  402a18:	b.ne	402a54 <__fxstatat@plt+0xb04>  // b.any
  402a1c:	mov	w0, w19
  402a20:	bl	401b80 <fsync@plt>
  402a24:	cbz	w0, 402a40 <__fxstatat@plt+0xaf0>
  402a28:	ldr	w19, [x20]
  402a2c:	sub	w0, w19, #0x15
  402a30:	cmp	w0, #0x1
  402a34:	ccmp	w19, #0x9, #0x4, hi  // hi = pmore
  402a38:	b.ne	402a88 <__fxstatat@plt+0xb38>  // b.any
  402a3c:	bl	401dd0 <sync@plt>
  402a40:	mov	w0, #0x0                   	// #0
  402a44:	ldp	x19, x20, [sp, #16]
  402a48:	ldp	x21, x22, [sp, #32]
  402a4c:	ldp	x29, x30, [sp], #48
  402a50:	ret
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402a5c:	mov	x0, #0x0                   	// #0
  402a60:	add	x1, x1, #0x830
  402a64:	bl	401ea0 <dcgettext@plt>
  402a68:	mov	x2, x0
  402a6c:	mov	x3, x21
  402a70:	mov	w0, #0x0                   	// #0
  402a74:	mov	w1, w22
  402a78:	bl	401ad0 <error@plt>
  402a7c:	mov	w0, #0xffffffff            	// #-1
  402a80:	str	w22, [x20]
  402a84:	b	402a44 <__fxstatat@plt+0xaf4>
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	add	x1, x1, #0x818
  402a98:	bl	401ea0 <dcgettext@plt>
  402a9c:	mov	x2, x0
  402aa0:	mov	x3, x21
  402aa4:	mov	w0, #0x0                   	// #0
  402aa8:	mov	w1, w19
  402aac:	bl	401ad0 <error@plt>
  402ab0:	mov	w0, #0xffffffff            	// #-1
  402ab4:	str	w19, [x20]
  402ab8:	b	402a44 <__fxstatat@plt+0xaf4>
  402abc:	nop
  402ac0:	sub	sp, sp, #0x890
  402ac4:	stp	x29, x30, [sp, #16]
  402ac8:	add	x29, sp, #0x10
  402acc:	stp	x19, x20, [sp, #32]
  402ad0:	mov	x19, x3
  402ad4:	stp	x21, x22, [sp, #48]
  402ad8:	mov	w21, w0
  402adc:	stp	x23, x24, [sp, #64]
  402ae0:	mov	w24, w4
  402ae4:	stp	x25, x26, [sp, #80]
  402ae8:	mov	x25, x1
  402aec:	mov	x26, x2
  402af0:	stp	x27, x28, [sp, #96]
  402af4:	str	x7, [sp, #136]
  402af8:	stp	x6, x5, [sp, #160]
  402afc:	str	x3, [sp, #176]
  402b00:	bl	401cc0 <getpagesize@plt>
  402b04:	cmp	w24, #0x0
  402b08:	sxtw	x27, w0
  402b0c:	ldr	x23, [x19]
  402b10:	b.le	40300c <__fxstatat@plt+0x10bc>
  402b14:	and	w0, w24, #0xfff
  402b18:	ubfiz	w1, w24, #12, #12
  402b1c:	orr	w1, w1, w0
  402b20:	and	w2, w1, #0xff
  402b24:	ubfx	x0, x0, #4, #8
  402b28:	ubfx	x1, x1, #8, #8
  402b2c:	cmp	w1, w0
  402b30:	ccmp	w2, w0, #0x0, eq  // eq = none
  402b34:	b.eq	40300c <__fxstatat@plt+0x10bc>  // b.none
  402b38:	mov	x20, #0xf000                	// #61440
  402b3c:	mov	x22, #0x7800                	// #30720
  402b40:	str	x20, [sp, #128]
  402b44:	sub	x19, x27, #0x1
  402b48:	add	x0, x19, x20
  402b4c:	bl	40a040 <__fxstatat@plt+0x80f0>
  402b50:	add	x19, x0, x19
  402b54:	str	x0, [sp, #144]
  402b58:	ldr	x0, [sp, #128]
  402b5c:	cmp	x23, #0x0
  402b60:	cset	w1, gt
  402b64:	cmp	x23, x0
  402b68:	cset	w0, cc  // cc = lo, ul, last
  402b6c:	ands	w0, w1, w0
  402b70:	str	w0, [sp, #152]
  402b74:	udiv	x0, x19, x27
  402b78:	msub	x27, x0, x27, x19
  402b7c:	sub	x19, x19, x27
  402b80:	b.eq	4030b8 <__fxstatat@plt+0x1168>  // b.none
  402b84:	ldr	w0, [x25, #16]
  402b88:	and	w0, w0, #0xf000
  402b8c:	cmp	w0, #0x2, lsl #12
  402b90:	b.eq	403024 <__fxstatat@plt+0x10d4>  // b.none
  402b94:	mov	w0, w21
  402b98:	mov	w2, #0x0                   	// #0
  402b9c:	mov	x1, #0x0                   	// #0
  402ba0:	bl	401b20 <lseek@plt>
  402ba4:	cmp	x0, #0x0
  402ba8:	b.le	402c10 <__fxstatat@plt+0xcc0>
  402bac:	bl	401f00 <__errno_location@plt>
  402bb0:	mov	w1, #0x16                  	// #22
  402bb4:	mov	w19, w1
  402bb8:	str	w1, [x0]
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402bc4:	mov	x0, #0x0                   	// #0
  402bc8:	add	x1, x1, #0x848
  402bcc:	bl	401ea0 <dcgettext@plt>
  402bd0:	mov	x2, x0
  402bd4:	mov	x3, x26
  402bd8:	mov	w1, w19
  402bdc:	mov	w0, #0x0                   	// #0
  402be0:	bl	401ad0 <error@plt>
  402be4:	ldr	x0, [sp, #144]
  402be8:	bl	401dc0 <free@plt>
  402bec:	mov	w0, #0xffffffff            	// #-1
  402bf0:	ldp	x29, x30, [sp, #16]
  402bf4:	ldp	x19, x20, [sp, #32]
  402bf8:	ldp	x21, x22, [sp, #48]
  402bfc:	ldp	x23, x24, [sp, #64]
  402c00:	ldp	x25, x26, [sp, #80]
  402c04:	ldp	x27, x28, [sp, #96]
  402c08:	add	sp, sp, #0x890
  402c0c:	ret
  402c10:	b.ne	40329c <__fxstatat@plt+0x134c>  // b.any
  402c14:	tbnz	w24, #31, 403050 <__fxstatat@plt+0x1100>
  402c18:	and	w0, w24, #0xfff
  402c1c:	ubfiz	w1, w24, #12, #12
  402c20:	orr	w1, w1, w0
  402c24:	ubfx	x0, x0, #4, #8
  402c28:	tbnz	x23, #63, 402f78 <__fxstatat@plt+0x1028>
  402c2c:	cmp	x20, x23
  402c30:	rev16	w1, w1
  402c34:	csel	x20, x20, x23, ls  // ls = plast
  402c38:	strb	w0, [x19]
  402c3c:	sturh	w1, [x19, #1]
  402c40:	cmp	x20, #0x5
  402c44:	lsr	x22, x20, #1
  402c48:	b.ls	4030ec <__fxstatat@plt+0x119c>  // b.plast
  402c4c:	mov	x25, #0x3                   	// #3
  402c50:	mov	x2, x25
  402c54:	add	x0, x19, x25
  402c58:	mov	x1, x19
  402c5c:	lsl	x25, x25, #1
  402c60:	bl	401a70 <memcpy@plt>
  402c64:	cmp	x25, x22
  402c68:	b.ls	402c50 <__fxstatat@plt+0xd00>  // b.plast
  402c6c:	cmp	x20, x25
  402c70:	and	w22, w24, #0x1000
  402c74:	b.hi	4030f4 <__fxstatat@plt+0x11a4>  // b.pmore
  402c78:	cbz	w22, 402ca0 <__fxstatat@plt+0xd50>
  402c7c:	cbz	x20, 402ca0 <__fxstatat@plt+0xd50>
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	nop
  402c88:	ldrb	w1, [x19, x0]
  402c8c:	eor	w1, w1, #0xffffff80
  402c90:	strb	w1, [x19, x0]
  402c94:	add	x0, x0, #0x200
  402c98:	cmp	x20, x0
  402c9c:	b.hi	402c88 <__fxstatat@plt+0xd38>  // b.pmore
  402ca0:	ldrb	w6, [x19, #2]
  402ca4:	add	x0, sp, #0xd8
  402ca8:	ldrb	w5, [x19, #1]
  402cac:	adrp	x3, 40c000 <__fxstatat@plt+0xa0b0>
  402cb0:	ldrb	w4, [x19]
  402cb4:	add	x3, x3, #0x918
  402cb8:	mov	x2, #0x7                   	// #7
  402cbc:	mov	w1, #0x1                   	// #1
  402cc0:	bl	401ab0 <__sprintf_chk@plt>
  402cc4:	ldr	x0, [sp, #136]
  402cc8:	cbnz	x0, 403070 <__fxstatat@plt+0x1120>
  402ccc:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  402cd0:	add	x0, x0, #0x4c8
  402cd4:	adrp	x27, 40c000 <__fxstatat@plt+0xa0b0>
  402cd8:	mov	w28, #0x0                   	// #0
  402cdc:	mov	x25, #0x0                   	// #0
  402ce0:	str	w24, [sp, #156]
  402ce4:	stp	x0, xzr, [sp, #184]
  402ce8:	add	x0, x27, #0x898
  402cec:	str	x0, [sp, #120]
  402cf0:	tbnz	x23, #63, 402f58 <__fxstatat@plt+0x1008>
  402cf4:	ldr	x0, [sp, #128]
  402cf8:	sub	x20, x23, x25
  402cfc:	cmp	x20, x0
  402d00:	b.cs	4030e4 <__fxstatat@plt+0x1194>  // b.hs, b.nlast
  402d04:	cmp	x20, #0x0
  402d08:	ccmp	x23, x25, #0x1, ne  // ne = any
  402d0c:	b.lt	4031f8 <__fxstatat@plt+0x12a8>  // b.tstop
  402d10:	ldr	w0, [sp, #156]
  402d14:	tbnz	w0, #31, 402f64 <__fxstatat@plt+0x1014>
  402d18:	mov	x24, #0x0                   	// #0
  402d1c:	mov	x0, x24
  402d20:	ldr	w27, [sp, #152]
  402d24:	mov	w24, w28
  402d28:	mov	x28, x0
  402d2c:	str	x23, [sp, #112]
  402d30:	b	402d40 <__fxstatat@plt+0xdf0>
  402d34:	add	x28, x28, x0
  402d38:	cmp	x20, x28
  402d3c:	b.ls	402df0 <__fxstatat@plt+0xea0>  // b.plast
  402d40:	sub	x2, x20, x28
  402d44:	add	x1, x19, x28
  402d48:	mov	w0, w21
  402d4c:	bl	401d00 <write@plt>
  402d50:	cmp	x0, #0x0
  402d54:	b.gt	402d34 <__fxstatat@plt+0xde4>
  402d58:	ldr	x1, [sp, #112]
  402d5c:	tbnz	x1, #63, 402f88 <__fxstatat@plt+0x1038>
  402d60:	bl	401f00 <__errno_location@plt>
  402d64:	mov	x23, x0
  402d68:	eor	w0, w27, #0x1
  402d6c:	ldr	w22, [x23]
  402d70:	cmp	w22, #0x16
  402d74:	csel	w0, w0, wzr, eq  // eq = none
  402d78:	cbnz	w0, 402fac <__fxstatat@plt+0x105c>
  402d7c:	ldr	x1, [sp, #120]
  402d80:	mov	w2, #0x5                   	// #5
  402d84:	mov	x0, #0x0                   	// #0
  402d88:	bl	401ea0 <dcgettext@plt>
  402d8c:	mov	x24, x0
  402d90:	add	x1, sp, #0x600
  402d94:	add	x0, x25, x28
  402d98:	bl	405398 <__fxstatat@plt+0x3448>
  402d9c:	mov	x4, x0
  402da0:	mov	x3, x26
  402da4:	mov	x2, x24
  402da8:	mov	w1, w22
  402dac:	mov	w0, #0x0                   	// #0
  402db0:	bl	401ad0 <error@plt>
  402db4:	cmp	w22, #0x5
  402db8:	b.ne	402be4 <__fxstatat@plt+0xc94>  // b.any
  402dbc:	orr	x5, x28, #0x1ff
  402dc0:	cmp	x5, x20
  402dc4:	b.cs	402be4 <__fxstatat@plt+0xc94>  // b.hs, b.nlast
  402dc8:	add	x28, x5, #0x1
  402dcc:	mov	w0, w21
  402dd0:	add	x1, x25, x28
  402dd4:	mov	w2, #0x0                   	// #0
  402dd8:	bl	401b20 <lseek@plt>
  402ddc:	cmn	x0, #0x1
  402de0:	b.eq	402fdc <__fxstatat@plt+0x108c>  // b.none
  402de4:	cmp	x20, x28
  402de8:	mov	w24, #0x1                   	// #1
  402dec:	b.hi	402d40 <__fxstatat@plt+0xdf0>  // b.pmore
  402df0:	mov	x0, x28
  402df4:	str	w27, [sp, #152]
  402df8:	mov	w28, w24
  402dfc:	mov	x24, x0
  402e00:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402e04:	sub	x0, x0, x25
  402e08:	cmp	x0, x24
  402e0c:	ldr	x23, [sp, #112]
  402e10:	b.cc	4031c8 <__fxstatat@plt+0x1278>  // b.lo, b.ul, b.last
  402e14:	ldr	x0, [sp, #136]
  402e18:	add	x25, x25, x24
  402e1c:	cbz	x0, 402cf0 <__fxstatat@plt+0xda0>
  402e20:	cmp	x23, x25
  402e24:	b.eq	403184 <__fxstatat@plt+0x1234>  // b.none
  402e28:	mov	x0, #0x0                   	// #0
  402e2c:	bl	401bc0 <time@plt>
  402e30:	ldr	x1, [sp, #200]
  402e34:	str	x0, [sp, #192]
  402e38:	cmp	x1, x0
  402e3c:	b.gt	402cf0 <__fxstatat@plt+0xda0>
  402e40:	add	x1, sp, #0x370
  402e44:	mov	x4, #0x1                   	// #1
  402e48:	mov	x0, x25
  402e4c:	mov	x3, x4
  402e50:	mov	w2, #0x1b2                 	// #434
  402e54:	bl	4043c8 <__fxstatat@plt+0x2478>
  402e58:	mov	x20, x0
  402e5c:	mov	x1, x0
  402e60:	ldr	x0, [sp, #184]
  402e64:	bl	401d90 <strcmp@plt>
  402e68:	cbz	w0, 402cf0 <__fxstatat@plt+0xda0>
  402e6c:	cmp	x23, #0x0
  402e70:	b.lt	403228 <__fxstatat@plt+0x12d8>  // b.tstop
  402e74:	mov	w22, #0x64                  	// #100
  402e78:	b.eq	402ea4 <__fxstatat@plt+0xf54>  // b.none
  402e7c:	mov	x0, #0x8f5c                	// #36700
  402e80:	movk	x0, #0xf5c2, lsl #16
  402e84:	movk	x0, #0x5c28, lsl #32
  402e88:	movk	x0, #0x28f, lsl #48
  402e8c:	cmp	x25, x0
  402e90:	b.hi	403264 <__fxstatat@plt+0x1314>  // b.pmore
  402e94:	add	x22, x25, x25, lsl #1
  402e98:	add	x22, x25, x22, lsl #3
  402e9c:	lsl	x22, x22, #2
  402ea0:	udiv	x22, x22, x23
  402ea4:	mov	x4, #0x1                   	// #1
  402ea8:	add	x1, sp, #0x600
  402eac:	mov	x3, x4
  402eb0:	mov	w2, #0x1b0                 	// #432
  402eb4:	mov	x0, x23
  402eb8:	bl	4043c8 <__fxstatat@plt+0x2478>
  402ebc:	cmp	x23, x25
  402ec0:	mov	x27, x0
  402ec4:	csel	x20, x20, x0, ne  // ne = any
  402ec8:	mov	w2, #0x5                   	// #5
  402ecc:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402ed0:	mov	x0, #0x0                   	// #0
  402ed4:	add	x1, x1, #0x8f0
  402ed8:	bl	401ea0 <dcgettext@plt>
  402edc:	ldr	x5, [sp, #136]
  402ee0:	str	x27, [sp]
  402ee4:	ldr	x4, [sp, #160]
  402ee8:	str	w22, [sp, #8]
  402eec:	mov	x2, x0
  402ef0:	mov	x7, x20
  402ef4:	add	x6, sp, #0xd8
  402ef8:	mov	x3, x26
  402efc:	mov	w1, #0x0                   	// #0
  402f00:	mov	w0, #0x0                   	// #0
  402f04:	bl	401ad0 <error@plt>
  402f08:	mov	x1, x20
  402f0c:	add	x0, sp, #0xe0
  402f10:	mov	x2, #0x28c                 	// #652
  402f14:	bl	401c00 <__strcpy_chk@plt>
  402f18:	ldr	x0, [sp, #192]
  402f1c:	mov	x1, x26
  402f20:	add	x0, x0, #0x5
  402f24:	str	x0, [sp, #200]
  402f28:	mov	w0, w21
  402f2c:	bl	4029e0 <__fxstatat@plt+0xa90>
  402f30:	cbz	w0, 4031ec <__fxstatat@plt+0x129c>
  402f34:	bl	401f00 <__errno_location@plt>
  402f38:	ldr	w0, [x0]
  402f3c:	cmp	w0, #0x5
  402f40:	b.ne	402be4 <__fxstatat@plt+0xc94>  // b.any
  402f44:	add	x0, sp, #0xe0
  402f48:	str	x0, [sp, #184]
  402f4c:	mov	w28, #0x1                   	// #1
  402f50:	tbz	x23, #63, 402cf4 <__fxstatat@plt+0xda4>
  402f54:	nop
  402f58:	ldr	w0, [sp, #156]
  402f5c:	ldr	x20, [sp, #128]
  402f60:	tbz	w0, #31, 402d18 <__fxstatat@plt+0xdc8>
  402f64:	ldr	x0, [sp, #168]
  402f68:	mov	x2, x20
  402f6c:	mov	x1, x19
  402f70:	bl	408de8 <__fxstatat@plt+0x6e98>
  402f74:	b	402d18 <__fxstatat@plt+0xdc8>
  402f78:	rev16	w1, w1
  402f7c:	strb	w0, [x19]
  402f80:	sturh	w1, [x19, #1]
  402f84:	b	402c4c <__fxstatat@plt+0xcfc>
  402f88:	cbz	x0, 40314c <__fxstatat@plt+0x11fc>
  402f8c:	bl	401f00 <__errno_location@plt>
  402f90:	ldr	w22, [x0]
  402f94:	cmp	w22, #0x1c
  402f98:	b.eq	40314c <__fxstatat@plt+0x11fc>  // b.none
  402f9c:	eor	w27, w27, #0x1
  402fa0:	cmp	w22, #0x16
  402fa4:	csel	w27, w27, wzr, eq  // eq = none
  402fa8:	cbz	w27, 40310c <__fxstatat@plt+0x11bc>
  402fac:	mov	w0, w21
  402fb0:	mov	w1, #0x3                   	// #3
  402fb4:	mov	w27, #0x1                   	// #1
  402fb8:	bl	40a9e0 <__fxstatat@plt+0x8a90>
  402fbc:	cmp	w0, #0x0
  402fc0:	b.le	402d38 <__fxstatat@plt+0xde8>
  402fc4:	and	w2, w0, #0xfffeffff
  402fc8:	tbz	w0, #16, 402d38 <__fxstatat@plt+0xde8>
  402fcc:	mov	w0, w21
  402fd0:	mov	w1, #0x4                   	// #4
  402fd4:	bl	40a9e0 <__fxstatat@plt+0x8a90>
  402fd8:	b	402d38 <__fxstatat@plt+0xde8>
  402fdc:	ldr	w19, [x23]
  402fe0:	mov	w2, w22
  402fe4:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  402fe8:	mov	x0, #0x0                   	// #0
  402fec:	add	x1, x1, #0x8b8
  402ff0:	bl	401ea0 <dcgettext@plt>
  402ff4:	mov	x3, x26
  402ff8:	mov	x2, x0
  402ffc:	mov	w1, w19
  403000:	mov	w0, #0x0                   	// #0
  403004:	bl	401ad0 <error@plt>
  403008:	b	402be4 <__fxstatat@plt+0xc94>
  40300c:	mov	x20, #0x2                   	// #2
  403010:	mov	x0, #0x10000               	// #65536
  403014:	mov	x22, #0x8001                	// #32769
  403018:	movk	x20, #0x1, lsl #16
  40301c:	str	x0, [sp, #128]
  403020:	b	402b44 <__fxstatat@plt+0xbf4>
  403024:	mov	w4, #0x6                   	// #6
  403028:	mov	w3, #0x1                   	// #1
  40302c:	mov	x1, #0x6d01                	// #27905
  403030:	add	x2, sp, #0x600
  403034:	mov	w0, w21
  403038:	movk	x1, #0x4008, lsl #16
  40303c:	strh	w4, [sp, #1536]
  403040:	str	w3, [sp, #1540]
  403044:	bl	401f30 <ioctl@plt>
  403048:	cbnz	w0, 402b94 <__fxstatat@plt+0xc44>
  40304c:	tbz	w24, #31, 402c18 <__fxstatat@plt+0xcc8>
  403050:	adrp	x0, 40c000 <__fxstatat@plt+0xa0b0>
  403054:	add	x0, x0, #0x928
  403058:	ldr	w1, [x0]
  40305c:	ldur	w0, [x0, #3]
  403060:	str	w1, [sp, #216]
  403064:	stur	w0, [sp, #219]
  403068:	ldr	x0, [sp, #136]
  40306c:	cbz	x0, 402ccc <__fxstatat@plt+0xd7c>
  403070:	mov	w2, #0x5                   	// #5
  403074:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403078:	mov	x0, #0x0                   	// #0
  40307c:	add	x1, x1, #0x860
  403080:	bl	401ea0 <dcgettext@plt>
  403084:	mov	x2, x0
  403088:	ldr	x5, [sp, #136]
  40308c:	add	x6, sp, #0xd8
  403090:	ldr	x4, [sp, #160]
  403094:	mov	x3, x26
  403098:	mov	w1, #0x0                   	// #0
  40309c:	mov	w0, #0x0                   	// #0
  4030a0:	bl	401ad0 <error@plt>
  4030a4:	mov	x0, #0x0                   	// #0
  4030a8:	bl	401bc0 <time@plt>
  4030ac:	add	x0, x0, #0x5
  4030b0:	str	x0, [sp, #200]
  4030b4:	b	402ccc <__fxstatat@plt+0xd7c>
  4030b8:	mov	w0, w21
  4030bc:	mov	w1, #0x3                   	// #3
  4030c0:	bl	40a9e0 <__fxstatat@plt+0x8a90>
  4030c4:	cmp	w0, #0x0
  4030c8:	b.le	402b84 <__fxstatat@plt+0xc34>
  4030cc:	orr	w2, w0, #0x10000
  4030d0:	tbnz	w0, #16, 402b84 <__fxstatat@plt+0xc34>
  4030d4:	mov	w0, w21
  4030d8:	mov	w1, #0x4                   	// #4
  4030dc:	bl	40a9e0 <__fxstatat@plt+0x8a90>
  4030e0:	b	402b84 <__fxstatat@plt+0xc34>
  4030e4:	mov	x20, x0
  4030e8:	b	402d10 <__fxstatat@plt+0xdc0>
  4030ec:	mov	x25, #0x3                   	// #3
  4030f0:	b	402c6c <__fxstatat@plt+0xd1c>
  4030f4:	sub	x2, x20, x25
  4030f8:	add	x0, x19, x25
  4030fc:	mov	x1, x19
  403100:	bl	401a70 <memcpy@plt>
  403104:	cbz	w22, 402ca0 <__fxstatat@plt+0xd50>
  403108:	b	402c80 <__fxstatat@plt+0xd30>
  40310c:	mov	w2, #0x5                   	// #5
  403110:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403114:	mov	x0, #0x0                   	// #0
  403118:	add	x1, x1, #0x898
  40311c:	bl	401ea0 <dcgettext@plt>
  403120:	mov	x19, x0
  403124:	add	x1, sp, #0x600
  403128:	add	x0, x25, x28
  40312c:	bl	405398 <__fxstatat@plt+0x3448>
  403130:	mov	x4, x0
  403134:	mov	x3, x26
  403138:	mov	x2, x19
  40313c:	mov	w1, w22
  403140:	mov	w0, #0x0                   	// #0
  403144:	bl	401ad0 <error@plt>
  403148:	b	402be4 <__fxstatat@plt+0xc94>
  40314c:	mov	x0, x28
  403150:	str	w27, [sp, #152]
  403154:	mov	w28, w24
  403158:	mov	x24, x0
  40315c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  403160:	sub	x0, x0, x25
  403164:	cmp	x0, x24
  403168:	b.cc	4031c8 <__fxstatat@plt+0x1278>  // b.lo, b.ul, b.last
  40316c:	ldr	x0, [sp, #176]
  403170:	add	x25, x25, x24
  403174:	mov	x23, x25
  403178:	str	x25, [x0]
  40317c:	ldr	x0, [sp, #136]
  403180:	cbz	x0, 402cf0 <__fxstatat@plt+0xda0>
  403184:	ldr	x0, [sp, #184]
  403188:	ldrb	w0, [x0]
  40318c:	cbnz	w0, 4031a8 <__fxstatat@plt+0x1258>
  403190:	mov	x0, #0x0                   	// #0
  403194:	bl	401bc0 <time@plt>
  403198:	ldr	x1, [sp, #200]
  40319c:	str	x0, [sp, #192]
  4031a0:	cmp	x1, x0
  4031a4:	b.gt	402cf0 <__fxstatat@plt+0xda0>
  4031a8:	mov	x4, #0x1                   	// #1
  4031ac:	add	x1, sp, #0x370
  4031b0:	mov	x3, x4
  4031b4:	mov	x0, x25
  4031b8:	mov	w2, #0x1b2                 	// #434
  4031bc:	bl	4043c8 <__fxstatat@plt+0x2478>
  4031c0:	mov	x20, x0
  4031c4:	b	402e6c <__fxstatat@plt+0xf1c>
  4031c8:	mov	w2, #0x5                   	// #5
  4031cc:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  4031d0:	mov	x0, #0x0                   	// #0
  4031d4:	add	x1, x1, #0x880
  4031d8:	bl	401ea0 <dcgettext@plt>
  4031dc:	mov	x2, x0
  4031e0:	mov	x3, x26
  4031e4:	mov	w1, #0x0                   	// #0
  4031e8:	b	402bdc <__fxstatat@plt+0xc8c>
  4031ec:	add	x0, sp, #0xe0
  4031f0:	str	x0, [sp, #184]
  4031f4:	b	402cf0 <__fxstatat@plt+0xda0>
  4031f8:	mov	x1, x26
  4031fc:	mov	w0, w21
  403200:	bl	4029e0 <__fxstatat@plt+0xa90>
  403204:	cbz	w0, 40328c <__fxstatat@plt+0x133c>
  403208:	bl	401f00 <__errno_location@plt>
  40320c:	ldr	w0, [x0]
  403210:	cmp	w0, #0x5
  403214:	ldr	x0, [sp, #144]
  403218:	b.ne	402be8 <__fxstatat@plt+0xc98>  // b.any
  40321c:	bl	401dc0 <free@plt>
  403220:	mov	w0, #0x1                   	// #1
  403224:	b	402bf0 <__fxstatat@plt+0xca0>
  403228:	mov	w2, #0x5                   	// #5
  40322c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403230:	mov	x0, #0x0                   	// #0
  403234:	add	x1, x1, #0x8d0
  403238:	bl	401ea0 <dcgettext@plt>
  40323c:	mov	x2, x0
  403240:	ldr	x5, [sp, #136]
  403244:	mov	x7, x20
  403248:	ldr	x4, [sp, #160]
  40324c:	add	x6, sp, #0xd8
  403250:	mov	x3, x26
  403254:	mov	w1, #0x0                   	// #0
  403258:	mov	w0, #0x0                   	// #0
  40325c:	bl	401ad0 <error@plt>
  403260:	b	402f08 <__fxstatat@plt+0xfb8>
  403264:	mov	x0, #0xd70b                	// #55051
  403268:	movk	x0, #0x70a3, lsl #16
  40326c:	movk	x0, #0xa3d, lsl #32
  403270:	movk	x0, #0xa3d7, lsl #48
  403274:	smulh	x22, x23, x0
  403278:	add	x22, x22, x23
  40327c:	asr	x22, x22, #6
  403280:	sub	x22, x22, x23, asr #63
  403284:	udiv	x22, x25, x22
  403288:	b	402ea4 <__fxstatat@plt+0xf54>
  40328c:	ldr	x0, [sp, #144]
  403290:	bl	401dc0 <free@plt>
  403294:	mov	w0, w28
  403298:	b	402bf0 <__fxstatat@plt+0xca0>
  40329c:	bl	401f00 <__errno_location@plt>
  4032a0:	ldr	w19, [x0]
  4032a4:	b	402bbc <__fxstatat@plt+0xc6c>
  4032a8:	stp	x29, x30, [sp, #-320]!
  4032ac:	mov	x29, sp
  4032b0:	stp	x19, x20, [sp, #16]
  4032b4:	mov	w20, w0
  4032b8:	ldrb	w0, [x3, #28]
  4032bc:	stp	x21, x22, [sp, #32]
  4032c0:	mov	x19, x3
  4032c4:	mov	x21, x1
  4032c8:	str	x2, [sp, #112]
  4032cc:	str	xzr, [sp, #128]
  4032d0:	cbz	w0, 4032e4 <__fxstatat@plt+0x1394>
  4032d4:	ldr	x0, [x3, #8]
  4032d8:	ldrb	w1, [x3, #30]
  4032dc:	add	x0, x1, x0
  4032e0:	str	x0, [sp, #128]
  4032e4:	mov	w1, w20
  4032e8:	add	x2, sp, #0xc0
  4032ec:	mov	w0, #0x0                   	// #0
  4032f0:	bl	401e90 <__fxstat@plt>
  4032f4:	cbnz	w0, 403624 <__fxstatat@plt+0x16d4>
  4032f8:	ldr	w0, [sp, #208]
  4032fc:	and	w0, w0, #0xf000
  403300:	cmp	w0, #0x2, lsl #12
  403304:	b.eq	403718 <__fxstatat@plt+0x17c8>  // b.none
  403308:	stp	x25, x26, [sp, #64]
  40330c:	cmp	w0, #0x1, lsl #12
  403310:	cset	w25, eq  // eq = none
  403314:	cmp	w0, #0xc, lsl #12
  403318:	csinc	w1, w25, wzr, ne  // ne = any
  40331c:	str	w1, [sp, #124]
  403320:	cbnz	w1, 403410 <__fxstatat@plt+0x14c0>
  403324:	cmp	w0, #0x8, lsl #12
  403328:	b.eq	403734 <__fxstatat@plt+0x17e4>  // b.none
  40332c:	ldr	x1, [x19, #8]
  403330:	stp	x23, x24, [sp, #48]
  403334:	stp	x27, x28, [sp, #80]
  403338:	cmp	xzr, x1, lsr #62
  40333c:	lsl	x0, x1, #2
  403340:	cset	x2, ne  // ne = any
  403344:	tbnz	x1, #61, 403814 <__fxstatat@plt+0x18c4>
  403348:	cbnz	x2, 403814 <__fxstatat@plt+0x18c4>
  40334c:	bl	40a040 <__fxstatat@plt+0x80f0>
  403350:	mov	x22, x0
  403354:	ldr	x1, [x19, #16]
  403358:	str	x1, [sp, #136]
  40335c:	ldr	w0, [sp, #208]
  403360:	cmn	x1, #0x1
  403364:	and	w0, w0, #0xf000
  403368:	b.eq	40376c <__fxstatat@plt+0x181c>  // b.none
  40336c:	cmp	w0, #0x8, lsl #12
  403370:	b.eq	403670 <__fxstatat@plt+0x1720>  // b.none
  403374:	ldr	x0, [x19, #8]
  403378:	str	x0, [sp, #104]
  40337c:	cbz	x0, 4037d4 <__fxstatat@plt+0x1884>
  403380:	str	xzr, [sp, #168]
  403384:	adrp	x24, 40d000 <__fxstatat@plt+0xb0b0>
  403388:	add	x24, x24, #0x890
  40338c:	mov	w0, #0xfffffffe            	// #-2
  403390:	mov	x26, x24
  403394:	mov	x28, x22
  403398:	cmp	w0, #0x0
  40339c:	mov	x23, #0x0                   	// #0
  4033a0:	ldr	x25, [sp, #104]
  4033a4:	cbnz	w0, 4033d4 <__fxstatat@plt+0x1484>
  4033a8:	add	x26, x24, #0x4
  4033ac:	mov	w0, #0xfffffffe            	// #-2
  4033b0:	neg	w0, w0
  4033b4:	cmp	x25, w0, sxtw
  4033b8:	sxtw	x0, w0
  4033bc:	b.ls	403454 <__fxstatat@plt+0x1504>  // b.plast
  4033c0:	add	x23, x23, x0
  4033c4:	sub	x25, x25, x0
  4033c8:	ldr	w0, [x26]
  4033cc:	cmp	w0, #0x0
  4033d0:	cbz	w0, 4033a8 <__fxstatat@plt+0x1458>
  4033d4:	add	x26, x26, #0x4
  4033d8:	b.lt	4033b0 <__fxstatat@plt+0x1460>  // b.tstop
  4033dc:	cmp	x25, w0, sxtw
  4033e0:	sxtw	x3, w0
  4033e4:	b.cc	4036b0 <__fxstatat@plt+0x1760>  // b.lo, b.ul, b.last
  4033e8:	lsl	x27, x3, #2
  4033ec:	mov	x1, x26
  4033f0:	add	x26, x26, x27
  4033f4:	mov	x0, x28
  4033f8:	sub	x25, x25, x3
  4033fc:	mov	x2, x27
  403400:	bl	401a70 <memcpy@plt>
  403404:	add	x28, x28, x27
  403408:	ldr	w0, [x26]
  40340c:	b	4033cc <__fxstatat@plt+0x147c>
  403410:	ldp	x25, x26, [sp, #64]
  403414:	mov	w2, #0x5                   	// #5
  403418:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  40341c:	mov	x0, #0x0                   	// #0
  403420:	add	x1, x1, #0x948
  403424:	bl	401ea0 <dcgettext@plt>
  403428:	mov	x3, x21
  40342c:	mov	x2, x0
  403430:	mov	w1, #0x0                   	// #0
  403434:	mov	w0, #0x0                   	// #0
  403438:	str	wzr, [sp, #124]
  40343c:	bl	401ad0 <error@plt>
  403440:	ldrb	w0, [sp, #124]
  403444:	ldp	x19, x20, [sp, #16]
  403448:	ldp	x21, x22, [sp, #32]
  40344c:	ldp	x29, x30, [sp], #320
  403450:	ret
  403454:	add	x23, x23, x25
  403458:	ldr	x0, [sp, #104]
  40345c:	sub	x3, x23, #0x1
  403460:	mov	x2, x3
  403464:	mov	x24, #0x0                   	// #0
  403468:	sub	x23, x0, x23
  40346c:	sub	x5, x0, #0x1
  403470:	mov	w4, #0xffffffff            	// #-1
  403474:	nop
  403478:	cmp	x2, x3
  40347c:	b.hi	403550 <__fxstatat@plt+0x1600>  // b.pmore
  403480:	ldr	w0, [x22, x24, lsl #2]
  403484:	add	x2, x5, x2
  403488:	str	w0, [x22, x23, lsl #2]
  40348c:	sub	x2, x2, x3
  403490:	ldr	x0, [sp, #104]
  403494:	str	w4, [x22, x24, lsl #2]
  403498:	add	x24, x24, #0x1
  40349c:	add	x23, x23, #0x1
  4034a0:	cmp	x24, x0
  4034a4:	b.ne	403478 <__fxstatat@plt+0x1528>  // b.any
  4034a8:	ldr	x0, [sp, #112]
  4034ac:	mov	w24, #0x1                   	// #1
  4034b0:	bl	408888 <__fxstatat@plt+0x6938>
  4034b4:	mov	x23, x0
  4034b8:	ldr	x0, [sp, #168]
  4034bc:	cbz	x0, 403538 <__fxstatat@plt+0x15e8>
  4034c0:	mov	x26, #0x0                   	// #0
  4034c4:	str	x0, [sp, #184]
  4034c8:	ldr	x1, [x19, #8]
  4034cc:	ldrb	w0, [x19, #30]
  4034d0:	cmn	x0, x1
  4034d4:	b.eq	403538 <__fxstatat@plt+0x15e8>  // b.none
  4034d8:	mov	x27, #0x0                   	// #0
  4034dc:	nop
  4034e0:	cmp	x27, x1
  4034e4:	mov	w4, #0x0                   	// #0
  4034e8:	b.cs	4034f0 <__fxstatat@plt+0x15a0>  // b.hs, b.nlast
  4034ec:	ldr	w4, [x22, x27, lsl #2]
  4034f0:	add	x27, x27, #0x1
  4034f4:	mov	x7, x26
  4034f8:	mov	x6, x27
  4034fc:	mov	x5, x23
  403500:	add	x3, sp, #0xb8
  403504:	mov	x2, x21
  403508:	add	x1, sp, #0xc0
  40350c:	mov	w0, w20
  403510:	bl	402ac0 <__fxstatat@plt+0xb70>
  403514:	cmp	w0, #0x0
  403518:	cbz	w0, 403524 <__fxstatat@plt+0x15d4>
  40351c:	b.lt	4035fc <__fxstatat@plt+0x16ac>  // b.tstop
  403520:	mov	w24, #0x0                   	// #0
  403524:	ldr	x1, [x19, #8]
  403528:	ldrb	w0, [x19, #30]
  40352c:	add	x0, x0, x1
  403530:	cmp	x27, x0
  403534:	b.cc	4034e0 <__fxstatat@plt+0x1590>  // b.lo, b.ul, b.last
  403538:	ldr	x0, [sp, #136]
  40353c:	cbz	x0, 4035a0 <__fxstatat@plt+0x1650>
  403540:	str	xzr, [sp, #136]
  403544:	str	x0, [sp, #184]
  403548:	ldr	x26, [sp, #128]
  40354c:	b	4034c8 <__fxstatat@plt+0x1578>
  403550:	ldr	x0, [sp, #112]
  403554:	sub	x1, x23, #0x1
  403558:	sub	x1, x1, x24
  40355c:	stp	x2, x3, [sp, #144]
  403560:	str	x5, [sp, #160]
  403564:	bl	408890 <__fxstatat@plt+0x6940>
  403568:	add	x0, x0, x24
  40356c:	ldr	w1, [x22, x24, lsl #2]
  403570:	ldp	x2, x3, [sp, #144]
  403574:	mov	w4, #0xffffffff            	// #-1
  403578:	ldr	w6, [x22, x0, lsl #2]
  40357c:	str	w6, [x22, x24, lsl #2]
  403580:	add	x24, x24, #0x1
  403584:	str	w1, [x22, x0, lsl #2]
  403588:	ldr	x0, [sp, #104]
  40358c:	sub	x2, x2, x3
  403590:	ldr	x5, [sp, #160]
  403594:	cmp	x24, x0
  403598:	b.ne	403478 <__fxstatat@plt+0x1528>  // b.any
  40359c:	b	4034a8 <__fxstatat@plt+0x1558>
  4035a0:	ldr	w0, [x19, #24]
  4035a4:	cbz	w0, 40380c <__fxstatat@plt+0x18bc>
  4035a8:	mov	w0, w20
  4035ac:	mov	x1, #0x0                   	// #0
  4035b0:	bl	401ed0 <ftruncate@plt>
  4035b4:	cbz	w0, 40380c <__fxstatat@plt+0x18bc>
  4035b8:	ldr	w0, [sp, #208]
  4035bc:	and	w0, w0, #0xf000
  4035c0:	cmp	w0, #0x8, lsl #12
  4035c4:	b.ne	40380c <__fxstatat@plt+0x18bc>  // b.any
  4035c8:	bl	401f00 <__errno_location@plt>
  4035cc:	mov	x3, x0
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  4035d8:	mov	x0, #0x0                   	// #0
  4035dc:	add	x1, x1, #0x980
  4035e0:	ldr	w19, [x3]
  4035e4:	bl	401ea0 <dcgettext@plt>
  4035e8:	mov	x3, x21
  4035ec:	mov	x2, x0
  4035f0:	mov	w1, w19
  4035f4:	mov	w0, #0x0                   	// #0
  4035f8:	bl	401ad0 <error@plt>
  4035fc:	mov	x0, x22
  403600:	bl	401dc0 <free@plt>
  403604:	ldrb	w0, [sp, #124]
  403608:	ldp	x19, x20, [sp, #16]
  40360c:	ldp	x21, x22, [sp, #32]
  403610:	ldp	x23, x24, [sp, #48]
  403614:	ldp	x25, x26, [sp, #64]
  403618:	ldp	x27, x28, [sp, #80]
  40361c:	ldp	x29, x30, [sp], #320
  403620:	ret
  403624:	bl	401f00 <__errno_location@plt>
  403628:	mov	x3, x0
  40362c:	mov	w2, #0x5                   	// #5
  403630:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403634:	mov	x0, #0x0                   	// #0
  403638:	add	x1, x1, #0x930
  40363c:	ldr	w19, [x3]
  403640:	str	wzr, [sp, #124]
  403644:	bl	401ea0 <dcgettext@plt>
  403648:	mov	x3, x21
  40364c:	mov	x2, x0
  403650:	mov	w1, w19
  403654:	mov	w0, #0x0                   	// #0
  403658:	bl	401ad0 <error@plt>
  40365c:	ldrb	w0, [sp, #124]
  403660:	ldp	x19, x20, [sp, #16]
  403664:	ldp	x21, x22, [sp, #32]
  403668:	ldp	x29, x30, [sp], #320
  40366c:	ret
  403670:	ldr	w0, [sp, #248]
  403674:	mov	w1, #0x200                 	// #512
  403678:	ldr	x2, [sp, #240]
  40367c:	cmp	w0, #0x0
  403680:	csel	w0, w0, w1, gt
  403684:	str	x2, [sp, #168]
  403688:	ldr	x1, [sp, #136]
  40368c:	sxtw	x0, w0
  403690:	cmp	x0, x1
  403694:	csel	x0, x0, x1, le
  403698:	cmp	x2, x0
  40369c:	b.ge	403374 <__fxstatat@plt+0x1424>  // b.tcont
  4036a0:	ldr	x0, [x19, #8]
  4036a4:	str	x0, [sp, #104]
  4036a8:	cbz	x0, 4034a8 <__fxstatat@plt+0x1558>
  4036ac:	b	403384 <__fxstatat@plt+0x1434>
  4036b0:	cmp	x25, #0x1
  4036b4:	b.ls	403454 <__fxstatat@plt+0x1504>  // b.plast
  4036b8:	add	x0, x25, x25, lsl #1
  4036bc:	cmp	x3, x0
  4036c0:	b.hi	403454 <__fxstatat@plt+0x1504>  // b.pmore
  4036c4:	nop
  4036c8:	add	x26, x26, #0x4
  4036cc:	cmp	x25, x3
  4036d0:	b.eq	4036f4 <__fxstatat@plt+0x17a4>  // b.none
  4036d4:	ldr	x0, [sp, #112]
  4036d8:	sub	x24, x3, #0x1
  4036dc:	mov	x1, x24
  4036e0:	str	x3, [sp, #144]
  4036e4:	bl	408890 <__fxstatat@plt+0x6940>
  4036e8:	cmp	x25, x0
  4036ec:	ldr	x3, [sp, #144]
  4036f0:	b.ls	403710 <__fxstatat@plt+0x17c0>  // b.plast
  4036f4:	mov	x6, x28
  4036f8:	ldur	w0, [x26, #-4]
  4036fc:	subs	x25, x25, #0x1
  403700:	str	w0, [x6], #4
  403704:	b.eq	403458 <__fxstatat@plt+0x1508>  // b.none
  403708:	mov	x28, x6
  40370c:	sub	x24, x3, #0x1
  403710:	mov	x3, x24
  403714:	b	4036c8 <__fxstatat@plt+0x1778>
  403718:	mov	w0, w20
  40371c:	bl	401e80 <isatty@plt>
  403720:	cbnz	w0, 403414 <__fxstatat@plt+0x14c4>
  403724:	ldr	w0, [sp, #208]
  403728:	stp	x25, x26, [sp, #64]
  40372c:	and	w0, w0, #0xf000
  403730:	b	40330c <__fxstatat@plt+0x13bc>
  403734:	ldr	x0, [sp, #240]
  403738:	tbz	x0, #63, 40332c <__fxstatat@plt+0x13dc>
  40373c:	mov	w2, #0x5                   	// #5
  403740:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403744:	mov	x0, #0x0                   	// #0
  403748:	add	x1, x1, #0x960
  40374c:	bl	401ea0 <dcgettext@plt>
  403750:	mov	x2, x0
  403754:	mov	x3, x21
  403758:	mov	w1, #0x0                   	// #0
  40375c:	mov	w0, #0x0                   	// #0
  403760:	bl	401ad0 <error@plt>
  403764:	ldp	x25, x26, [sp, #64]
  403768:	b	403440 <__fxstatat@plt+0x14f0>
  40376c:	cmp	w0, #0x8, lsl #12
  403770:	b.ne	4037e8 <__fxstatat@plt+0x1898>  // b.any
  403774:	ldrb	w0, [x19, #29]
  403778:	ldr	x2, [sp, #240]
  40377c:	str	x2, [sp, #136]
  403780:	cbnz	w0, 403374 <__fxstatat@plt+0x1424>
  403784:	ldr	w0, [sp, #248]
  403788:	mov	w1, #0x200                 	// #512
  40378c:	cmp	w0, #0x0
  403790:	csel	w0, w0, w1, gt
  403794:	cmp	x2, #0x0
  403798:	sxtw	x0, w0
  40379c:	ccmp	x2, x0, #0x0, ne  // ne = any
  4037a0:	csel	x1, x2, xzr, lt  // lt = tstop
  4037a4:	str	x1, [sp, #168]
  4037a8:	sdiv	x1, x2, x0
  4037ac:	msub	x1, x1, x0, x2
  4037b0:	cbz	x1, 4036a0 <__fxstatat@plt+0x1750>
  4037b4:	sub	x0, x0, x1
  4037b8:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  4037bc:	sub	x1, x1, x2
  4037c0:	cmp	x1, x0
  4037c4:	csel	x0, x1, x0, le
  4037c8:	add	x0, x2, x0
  4037cc:	str	x0, [sp, #136]
  4037d0:	b	4036a0 <__fxstatat@plt+0x1750>
  4037d4:	ldr	x0, [sp, #112]
  4037d8:	mov	w24, #0x1                   	// #1
  4037dc:	bl	408888 <__fxstatat@plt+0x6938>
  4037e0:	mov	x23, x0
  4037e4:	b	403538 <__fxstatat@plt+0x15e8>
  4037e8:	mov	x1, #0x0                   	// #0
  4037ec:	mov	w0, w20
  4037f0:	mov	w2, #0x2                   	// #2
  4037f4:	bl	401b20 <lseek@plt>
  4037f8:	ldr	x1, [sp, #136]
  4037fc:	cmp	x0, #0x0
  403800:	csel	x0, x1, x0, le
  403804:	str	x0, [sp, #136]
  403808:	b	403374 <__fxstatat@plt+0x1424>
  40380c:	str	w24, [sp, #124]
  403810:	b	4035fc <__fxstatat@plt+0x16ac>
  403814:	bl	40a208 <__fxstatat@plt+0x82b8>
  403818:	stp	x29, x30, [sp, #-176]!
  40381c:	mov	x29, sp
  403820:	stp	x19, x20, [sp, #16]
  403824:	mov	w20, w0
  403828:	stp	x21, x22, [sp, #32]
  40382c:	str	x23, [sp, #48]
  403830:	cbz	w0, 403870 <__fxstatat@plt+0x1920>
  403834:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  403838:	mov	w2, #0x5                   	// #5
  40383c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403840:	add	x1, x1, #0x9b0
  403844:	ldr	x19, [x0, #776]
  403848:	mov	x0, #0x0                   	// #0
  40384c:	bl	401ea0 <dcgettext@plt>
  403850:	mov	x2, x0
  403854:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  403858:	mov	x0, x19
  40385c:	mov	w1, #0x1                   	// #1
  403860:	ldr	x3, [x3, #848]
  403864:	bl	401d80 <__fprintf_chk@plt>
  403868:	mov	w0, w20
  40386c:	bl	401ac0 <exit@plt>
  403870:	mov	w2, #0x5                   	// #5
  403874:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403878:	mov	x0, #0x0                   	// #0
  40387c:	add	x1, x1, #0x9d8
  403880:	bl	401ea0 <dcgettext@plt>
  403884:	adrp	x19, 421000 <__fxstatat@plt+0x1f0b0>
  403888:	adrp	x2, 421000 <__fxstatat@plt+0x1f0b0>
  40388c:	mov	x1, x0
  403890:	mov	w0, #0x1                   	// #1
  403894:	adrp	x22, 40c000 <__fxstatat@plt+0xa0b0>
  403898:	ldr	x2, [x2, #848]
  40389c:	add	x21, sp, #0x40
  4038a0:	add	x22, x22, #0x998
  4038a4:	bl	401c50 <__printf_chk@plt>
  4038a8:	mov	w2, #0x5                   	// #5
  4038ac:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  4038b0:	mov	x0, #0x0                   	// #0
  4038b4:	add	x1, x1, #0x9f8
  4038b8:	bl	401ea0 <dcgettext@plt>
  4038bc:	ldr	x1, [x19, #800]
  4038c0:	bl	401eb0 <fputs_unlocked@plt>
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  4038cc:	mov	x0, #0x0                   	// #0
  4038d0:	add	x1, x1, #0xa80
  4038d4:	bl	401ea0 <dcgettext@plt>
  4038d8:	ldr	x1, [x19, #800]
  4038dc:	bl	401eb0 <fputs_unlocked@plt>
  4038e0:	mov	w2, #0x5                   	// #5
  4038e4:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  4038e8:	mov	x0, #0x0                   	// #0
  4038ec:	add	x1, x1, #0xaa8
  4038f0:	bl	401ea0 <dcgettext@plt>
  4038f4:	ldr	x1, [x19, #800]
  4038f8:	bl	401eb0 <fputs_unlocked@plt>
  4038fc:	mov	w2, #0x5                   	// #5
  403900:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403904:	mov	x0, #0x0                   	// #0
  403908:	add	x1, x1, #0xaf8
  40390c:	bl	401ea0 <dcgettext@plt>
  403910:	mov	x1, x0
  403914:	mov	w2, #0x3                   	// #3
  403918:	mov	w0, #0x1                   	// #1
  40391c:	bl	401c50 <__printf_chk@plt>
  403920:	mov	w2, #0x5                   	// #5
  403924:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403928:	mov	x0, #0x0                   	// #0
  40392c:	add	x1, x1, #0xc00
  403930:	bl	401ea0 <dcgettext@plt>
  403934:	ldr	x1, [x19, #800]
  403938:	bl	401eb0 <fputs_unlocked@plt>
  40393c:	mov	w2, #0x5                   	// #5
  403940:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403944:	mov	x0, #0x0                   	// #0
  403948:	add	x1, x1, #0xd70
  40394c:	bl	401ea0 <dcgettext@plt>
  403950:	ldr	x1, [x19, #800]
  403954:	bl	401eb0 <fputs_unlocked@plt>
  403958:	mov	w2, #0x5                   	// #5
  40395c:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403960:	mov	x0, #0x0                   	// #0
  403964:	add	x1, x1, #0xda0
  403968:	bl	401ea0 <dcgettext@plt>
  40396c:	ldr	x1, [x19, #800]
  403970:	bl	401eb0 <fputs_unlocked@plt>
  403974:	mov	w2, #0x5                   	// #5
  403978:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  40397c:	mov	x0, #0x0                   	// #0
  403980:	add	x1, x1, #0xdd8
  403984:	bl	401ea0 <dcgettext@plt>
  403988:	ldr	x1, [x19, #800]
  40398c:	bl	401eb0 <fputs_unlocked@plt>
  403990:	mov	w2, #0x5                   	// #5
  403994:	adrp	x1, 40c000 <__fxstatat@plt+0xa0b0>
  403998:	mov	x0, #0x0                   	// #0
  40399c:	add	x1, x1, #0xfb8
  4039a0:	bl	401ea0 <dcgettext@plt>
  4039a4:	ldr	x1, [x19, #800]
  4039a8:	bl	401eb0 <fputs_unlocked@plt>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4039b4:	mov	x0, #0x0                   	// #0
  4039b8:	add	x1, x1, #0x128
  4039bc:	bl	401ea0 <dcgettext@plt>
  4039c0:	ldr	x1, [x19, #800]
  4039c4:	bl	401eb0 <fputs_unlocked@plt>
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4039d0:	mov	x0, #0x0                   	// #0
  4039d4:	add	x1, x1, #0x268
  4039d8:	bl	401ea0 <dcgettext@plt>
  4039dc:	ldr	x1, [x19, #800]
  4039e0:	bl	401eb0 <fputs_unlocked@plt>
  4039e4:	mov	w2, #0x5                   	// #5
  4039e8:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  4039ec:	mov	x0, #0x0                   	// #0
  4039f0:	add	x1, x1, #0x2d8
  4039f4:	bl	401ea0 <dcgettext@plt>
  4039f8:	ldr	x1, [x19, #800]
  4039fc:	bl	401eb0 <fputs_unlocked@plt>
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403a08:	mov	x0, #0x0                   	// #0
  403a0c:	add	x1, x1, #0x4b0
  403a10:	bl	401ea0 <dcgettext@plt>
  403a14:	ldr	x1, [x19, #800]
  403a18:	bl	401eb0 <fputs_unlocked@plt>
  403a1c:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  403a20:	add	x2, x2, #0x890
  403a24:	ldp	x4, x5, [x2, #240]
  403a28:	stp	x4, x5, [sp, #80]
  403a2c:	ldp	x4, x5, [x2, #256]
  403a30:	stp	x4, x5, [sp, #96]
  403a34:	ldp	x1, x0, [x2, #224]
  403a38:	stp	x1, x0, [sp, #64]
  403a3c:	ldp	x4, x5, [x2, #272]
  403a40:	stp	x4, x5, [sp, #112]
  403a44:	ldp	x4, x5, [x2, #288]
  403a48:	stp	x4, x5, [sp, #128]
  403a4c:	ldp	x4, x5, [x2, #304]
  403a50:	stp	x4, x5, [sp, #144]
  403a54:	ldp	x4, x5, [x2, #320]
  403a58:	stp	x4, x5, [sp, #160]
  403a5c:	cbnz	x1, 403b30 <__fxstatat@plt+0x1be0>
  403a60:	ldr	x23, [x21, #8]
  403a64:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403a68:	mov	w2, #0x5                   	// #5
  403a6c:	add	x1, x1, #0x558
  403a70:	mov	x0, #0x0                   	// #0
  403a74:	cbz	x23, 403b40 <__fxstatat@plt+0x1bf0>
  403a78:	bl	401ea0 <dcgettext@plt>
  403a7c:	adrp	x21, 40d000 <__fxstatat@plt+0xb0b0>
  403a80:	add	x21, x21, #0x570
  403a84:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  403a88:	mov	x3, x21
  403a8c:	add	x2, x2, #0x598
  403a90:	mov	x1, x0
  403a94:	mov	w0, #0x1                   	// #1
  403a98:	bl	401c50 <__printf_chk@plt>
  403a9c:	mov	x1, #0x0                   	// #0
  403aa0:	mov	w0, #0x5                   	// #5
  403aa4:	bl	401f40 <setlocale@plt>
  403aa8:	cbz	x0, 403ac0 <__fxstatat@plt+0x1b70>
  403aac:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403ab0:	mov	x2, #0x3                   	// #3
  403ab4:	add	x1, x1, #0x5a8
  403ab8:	bl	401c20 <strncmp@plt>
  403abc:	cbnz	w0, 403bdc <__fxstatat@plt+0x1c8c>
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403ac8:	mov	x0, #0x0                   	// #0
  403acc:	add	x1, x1, #0x5f8
  403ad0:	bl	401ea0 <dcgettext@plt>
  403ad4:	mov	x1, x0
  403ad8:	mov	x3, x22
  403adc:	mov	x2, x21
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	bl	401c50 <__printf_chk@plt>
  403ae8:	mov	w2, #0x5                   	// #5
  403aec:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403af0:	mov	x0, #0x0                   	// #0
  403af4:	add	x1, x1, #0x618
  403af8:	bl	401ea0 <dcgettext@plt>
  403afc:	mov	x1, x0
  403b00:	cmp	x23, x22
  403b04:	adrp	x2, 40e000 <__fxstatat@plt+0xc0b0>
  403b08:	adrp	x3, 40c000 <__fxstatat@plt+0xa0b0>
  403b0c:	add	x2, x2, #0x4c8
  403b10:	add	x3, x3, #0x9a0
  403b14:	csel	x3, x3, x2, eq  // eq = none
  403b18:	mov	x2, x23
  403b1c:	mov	w0, #0x1                   	// #1
  403b20:	bl	401c50 <__printf_chk@plt>
  403b24:	b	403868 <__fxstatat@plt+0x1918>
  403b28:	ldr	x1, [x21, #16]!
  403b2c:	cbz	x1, 403a60 <__fxstatat@plt+0x1b10>
  403b30:	mov	x0, x22
  403b34:	bl	401d90 <strcmp@plt>
  403b38:	cbnz	w0, 403b28 <__fxstatat@plt+0x1bd8>
  403b3c:	b	403a60 <__fxstatat@plt+0x1b10>
  403b40:	bl	401ea0 <dcgettext@plt>
  403b44:	adrp	x21, 40d000 <__fxstatat@plt+0xb0b0>
  403b48:	add	x21, x21, #0x570
  403b4c:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  403b50:	mov	x3, x21
  403b54:	add	x2, x2, #0x598
  403b58:	mov	x1, x0
  403b5c:	mov	w0, #0x1                   	// #1
  403b60:	bl	401c50 <__printf_chk@plt>
  403b64:	mov	x1, #0x0                   	// #0
  403b68:	mov	w0, #0x5                   	// #5
  403b6c:	bl	401f40 <setlocale@plt>
  403b70:	cbz	x0, 403b88 <__fxstatat@plt+0x1c38>
  403b74:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403b78:	mov	x2, #0x3                   	// #3
  403b7c:	add	x1, x1, #0x5a8
  403b80:	bl	401c20 <strncmp@plt>
  403b84:	cbnz	w0, 403bd8 <__fxstatat@plt+0x1c88>
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403b90:	mov	x0, #0x0                   	// #0
  403b94:	add	x1, x1, #0x5f8
  403b98:	bl	401ea0 <dcgettext@plt>
  403b9c:	mov	x1, x0
  403ba0:	mov	x3, x22
  403ba4:	mov	x2, x21
  403ba8:	mov	w0, #0x1                   	// #1
  403bac:	bl	401c50 <__printf_chk@plt>
  403bb0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403bb4:	mov	w2, #0x5                   	// #5
  403bb8:	add	x1, x1, #0x618
  403bbc:	mov	x0, #0x0                   	// #0
  403bc0:	bl	401ea0 <dcgettext@plt>
  403bc4:	mov	x23, x22
  403bc8:	adrp	x3, 40c000 <__fxstatat@plt+0xa0b0>
  403bcc:	mov	x1, x0
  403bd0:	add	x3, x3, #0x9a0
  403bd4:	b	403b18 <__fxstatat@plt+0x1bc8>
  403bd8:	mov	x23, x22
  403bdc:	mov	w2, #0x5                   	// #5
  403be0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403be4:	mov	x0, #0x0                   	// #0
  403be8:	add	x1, x1, #0x5b0
  403bec:	bl	401ea0 <dcgettext@plt>
  403bf0:	ldr	x1, [x19, #800]
  403bf4:	bl	401eb0 <fputs_unlocked@plt>
  403bf8:	b	403ac0 <__fxstatat@plt+0x1b70>
  403bfc:	nop
  403c00:	mov	w0, #0x1                   	// #1
  403c04:	b	403818 <__fxstatat@plt+0x18c8>
  403c08:	stp	x29, x30, [sp, #-96]!
  403c0c:	mov	x29, sp
  403c10:	stp	x23, x24, [sp, #48]
  403c14:	mov	x23, x1
  403c18:	stp	x21, x22, [sp, #32]
  403c1c:	mov	x22, x3
  403c20:	stp	x25, x26, [sp, #64]
  403c24:	mov	x26, x2
  403c28:	mov	x25, x0
  403c2c:	stp	x27, x28, [sp, #80]
  403c30:	bl	401aa0 <strlen@plt>
  403c34:	ldr	x28, [x23]
  403c38:	cbz	x28, 403d78 <__fxstatat@plt+0x1e28>
  403c3c:	stp	x19, x20, [sp, #16]
  403c40:	mov	x21, x0
  403c44:	cbz	x26, 403d20 <__fxstatat@plt+0x1dd0>
  403c48:	mov	x20, x26
  403c4c:	mov	w27, #0x0                   	// #0
  403c50:	mov	x24, #0xffffffffffffffff    	// #-1
  403c54:	mov	x19, #0x0                   	// #0
  403c58:	b	403c78 <__fxstatat@plt+0x1d28>
  403c5c:	bl	401d50 <memcmp@plt>
  403c60:	cmp	w0, #0x0
  403c64:	csinc	w27, w27, wzr, eq  // eq = none
  403c68:	add	x19, x19, #0x1
  403c6c:	add	x20, x20, x22
  403c70:	ldr	x28, [x23, x19, lsl #3]
  403c74:	cbz	x28, 403cd0 <__fxstatat@plt+0x1d80>
  403c78:	mov	x1, x25
  403c7c:	mov	x2, x21
  403c80:	mov	x0, x28
  403c84:	bl	401c20 <strncmp@plt>
  403c88:	mov	w1, w0
  403c8c:	mov	x0, x28
  403c90:	cbnz	w1, 403c68 <__fxstatat@plt+0x1d18>
  403c94:	bl	401aa0 <strlen@plt>
  403c98:	mov	x3, x0
  403c9c:	mov	x2, x22
  403ca0:	madd	x0, x24, x22, x26
  403ca4:	mov	x1, x20
  403ca8:	cmp	x21, x3
  403cac:	b.eq	403cfc <__fxstatat@plt+0x1dac>  // b.none
  403cb0:	cmn	x24, #0x1
  403cb4:	b.ne	403c5c <__fxstatat@plt+0x1d0c>  // b.any
  403cb8:	mov	x24, x19
  403cbc:	add	x19, x19, #0x1
  403cc0:	add	x20, x20, x22
  403cc4:	ldr	x28, [x23, x19, lsl #3]
  403cc8:	cbnz	x28, 403c78 <__fxstatat@plt+0x1d28>
  403ccc:	nop
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	cmp	w27, #0x0
  403cd8:	mov	x0, #0xfffffffffffffffe    	// #-2
  403cdc:	csel	x24, x24, x0, eq  // eq = none
  403ce0:	mov	x0, x24
  403ce4:	ldp	x21, x22, [sp, #32]
  403ce8:	ldp	x23, x24, [sp, #48]
  403cec:	ldp	x25, x26, [sp, #64]
  403cf0:	ldp	x27, x28, [sp, #80]
  403cf4:	ldp	x29, x30, [sp], #96
  403cf8:	ret
  403cfc:	mov	x24, x19
  403d00:	mov	x0, x24
  403d04:	ldp	x19, x20, [sp, #16]
  403d08:	ldp	x21, x22, [sp, #32]
  403d0c:	ldp	x23, x24, [sp, #48]
  403d10:	ldp	x25, x26, [sp, #64]
  403d14:	ldp	x27, x28, [sp, #80]
  403d18:	ldp	x29, x30, [sp], #96
  403d1c:	ret
  403d20:	mov	w27, #0x0                   	// #0
  403d24:	mov	x24, #0xffffffffffffffff    	// #-1
  403d28:	mov	x19, #0x0                   	// #0
  403d2c:	b	403d40 <__fxstatat@plt+0x1df0>
  403d30:	mov	w27, #0x1                   	// #1
  403d34:	add	x19, x19, #0x1
  403d38:	ldr	x28, [x23, x19, lsl #3]
  403d3c:	cbz	x28, 403cd0 <__fxstatat@plt+0x1d80>
  403d40:	mov	x1, x25
  403d44:	mov	x2, x21
  403d48:	mov	x0, x28
  403d4c:	bl	401c20 <strncmp@plt>
  403d50:	mov	w1, w0
  403d54:	mov	x0, x28
  403d58:	cbnz	w1, 403d34 <__fxstatat@plt+0x1de4>
  403d5c:	bl	401aa0 <strlen@plt>
  403d60:	cmp	x0, x21
  403d64:	b.eq	403cfc <__fxstatat@plt+0x1dac>  // b.none
  403d68:	cmn	x24, #0x1
  403d6c:	b.ne	403d30 <__fxstatat@plt+0x1de0>  // b.any
  403d70:	mov	x24, x19
  403d74:	b	403d34 <__fxstatat@plt+0x1de4>
  403d78:	mov	x24, #0xffffffffffffffff    	// #-1
  403d7c:	b	403ce0 <__fxstatat@plt+0x1d90>
  403d80:	stp	x29, x30, [sp, #-48]!
  403d84:	cmn	x2, #0x1
  403d88:	mov	x29, sp
  403d8c:	stp	x19, x20, [sp, #16]
  403d90:	mov	x20, x0
  403d94:	str	x21, [sp, #32]
  403d98:	mov	x21, x1
  403d9c:	b.eq	403dfc <__fxstatat@plt+0x1eac>  // b.none
  403da0:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403da4:	mov	w2, #0x5                   	// #5
  403da8:	add	x1, x1, #0xbe8
  403dac:	mov	x0, #0x0                   	// #0
  403db0:	bl	401ea0 <dcgettext@plt>
  403db4:	mov	x19, x0
  403db8:	mov	x2, x21
  403dbc:	mov	w1, #0x8                   	// #8
  403dc0:	mov	w0, #0x0                   	// #0
  403dc4:	bl	407398 <__fxstatat@plt+0x5448>
  403dc8:	mov	x1, x20
  403dcc:	mov	x20, x0
  403dd0:	mov	w0, #0x1                   	// #1
  403dd4:	bl	408540 <__fxstatat@plt+0x65f0>
  403dd8:	mov	x3, x20
  403ddc:	mov	x2, x19
  403de0:	ldp	x19, x20, [sp, #16]
  403de4:	mov	x4, x0
  403de8:	ldr	x21, [sp, #32]
  403dec:	mov	w1, #0x0                   	// #0
  403df0:	ldp	x29, x30, [sp], #48
  403df4:	mov	w0, #0x0                   	// #0
  403df8:	b	401ad0 <error@plt>
  403dfc:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403e00:	mov	w2, #0x5                   	// #5
  403e04:	add	x1, x1, #0xbc8
  403e08:	mov	x0, #0x0                   	// #0
  403e0c:	bl	401ea0 <dcgettext@plt>
  403e10:	mov	x19, x0
  403e14:	b	403db8 <__fxstatat@plt+0x1e68>
  403e18:	stp	x29, x30, [sp, #-112]!
  403e1c:	mov	x29, sp
  403e20:	stp	x27, x28, [sp, #80]
  403e24:	adrp	x28, 421000 <__fxstatat@plt+0x1f0b0>
  403e28:	stp	x19, x20, [sp, #16]
  403e2c:	mov	x20, x1
  403e30:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403e34:	add	x1, x1, #0xc08
  403e38:	stp	x21, x22, [sp, #32]
  403e3c:	mov	x22, x2
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	stp	x23, x24, [sp, #48]
  403e48:	mov	x24, x0
  403e4c:	mov	x0, #0x0                   	// #0
  403e50:	bl	401ea0 <dcgettext@plt>
  403e54:	ldr	x1, [x28, #776]
  403e58:	bl	401eb0 <fputs_unlocked@plt>
  403e5c:	ldr	x21, [x24]
  403e60:	cbz	x21, 403ed8 <__fxstatat@plt+0x1f88>
  403e64:	adrp	x27, 40d000 <__fxstatat@plt+0xb0b0>
  403e68:	add	x27, x27, #0xc28
  403e6c:	stp	x25, x26, [sp, #64]
  403e70:	adrp	x26, 40d000 <__fxstatat@plt+0xb0b0>
  403e74:	add	x25, x28, #0x308
  403e78:	add	x26, x26, #0xc20
  403e7c:	mov	x23, #0x0                   	// #0
  403e80:	mov	x19, #0x0                   	// #0
  403e84:	nop
  403e88:	cbz	x19, 403ea0 <__fxstatat@plt+0x1f50>
  403e8c:	mov	x2, x22
  403e90:	mov	x1, x20
  403e94:	mov	x0, x23
  403e98:	bl	401d50 <memcmp@plt>
  403e9c:	cbz	w0, 403f10 <__fxstatat@plt+0x1fc0>
  403ea0:	ldr	x23, [x25]
  403ea4:	mov	x0, x21
  403ea8:	bl	4086c0 <__fxstatat@plt+0x6770>
  403eac:	mov	x3, x0
  403eb0:	mov	x2, x26
  403eb4:	mov	x0, x23
  403eb8:	mov	w1, #0x1                   	// #1
  403ebc:	mov	x23, x20
  403ec0:	bl	401d80 <__fprintf_chk@plt>
  403ec4:	add	x19, x19, #0x1
  403ec8:	add	x20, x20, x22
  403ecc:	ldr	x21, [x24, x19, lsl #3]
  403ed0:	cbnz	x21, 403e88 <__fxstatat@plt+0x1f38>
  403ed4:	ldp	x25, x26, [sp, #64]
  403ed8:	ldr	x0, [x28, #776]
  403edc:	ldp	x1, x2, [x0, #40]
  403ee0:	cmp	x1, x2
  403ee4:	b.cs	403f3c <__fxstatat@plt+0x1fec>  // b.hs, b.nlast
  403ee8:	add	x2, x1, #0x1
  403eec:	str	x2, [x0, #40]
  403ef0:	mov	w0, #0xa                   	// #10
  403ef4:	strb	w0, [x1]
  403ef8:	ldp	x19, x20, [sp, #16]
  403efc:	ldp	x21, x22, [sp, #32]
  403f00:	ldp	x23, x24, [sp, #48]
  403f04:	ldp	x27, x28, [sp, #80]
  403f08:	ldp	x29, x30, [sp], #112
  403f0c:	ret
  403f10:	ldr	x1, [x25]
  403f14:	mov	x0, x21
  403f18:	str	x1, [sp, #104]
  403f1c:	bl	4086c0 <__fxstatat@plt+0x6770>
  403f20:	mov	x3, x0
  403f24:	ldr	x1, [sp, #104]
  403f28:	mov	x2, x27
  403f2c:	mov	x0, x1
  403f30:	mov	w1, #0x1                   	// #1
  403f34:	bl	401d80 <__fprintf_chk@plt>
  403f38:	b	403ec4 <__fxstatat@plt+0x1f74>
  403f3c:	ldp	x19, x20, [sp, #16]
  403f40:	mov	w1, #0xa                   	// #10
  403f44:	ldp	x21, x22, [sp, #32]
  403f48:	ldp	x23, x24, [sp, #48]
  403f4c:	ldp	x27, x28, [sp, #80]
  403f50:	ldp	x29, x30, [sp], #112
  403f54:	b	401d30 <__overflow@plt>
  403f58:	stp	x29, x30, [sp, #-80]!
  403f5c:	mov	x29, sp
  403f60:	stp	x19, x20, [sp, #16]
  403f64:	mov	x19, x2
  403f68:	mov	x20, x3
  403f6c:	stp	x21, x22, [sp, #32]
  403f70:	mov	x22, x1
  403f74:	mov	x21, x4
  403f78:	mov	x3, x4
  403f7c:	mov	x2, x20
  403f80:	mov	x1, x19
  403f84:	stp	x23, x24, [sp, #48]
  403f88:	mov	x24, x0
  403f8c:	mov	x23, x5
  403f90:	mov	x0, x22
  403f94:	bl	403c08 <__fxstatat@plt+0x1cb8>
  403f98:	tbnz	x0, #63, 403fb0 <__fxstatat@plt+0x2060>
  403f9c:	ldp	x19, x20, [sp, #16]
  403fa0:	ldp	x21, x22, [sp, #32]
  403fa4:	ldp	x23, x24, [sp, #48]
  403fa8:	ldp	x29, x30, [sp], #80
  403fac:	ret
  403fb0:	str	x25, [sp, #64]
  403fb4:	cmn	x0, #0x1
  403fb8:	b.eq	40402c <__fxstatat@plt+0x20dc>  // b.none
  403fbc:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  403fc0:	mov	w2, #0x5                   	// #5
  403fc4:	add	x1, x1, #0xbe8
  403fc8:	mov	x0, #0x0                   	// #0
  403fcc:	bl	401ea0 <dcgettext@plt>
  403fd0:	mov	x25, x0
  403fd4:	mov	x2, x22
  403fd8:	mov	w1, #0x8                   	// #8
  403fdc:	mov	w0, #0x0                   	// #0
  403fe0:	bl	407398 <__fxstatat@plt+0x5448>
  403fe4:	mov	x1, x24
  403fe8:	mov	x22, x0
  403fec:	mov	w0, #0x1                   	// #1
  403ff0:	bl	408540 <__fxstatat@plt+0x65f0>
  403ff4:	mov	x3, x22
  403ff8:	mov	x4, x0
  403ffc:	mov	x2, x25
  404000:	mov	w1, #0x0                   	// #0
  404004:	mov	w0, #0x0                   	// #0
  404008:	bl	401ad0 <error@plt>
  40400c:	mov	x0, x19
  404010:	mov	x2, x21
  404014:	mov	x1, x20
  404018:	bl	403e18 <__fxstatat@plt+0x1ec8>
  40401c:	blr	x23
  404020:	mov	x0, #0xffffffffffffffff    	// #-1
  404024:	ldr	x25, [sp, #64]
  404028:	b	403f9c <__fxstatat@plt+0x204c>
  40402c:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  404030:	mov	w2, #0x5                   	// #5
  404034:	add	x1, x1, #0xbc8
  404038:	mov	x0, #0x0                   	// #0
  40403c:	bl	401ea0 <dcgettext@plt>
  404040:	mov	x25, x0
  404044:	b	403fd4 <__fxstatat@plt+0x2084>
  404048:	stp	x29, x30, [sp, #-64]!
  40404c:	mov	x29, sp
  404050:	stp	x21, x22, [sp, #32]
  404054:	ldr	x22, [x1]
  404058:	cbz	x22, 4040a0 <__fxstatat@plt+0x2150>
  40405c:	mov	x21, x3
  404060:	stp	x19, x20, [sp, #16]
  404064:	mov	x19, x2
  404068:	add	x20, x1, #0x8
  40406c:	str	x23, [sp, #48]
  404070:	mov	x23, x0
  404074:	b	404084 <__fxstatat@plt+0x2134>
  404078:	ldr	x22, [x20], #8
  40407c:	add	x19, x19, x21
  404080:	cbz	x22, 404098 <__fxstatat@plt+0x2148>
  404084:	mov	x2, x21
  404088:	mov	x1, x19
  40408c:	mov	x0, x23
  404090:	bl	401d50 <memcmp@plt>
  404094:	cbnz	w0, 404078 <__fxstatat@plt+0x2128>
  404098:	ldp	x19, x20, [sp, #16]
  40409c:	ldr	x23, [sp, #48]
  4040a0:	mov	x0, x22
  4040a4:	ldp	x21, x22, [sp, #32]
  4040a8:	ldp	x29, x30, [sp], #64
  4040ac:	ret
  4040b0:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  4040b4:	str	x0, [x1, #832]
  4040b8:	ret
  4040bc:	nop
  4040c0:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  4040c4:	strb	w0, [x1, #840]
  4040c8:	ret
  4040cc:	nop
  4040d0:	stp	x29, x30, [sp, #-48]!
  4040d4:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4040d8:	mov	x29, sp
  4040dc:	ldr	x0, [x0, #800]
  4040e0:	bl	40ad98 <__fxstatat@plt+0x8e48>
  4040e4:	cbz	w0, 40411c <__fxstatat@plt+0x21cc>
  4040e8:	stp	x19, x20, [sp, #16]
  4040ec:	adrp	x20, 421000 <__fxstatat@plt+0x1f0b0>
  4040f0:	add	x0, x20, #0x340
  4040f4:	str	x21, [sp, #32]
  4040f8:	ldrb	w21, [x0, #8]
  4040fc:	bl	401f00 <__errno_location@plt>
  404100:	mov	x19, x0
  404104:	cbz	w21, 404134 <__fxstatat@plt+0x21e4>
  404108:	ldr	w0, [x0]
  40410c:	cmp	w0, #0x20
  404110:	b.ne	404134 <__fxstatat@plt+0x21e4>  // b.any
  404114:	ldp	x19, x20, [sp, #16]
  404118:	ldr	x21, [sp, #32]
  40411c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  404120:	ldr	x0, [x0, #776]
  404124:	bl	40ad98 <__fxstatat@plt+0x8e48>
  404128:	cbnz	w0, 404188 <__fxstatat@plt+0x2238>
  40412c:	ldp	x29, x30, [sp], #48
  404130:	ret
  404134:	mov	w2, #0x5                   	// #5
  404138:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  40413c:	mov	x0, #0x0                   	// #0
  404140:	add	x1, x1, #0xc30
  404144:	bl	401ea0 <dcgettext@plt>
  404148:	ldr	x2, [x20, #832]
  40414c:	mov	x20, x0
  404150:	cbz	x2, 404194 <__fxstatat@plt+0x2244>
  404154:	ldr	w19, [x19]
  404158:	mov	x0, x2
  40415c:	bl	407a98 <__fxstatat@plt+0x5b48>
  404160:	mov	x3, x0
  404164:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  404168:	mov	w1, w19
  40416c:	mov	x4, x20
  404170:	add	x2, x2, #0xc40
  404174:	mov	w0, #0x0                   	// #0
  404178:	bl	401ad0 <error@plt>
  40417c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  404180:	ldr	w0, [x0, #672]
  404184:	bl	401a90 <_exit@plt>
  404188:	stp	x19, x20, [sp, #16]
  40418c:	str	x21, [sp, #32]
  404190:	b	40417c <__fxstatat@plt+0x222c>
  404194:	ldr	w1, [x19]
  404198:	mov	x3, x0
  40419c:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  4041a0:	mov	w0, #0x0                   	// #0
  4041a4:	add	x2, x2, #0xbe0
  4041a8:	bl	401ad0 <error@plt>
  4041ac:	b	40417c <__fxstatat@plt+0x222c>
  4041b0:	stp	x29, x30, [sp, #-16]!
  4041b4:	mov	x29, sp
  4041b8:	bl	404220 <__fxstatat@plt+0x22d0>
  4041bc:	cbz	x0, 4041c8 <__fxstatat@plt+0x2278>
  4041c0:	ldp	x29, x30, [sp], #16
  4041c4:	ret
  4041c8:	bl	40a208 <__fxstatat@plt+0x82b8>
  4041cc:	nop
  4041d0:	stp	x29, x30, [sp, #-32]!
  4041d4:	mov	x29, sp
  4041d8:	stp	x19, x20, [sp, #16]
  4041dc:	mov	x19, x0
  4041e0:	ldrb	w1, [x0]
  4041e4:	cmp	w1, #0x2f
  4041e8:	cset	x20, eq  // eq = none
  4041ec:	bl	4042e0 <__fxstatat@plt+0x2390>
  4041f0:	sub	x0, x0, x19
  4041f4:	b	404208 <__fxstatat@plt+0x22b8>
  4041f8:	ldrb	w2, [x19, x1]
  4041fc:	cmp	w2, #0x2f
  404200:	b.ne	404214 <__fxstatat@plt+0x22c4>  // b.any
  404204:	mov	x0, x1
  404208:	sub	x1, x0, #0x1
  40420c:	cmp	x0, x20
  404210:	b.hi	4041f8 <__fxstatat@plt+0x22a8>  // b.pmore
  404214:	ldp	x19, x20, [sp, #16]
  404218:	ldp	x29, x30, [sp], #32
  40421c:	ret
  404220:	stp	x29, x30, [sp, #-48]!
  404224:	mov	x29, sp
  404228:	stp	x19, x20, [sp, #16]
  40422c:	mov	x20, x0
  404230:	stp	x21, x22, [sp, #32]
  404234:	ldrb	w1, [x0]
  404238:	cmp	w1, #0x2f
  40423c:	cset	x21, eq  // eq = none
  404240:	bl	4042e0 <__fxstatat@plt+0x2390>
  404244:	sub	x19, x0, x20
  404248:	b	40425c <__fxstatat@plt+0x230c>
  40424c:	ldrb	w1, [x20, x0]
  404250:	cmp	w1, #0x2f
  404254:	b.ne	4042b8 <__fxstatat@plt+0x2368>  // b.any
  404258:	mov	x19, x0
  40425c:	sub	x0, x19, #0x1
  404260:	cmp	x21, x19
  404264:	b.cc	40424c <__fxstatat@plt+0x22fc>  // b.lo, b.ul, b.last
  404268:	eor	x1, x19, #0x1
  40426c:	add	x0, x19, #0x1
  404270:	and	w22, w1, #0x1
  404274:	add	x0, x0, x1
  404278:	bl	401bd0 <malloc@plt>
  40427c:	mov	x21, x0
  404280:	cbz	x0, 4042d8 <__fxstatat@plt+0x2388>
  404284:	mov	x1, x20
  404288:	mov	x2, x19
  40428c:	bl	401a70 <memcpy@plt>
  404290:	cbz	w22, 4042a0 <__fxstatat@plt+0x2350>
  404294:	mov	w0, #0x2e                  	// #46
  404298:	mov	x19, #0x1                   	// #1
  40429c:	strb	w0, [x21]
  4042a0:	strb	wzr, [x21, x19]
  4042a4:	mov	x0, x21
  4042a8:	ldp	x19, x20, [sp, #16]
  4042ac:	ldp	x21, x22, [sp, #32]
  4042b0:	ldp	x29, x30, [sp], #48
  4042b4:	ret
  4042b8:	add	x0, x19, #0x1
  4042bc:	bl	401bd0 <malloc@plt>
  4042c0:	mov	x21, x0
  4042c4:	cbz	x0, 4042d8 <__fxstatat@plt+0x2388>
  4042c8:	mov	x1, x20
  4042cc:	mov	x2, x19
  4042d0:	bl	401a70 <memcpy@plt>
  4042d4:	b	4042a0 <__fxstatat@plt+0x2350>
  4042d8:	mov	x21, #0x0                   	// #0
  4042dc:	b	4042a4 <__fxstatat@plt+0x2354>
  4042e0:	ldrb	w1, [x0]
  4042e4:	cmp	w1, #0x2f
  4042e8:	b.ne	4042fc <__fxstatat@plt+0x23ac>  // b.any
  4042ec:	nop
  4042f0:	ldrb	w1, [x0, #1]!
  4042f4:	cmp	w1, #0x2f
  4042f8:	b.eq	4042f0 <__fxstatat@plt+0x23a0>  // b.none
  4042fc:	cbz	w1, 404334 <__fxstatat@plt+0x23e4>
  404300:	mov	x2, x0
  404304:	mov	w3, #0x0                   	// #0
  404308:	b	404320 <__fxstatat@plt+0x23d0>
  40430c:	cbz	w3, 404318 <__fxstatat@plt+0x23c8>
  404310:	mov	x0, x2
  404314:	mov	w3, #0x0                   	// #0
  404318:	ldrb	w1, [x2, #1]!
  40431c:	cbz	w1, 404334 <__fxstatat@plt+0x23e4>
  404320:	cmp	w1, #0x2f
  404324:	b.ne	40430c <__fxstatat@plt+0x23bc>  // b.any
  404328:	ldrb	w1, [x2, #1]!
  40432c:	mov	w3, #0x1                   	// #1
  404330:	cbnz	w1, 404320 <__fxstatat@plt+0x23d0>
  404334:	ret
  404338:	stp	x29, x30, [sp, #-32]!
  40433c:	mov	x29, sp
  404340:	str	x19, [sp, #16]
  404344:	mov	x19, x0
  404348:	bl	401aa0 <strlen@plt>
  40434c:	subs	x1, x0, #0x1
  404350:	b.ls	404360 <__fxstatat@plt+0x2410>  // b.plast
  404354:	ldrb	w2, [x19, x1]
  404358:	cmp	w2, #0x2f
  40435c:	b.eq	40436c <__fxstatat@plt+0x241c>  // b.none
  404360:	ldr	x19, [sp, #16]
  404364:	ldp	x29, x30, [sp], #32
  404368:	ret
  40436c:	mov	x0, x1
  404370:	b	40434c <__fxstatat@plt+0x23fc>
  404374:	nop
  404378:	stp	x29, x30, [sp, #-64]!
  40437c:	mov	x29, sp
  404380:	str	x2, [sp, #56]
  404384:	mov	w2, #0x0                   	// #0
  404388:	tbnz	w1, #6, 40439c <__fxstatat@plt+0x244c>
  40438c:	bl	401bf0 <open@plt>
  404390:	bl	4095f0 <__fxstatat@plt+0x76a0>
  404394:	ldp	x29, x30, [sp], #64
  404398:	ret
  40439c:	mov	w2, #0xfffffff8            	// #-8
  4043a0:	stp	w2, wzr, [sp, #40]
  4043a4:	ldr	w2, [sp, #56]
  4043a8:	add	x3, sp, #0x30
  4043ac:	add	x4, sp, #0x40
  4043b0:	stp	x4, x4, [sp, #16]
  4043b4:	str	x3, [sp, #32]
  4043b8:	bl	401bf0 <open@plt>
  4043bc:	bl	4095f0 <__fxstatat@plt+0x76a0>
  4043c0:	ldp	x29, x30, [sp], #64
  4043c4:	ret
  4043c8:	stp	x29, x30, [sp, #-240]!
  4043cc:	mov	x29, sp
  4043d0:	stp	x23, x24, [sp, #48]
  4043d4:	mov	x23, x0
  4043d8:	and	w0, w2, #0x3
  4043dc:	stp	x19, x20, [sp, #16]
  4043e0:	mov	w19, w2
  4043e4:	mov	x20, x4
  4043e8:	stp	x21, x22, [sp, #32]
  4043ec:	mov	x21, x1
  4043f0:	stp	x25, x26, [sp, #64]
  4043f4:	mov	x26, x3
  4043f8:	stp	x27, x28, [sp, #80]
  4043fc:	str	w0, [sp, #96]
  404400:	and	w0, w2, #0x20
  404404:	str	w0, [sp, #156]
  404408:	tbnz	w19, #5, 404ad0 <__fxstatat@plt+0x2b80>
  40440c:	mov	x0, #0x3e8                 	// #1000
  404410:	mov	w25, w0
  404414:	str	x0, [sp, #144]
  404418:	bl	401b40 <localeconv@plt>
  40441c:	mov	x24, x0
  404420:	ldr	x27, [x0]
  404424:	mov	x0, x27
  404428:	bl	401aa0 <strlen@plt>
  40442c:	mov	x28, x0
  404430:	sub	x0, x0, #0x1
  404434:	cmp	x0, #0xf
  404438:	b.ls	404448 <__fxstatat@plt+0x24f8>  // b.plast
  40443c:	adrp	x27, 40d000 <__fxstatat@plt+0xb0b0>
  404440:	add	x27, x27, #0xc48
  404444:	mov	x28, #0x1                   	// #1
  404448:	ldp	x22, x24, [x24, #8]
  40444c:	add	x0, x21, #0x287
  404450:	str	x0, [sp, #120]
  404454:	mov	x0, x22
  404458:	bl	401aa0 <strlen@plt>
  40445c:	cmp	x0, #0x10
  404460:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  404464:	add	x0, x0, #0x4c8
  404468:	csel	x22, x0, x22, hi  // hi = pmore
  40446c:	cmp	x20, x26
  404470:	b.hi	404820 <__fxstatat@plt+0x28d0>  // b.pmore
  404474:	udiv	x0, x26, x20
  404478:	msub	x1, x0, x20, x26
  40447c:	cbnz	x1, 404490 <__fxstatat@plt+0x2540>
  404480:	mul	x4, x23, x0
  404484:	udiv	x0, x4, x0
  404488:	cmp	x0, x23
  40448c:	b.eq	404c58 <__fxstatat@plt+0x2d08>  // b.none
  404490:	mov	x0, x26
  404494:	bl	40c5b0 <__fxstatat@plt+0xa660>
  404498:	mov	x0, x20
  40449c:	str	q0, [sp, #96]
  4044a0:	bl	40c5b0 <__fxstatat@plt+0xa660>
  4044a4:	mov	v1.16b, v0.16b
  4044a8:	ldr	q2, [sp, #96]
  4044ac:	mov	v0.16b, v2.16b
  4044b0:	bl	40af80 <__fxstatat@plt+0x9030>
  4044b4:	mov	x0, x23
  4044b8:	str	q0, [sp, #96]
  4044bc:	bl	40c5b0 <__fxstatat@plt+0xa660>
  4044c0:	mov	v1.16b, v0.16b
  4044c4:	ldr	q2, [sp, #96]
  4044c8:	mov	v0.16b, v2.16b
  4044cc:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  4044d0:	str	q0, [sp, #96]
  4044d4:	tbz	w19, #4, 404ae0 <__fxstatat@plt+0x2b90>
  4044d8:	mov	w0, w25
  4044dc:	bl	40c428 <__fxstatat@plt+0xa4d8>
  4044e0:	mov	v1.16b, v0.16b
  4044e4:	str	q0, [sp, #128]
  4044e8:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  4044ec:	mov	v4.16b, v0.16b
  4044f0:	ldr	q0, [sp, #96]
  4044f4:	mov	v1.16b, v4.16b
  4044f8:	str	q4, [sp, #160]
  4044fc:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  404500:	ldr	q2, [sp, #128]
  404504:	tbnz	w0, #31, 404f44 <__fxstatat@plt+0x2ff4>
  404508:	ldr	q4, [sp, #160]
  40450c:	mov	v0.16b, v2.16b
  404510:	str	q2, [sp, #176]
  404514:	mov	v1.16b, v4.16b
  404518:	str	q4, [sp, #128]
  40451c:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404520:	mov	v6.16b, v0.16b
  404524:	ldr	q0, [sp, #96]
  404528:	mov	v1.16b, v6.16b
  40452c:	str	q6, [sp, #160]
  404530:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  404534:	ldr	q4, [sp, #128]
  404538:	tbnz	w0, #31, 404f50 <__fxstatat@plt+0x3000>
  40453c:	ldr	q6, [sp, #160]
  404540:	ldr	q2, [sp, #176]
  404544:	mov	v1.16b, v6.16b
  404548:	str	q6, [sp, #128]
  40454c:	mov	v0.16b, v2.16b
  404550:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404554:	mov	v4.16b, v0.16b
  404558:	ldr	q0, [sp, #96]
  40455c:	mov	v1.16b, v4.16b
  404560:	str	q4, [sp, #160]
  404564:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  404568:	ldr	q6, [sp, #128]
  40456c:	tbnz	w0, #31, 404f60 <__fxstatat@plt+0x3010>
  404570:	ldr	q4, [sp, #160]
  404574:	ldr	q2, [sp, #176]
  404578:	mov	v1.16b, v4.16b
  40457c:	str	q4, [sp, #128]
  404580:	mov	v0.16b, v2.16b
  404584:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404588:	mov	v6.16b, v0.16b
  40458c:	ldr	q0, [sp, #96]
  404590:	mov	v1.16b, v6.16b
  404594:	str	q6, [sp, #160]
  404598:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  40459c:	ldr	q4, [sp, #128]
  4045a0:	tbnz	w0, #31, 404f84 <__fxstatat@plt+0x3034>
  4045a4:	ldr	q6, [sp, #160]
  4045a8:	ldr	q2, [sp, #176]
  4045ac:	mov	v1.16b, v6.16b
  4045b0:	str	q6, [sp, #128]
  4045b4:	mov	v0.16b, v2.16b
  4045b8:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  4045bc:	mov	v4.16b, v0.16b
  4045c0:	ldr	q0, [sp, #96]
  4045c4:	mov	v1.16b, v4.16b
  4045c8:	str	q4, [sp, #160]
  4045cc:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  4045d0:	ldr	q6, [sp, #128]
  4045d4:	tbnz	w0, #31, 404f94 <__fxstatat@plt+0x3044>
  4045d8:	ldr	q4, [sp, #160]
  4045dc:	ldr	q2, [sp, #176]
  4045e0:	mov	v1.16b, v4.16b
  4045e4:	str	q4, [sp, #128]
  4045e8:	mov	v0.16b, v2.16b
  4045ec:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  4045f0:	mov	v6.16b, v0.16b
  4045f4:	ldr	q0, [sp, #96]
  4045f8:	mov	v1.16b, v6.16b
  4045fc:	str	q6, [sp, #160]
  404600:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  404604:	ldr	q4, [sp, #128]
  404608:	tbnz	w0, #31, 404fa4 <__fxstatat@plt+0x3054>
  40460c:	ldr	q6, [sp, #160]
  404610:	ldr	q2, [sp, #176]
  404614:	mov	v1.16b, v6.16b
  404618:	str	q6, [sp, #176]
  40461c:	mov	v0.16b, v2.16b
  404620:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404624:	mov	v2.16b, v0.16b
  404628:	ldr	q0, [sp, #96]
  40462c:	mov	w0, #0x8                   	// #8
  404630:	mov	v1.16b, v2.16b
  404634:	str	w0, [sp, #128]
  404638:	str	q2, [sp, #160]
  40463c:	bl	40b9b8 <__fxstatat@plt+0x9a68>
  404640:	ldr	q2, [sp, #160]
  404644:	ldr	q6, [sp, #176]
  404648:	tbnz	w0, #31, 404fb4 <__fxstatat@plt+0x3064>
  40464c:	ldr	q0, [sp, #96]
  404650:	mov	v1.16b, v2.16b
  404654:	add	x28, x28, #0x1
  404658:	and	w25, w19, #0x3
  40465c:	bl	40af80 <__fxstatat@plt+0x9030>
  404660:	str	q0, [sp, #96]
  404664:	ands	w0, w19, #0x20
  404668:	cset	x27, eq  // eq = none
  40466c:	cmp	w25, #0x1
  404670:	add	x27, x27, #0x1
  404674:	add	x27, x27, x28
  404678:	b.eq	404d8c <__fxstatat@plt+0x2e3c>  // b.none
  40467c:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404680:	add	x0, x0, #0xcc0
  404684:	ldr	q1, [x0]
  404688:	bl	40bb00 <__fxstatat@plt+0x9bb0>
  40468c:	ldr	q2, [sp, #96]
  404690:	tbz	w0, #31, 4046d0 <__fxstatat@plt+0x2780>
  404694:	ldr	q0, [sp, #96]
  404698:	bl	40c490 <__fxstatat@plt+0xa540>
  40469c:	mov	x23, x0
  4046a0:	bl	40c5b0 <__fxstatat@plt+0xa660>
  4046a4:	mov	v2.16b, v0.16b
  4046a8:	cbnz	w25, 4046d0 <__fxstatat@plt+0x2780>
  4046ac:	mov	v1.16b, v0.16b
  4046b0:	str	q0, [sp, #160]
  4046b4:	ldr	q0, [sp, #96]
  4046b8:	bl	40b8b0 <__fxstatat@plt+0x9960>
  4046bc:	ldr	q2, [sp, #160]
  4046c0:	cbz	w0, 4046d0 <__fxstatat@plt+0x2780>
  4046c4:	add	x0, x23, #0x1
  4046c8:	bl	40c5b0 <__fxstatat@plt+0xa660>
  4046cc:	mov	v2.16b, v0.16b
  4046d0:	mov	v0.16b, v2.16b
  4046d4:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  4046d8:	add	x3, x3, #0xc58
  4046dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4046e0:	mov	w1, #0x1                   	// #1
  4046e4:	mov	x0, x21
  4046e8:	bl	401ab0 <__sprintf_chk@plt>
  4046ec:	mov	x0, x21
  4046f0:	bl	401aa0 <strlen@plt>
  4046f4:	mov	x2, x0
  4046f8:	cmp	x0, x27
  4046fc:	b.ls	404c3c <__fxstatat@plt+0x2cec>  // b.plast
  404700:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404704:	add	x0, x0, #0xcd0
  404708:	ldr	q0, [sp, #96]
  40470c:	ldr	q1, [x0]
  404710:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404714:	mov	v2.16b, v0.16b
  404718:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  40471c:	add	x0, x0, #0xcc0
  404720:	mov	v0.16b, v2.16b
  404724:	str	q2, [sp, #96]
  404728:	ldr	q1, [x0]
  40472c:	bl	40bb00 <__fxstatat@plt+0x9bb0>
  404730:	ldr	q2, [sp, #96]
  404734:	tbz	w0, #31, 404780 <__fxstatat@plt+0x2830>
  404738:	mov	v0.16b, v2.16b
  40473c:	bl	40c490 <__fxstatat@plt+0xa540>
  404740:	mov	x23, x0
  404744:	bl	40c5b0 <__fxstatat@plt+0xa660>
  404748:	mov	v4.16b, v0.16b
  40474c:	and	w0, w19, #0x3
  404750:	cbnz	w0, 40477c <__fxstatat@plt+0x282c>
  404754:	ldr	q2, [sp, #96]
  404758:	mov	v1.16b, v4.16b
  40475c:	str	q4, [sp, #96]
  404760:	mov	v0.16b, v2.16b
  404764:	bl	40b8b0 <__fxstatat@plt+0x9960>
  404768:	ldr	q4, [sp, #96]
  40476c:	cbz	w0, 40477c <__fxstatat@plt+0x282c>
  404770:	add	x0, x23, #0x1
  404774:	bl	40c5b0 <__fxstatat@plt+0xa660>
  404778:	mov	v4.16b, v0.16b
  40477c:	mov	v2.16b, v4.16b
  404780:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404784:	add	x0, x0, #0xcd0
  404788:	mov	v0.16b, v2.16b
  40478c:	ldr	q1, [x0]
  404790:	bl	40af80 <__fxstatat@plt+0x9030>
  404794:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  404798:	add	x3, x3, #0xc50
  40479c:	mov	x2, #0xffffffffffffffff    	// #-1
  4047a0:	mov	w1, #0x1                   	// #1
  4047a4:	mov	x0, x21
  4047a8:	bl	401ab0 <__sprintf_chk@plt>
  4047ac:	mov	x0, x21
  4047b0:	bl	401aa0 <strlen@plt>
  4047b4:	mov	x2, x0
  4047b8:	mov	x23, x0
  4047bc:	add	x0, x21, #0x287
  4047c0:	mov	x1, x21
  4047c4:	sub	x28, x0, x2
  4047c8:	add	x23, x28, x23
  4047cc:	mov	x0, x28
  4047d0:	bl	401a80 <memmove@plt>
  4047d4:	tbnz	w19, #2, 404b90 <__fxstatat@plt+0x2c40>
  4047d8:	tbz	w19, #7, 4047f8 <__fxstatat@plt+0x28a8>
  4047dc:	ldr	w0, [sp, #128]
  4047e0:	cmn	w0, #0x1
  4047e4:	b.eq	404ce4 <__fxstatat@plt+0x2d94>  // b.none
  4047e8:	ldr	w1, [sp, #128]
  4047ec:	and	w0, w19, #0x100
  4047f0:	orr	w1, w0, w1
  4047f4:	cbnz	w1, 404dd4 <__fxstatat@plt+0x2e84>
  4047f8:	ldr	x0, [sp, #120]
  4047fc:	strb	wzr, [x0]
  404800:	mov	x0, x28
  404804:	ldp	x19, x20, [sp, #16]
  404808:	ldp	x21, x22, [sp, #32]
  40480c:	ldp	x23, x24, [sp, #48]
  404810:	ldp	x25, x26, [sp, #64]
  404814:	ldp	x27, x28, [sp, #80]
  404818:	ldp	x29, x30, [sp], #240
  40481c:	ret
  404820:	cbz	x26, 404490 <__fxstatat@plt+0x2540>
  404824:	udiv	x5, x20, x26
  404828:	msub	x0, x5, x26, x20
  40482c:	cbnz	x0, 404490 <__fxstatat@plt+0x2540>
  404830:	udiv	x4, x23, x5
  404834:	msub	x23, x4, x5, x23
  404838:	add	x23, x23, x23, lsl #2
  40483c:	lsl	x1, x23, #1
  404840:	udiv	x2, x1, x5
  404844:	msub	x1, x2, x5, x1
  404848:	lsl	x1, x1, #1
  40484c:	cmp	x5, x1
  404850:	b.ls	404e40 <__fxstatat@plt+0x2ef0>  // b.plast
  404854:	cmp	x1, #0x0
  404858:	cset	w0, ne  // ne = any
  40485c:	and	w5, w19, #0x10
  404860:	tbz	w19, #4, 404c68 <__fxstatat@plt+0x2d18>
  404864:	ldr	x3, [sp, #144]
  404868:	cmp	x4, x3
  40486c:	b.cc	404e4c <__fxstatat@plt+0x2efc>  // b.lo, b.ul, b.last
  404870:	udiv	x1, x4, x3
  404874:	asr	w7, w0, #1
  404878:	msub	x3, x1, x3, x4
  40487c:	mov	x4, x1
  404880:	add	w3, w3, w3, lsl #2
  404884:	add	w2, w2, w3, lsl #1
  404888:	udiv	w6, w2, w25
  40488c:	msub	w3, w6, w25, w2
  404890:	mov	w2, w6
  404894:	add	w3, w7, w3, lsl #1
  404898:	add	w0, w0, w3
  40489c:	cmp	w25, w3
  4048a0:	b.hi	404e84 <__fxstatat@plt+0x2f34>  // b.pmore
  4048a4:	cmp	w25, w0
  4048a8:	mov	w3, #0x3                   	// #3
  4048ac:	mov	w0, #0x2                   	// #2
  4048b0:	csel	w0, w3, w0, cc  // cc = lo, ul, last
  4048b4:	mov	w7, #0x1                   	// #1
  4048b8:	ldr	x3, [sp, #144]
  4048bc:	cmp	x3, x1
  4048c0:	b.hi	4050ac <__fxstatat@plt+0x315c>  // b.pmore
  4048c4:	mov	x2, x3
  4048c8:	asr	w7, w0, #1
  4048cc:	udiv	x3, x1, x3
  4048d0:	msub	x1, x3, x2, x1
  4048d4:	mov	x4, x3
  4048d8:	add	w1, w1, w1, lsl #2
  4048dc:	add	w1, w6, w1, lsl #1
  4048e0:	udiv	w8, w1, w25
  4048e4:	msub	w1, w8, w25, w1
  4048e8:	mov	w2, w8
  4048ec:	add	w1, w7, w1, lsl #1
  4048f0:	add	w0, w0, w1
  4048f4:	cmp	w25, w1
  4048f8:	b.hi	404ef4 <__fxstatat@plt+0x2fa4>  // b.pmore
  4048fc:	cmp	w25, w0
  404900:	mov	w1, #0x3                   	// #3
  404904:	mov	w0, #0x2                   	// #2
  404908:	csel	w0, w1, w0, cc  // cc = lo, ul, last
  40490c:	mov	w7, #0x1                   	// #1
  404910:	ldr	x1, [sp, #144]
  404914:	cmp	x3, x1
  404918:	b.cc	4050b8 <__fxstatat@plt+0x3168>  // b.lo, b.ul, b.last
  40491c:	udiv	x6, x3, x1
  404920:	asr	w7, w0, #1
  404924:	msub	x3, x6, x1, x3
  404928:	mov	x4, x6
  40492c:	add	w3, w3, w3, lsl #2
  404930:	add	w1, w8, w3, lsl #1
  404934:	udiv	w8, w1, w25
  404938:	msub	w1, w8, w25, w1
  40493c:	mov	w2, w8
  404940:	add	w1, w7, w1, lsl #1
  404944:	add	w0, w0, w1
  404948:	cmp	w25, w1
  40494c:	b.hi	404f04 <__fxstatat@plt+0x2fb4>  // b.pmore
  404950:	cmp	w0, w25
  404954:	mov	w1, #0x3                   	// #3
  404958:	mov	w0, #0x2                   	// #2
  40495c:	csel	w0, w1, w0, hi  // hi = pmore
  404960:	mov	w7, #0x1                   	// #1
  404964:	ldr	x1, [sp, #144]
  404968:	cmp	x6, x1
  40496c:	b.cc	4050c4 <__fxstatat@plt+0x3174>  // b.lo, b.ul, b.last
  404970:	udiv	x3, x6, x1
  404974:	asr	w7, w0, #1
  404978:	msub	x6, x3, x1, x6
  40497c:	mov	x4, x3
  404980:	add	w6, w6, w6, lsl #2
  404984:	add	w1, w8, w6, lsl #1
  404988:	udiv	w8, w1, w25
  40498c:	msub	w1, w8, w25, w1
  404990:	mov	w2, w8
  404994:	add	w1, w7, w1, lsl #1
  404998:	add	w0, w0, w1
  40499c:	cmp	w25, w1
  4049a0:	b.hi	404f14 <__fxstatat@plt+0x2fc4>  // b.pmore
  4049a4:	cmp	w25, w0
  4049a8:	mov	w1, #0x3                   	// #3
  4049ac:	mov	w0, #0x2                   	// #2
  4049b0:	csel	w0, w1, w0, cc  // cc = lo, ul, last
  4049b4:	mov	w7, #0x1                   	// #1
  4049b8:	ldr	x1, [sp, #144]
  4049bc:	cmp	x3, x1
  4049c0:	b.cc	4050dc <__fxstatat@plt+0x318c>  // b.lo, b.ul, b.last
  4049c4:	udiv	x6, x3, x1
  4049c8:	asr	w7, w0, #1
  4049cc:	msub	x3, x6, x1, x3
  4049d0:	mov	x4, x6
  4049d4:	add	w3, w3, w3, lsl #2
  4049d8:	add	w1, w8, w3, lsl #1
  4049dc:	udiv	w3, w1, w25
  4049e0:	msub	w1, w3, w25, w1
  4049e4:	mov	w2, w3
  4049e8:	add	w1, w7, w1, lsl #1
  4049ec:	add	w0, w0, w1
  4049f0:	cmp	w25, w1
  4049f4:	b.hi	404f24 <__fxstatat@plt+0x2fd4>  // b.pmore
  4049f8:	cmp	w0, w25
  4049fc:	mov	w1, #0x3                   	// #3
  404a00:	mov	w0, #0x2                   	// #2
  404a04:	csel	w0, w1, w0, hi  // hi = pmore
  404a08:	mov	w7, #0x1                   	// #1
  404a0c:	ldr	x1, [sp, #144]
  404a10:	cmp	x6, x1
  404a14:	b.cc	4050f4 <__fxstatat@plt+0x31a4>  // b.lo, b.ul, b.last
  404a18:	udiv	x4, x6, x1
  404a1c:	asr	w7, w0, #1
  404a20:	msub	x6, x4, x1, x6
  404a24:	add	w6, w6, w6, lsl #2
  404a28:	add	w1, w3, w6, lsl #1
  404a2c:	udiv	w2, w1, w25
  404a30:	msub	w1, w2, w25, w1
  404a34:	add	w1, w7, w1, lsl #1
  404a38:	add	w0, w0, w1
  404a3c:	cmp	w25, w1
  404a40:	b.hi	404f34 <__fxstatat@plt+0x2fe4>  // b.pmore
  404a44:	cmp	w25, w0
  404a48:	mov	w1, #0x2                   	// #2
  404a4c:	mov	w0, #0x3                   	// #3
  404a50:	csel	w0, w1, w0, cs  // cs = hs, nlast
  404a54:	mov	w7, #0x1                   	// #1
  404a58:	mov	w1, #0x6                   	// #6
  404a5c:	str	w1, [sp, #128]
  404a60:	cmp	x4, #0x9
  404a64:	b.hi	404c70 <__fxstatat@plt+0x2d20>  // b.pmore
  404a68:	ands	w1, w19, #0x3
  404a6c:	csel	w7, w7, wzr, eq  // eq = none
  404a70:	cmp	w1, #0x1
  404a74:	b.eq	404ee0 <__fxstatat@plt+0x2f90>  // b.none
  404a78:	cbnz	w7, 404f70 <__fxstatat@plt+0x3020>
  404a7c:	cbnz	w2, 40513c <__fxstatat@plt+0x31ec>
  404a80:	add	x23, x21, #0x287
  404a84:	tbnz	w19, #3, 404abc <__fxstatat@plt+0x2b6c>
  404a88:	mov	w0, #0x30                  	// #48
  404a8c:	add	x23, x21, #0x286
  404a90:	strb	w0, [x21, #646]
  404a94:	sub	x23, x23, x28
  404a98:	mov	x2, x28
  404a9c:	mov	x0, x23
  404aa0:	mov	x1, x27
  404aa4:	str	w5, [sp, #96]
  404aa8:	str	x4, [sp, #160]
  404aac:	bl	401a70 <memcpy@plt>
  404ab0:	ldr	w5, [sp, #96]
  404ab4:	mov	w0, #0x0                   	// #0
  404ab8:	ldr	x4, [sp, #160]
  404abc:	and	w1, w19, #0x3
  404ac0:	cmp	w1, #0x1
  404ac4:	b.eq	404ca8 <__fxstatat@plt+0x2d58>  // b.none
  404ac8:	mov	w2, #0x0                   	// #0
  404acc:	b	404c80 <__fxstatat@plt+0x2d30>
  404ad0:	mov	x0, #0x400                 	// #1024
  404ad4:	mov	w25, w0
  404ad8:	str	x0, [sp, #144]
  404adc:	b	404418 <__fxstatat@plt+0x24c8>
  404ae0:	and	w25, w19, #0x3
  404ae4:	cmp	w25, #0x1
  404ae8:	b.eq	404b40 <__fxstatat@plt+0x2bf0>  // b.none
  404aec:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404af0:	add	x0, x0, #0xcc0
  404af4:	ldr	q1, [x0]
  404af8:	bl	40bb00 <__fxstatat@plt+0x9bb0>
  404afc:	tbz	w0, #31, 404b40 <__fxstatat@plt+0x2bf0>
  404b00:	ldr	q0, [sp, #96]
  404b04:	bl	40c490 <__fxstatat@plt+0xa540>
  404b08:	mov	x23, x0
  404b0c:	bl	40c5b0 <__fxstatat@plt+0xa660>
  404b10:	mov	v2.16b, v0.16b
  404b14:	cbnz	w25, 404b3c <__fxstatat@plt+0x2bec>
  404b18:	ldr	q0, [sp, #96]
  404b1c:	mov	v1.16b, v2.16b
  404b20:	str	q2, [sp, #96]
  404b24:	bl	40b8b0 <__fxstatat@plt+0x9960>
  404b28:	ldr	q2, [sp, #96]
  404b2c:	cbz	w0, 404b3c <__fxstatat@plt+0x2bec>
  404b30:	add	x0, x23, #0x1
  404b34:	bl	40c5b0 <__fxstatat@plt+0xa660>
  404b38:	mov	v2.16b, v0.16b
  404b3c:	str	q2, [sp, #96]
  404b40:	ldr	q0, [sp, #96]
  404b44:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  404b48:	add	x3, x3, #0xc50
  404b4c:	mov	x2, #0xffffffffffffffff    	// #-1
  404b50:	mov	w1, #0x1                   	// #1
  404b54:	mov	x0, x21
  404b58:	bl	401ab0 <__sprintf_chk@plt>
  404b5c:	mov	x0, x21
  404b60:	bl	401aa0 <strlen@plt>
  404b64:	mov	x2, x0
  404b68:	mov	w0, #0xffffffff            	// #-1
  404b6c:	mov	x23, x2
  404b70:	str	w0, [sp, #128]
  404b74:	add	x0, x21, #0x287
  404b78:	mov	x1, x21
  404b7c:	sub	x28, x0, x2
  404b80:	add	x23, x28, x23
  404b84:	mov	x0, x28
  404b88:	bl	401a80 <memmove@plt>
  404b8c:	tbz	w19, #2, 4047d8 <__fxstatat@plt+0x2888>
  404b90:	mov	x0, x22
  404b94:	sub	x26, x23, x28
  404b98:	bl	401aa0 <strlen@plt>
  404b9c:	mov	x25, #0xffffffffffffffff    	// #-1
  404ba0:	mov	x27, x0
  404ba4:	mov	x1, x28
  404ba8:	mov	x2, x26
  404bac:	add	x0, sp, #0xc0
  404bb0:	mov	x3, #0x29                  	// #41
  404bb4:	bl	401b60 <__memcpy_chk@plt>
  404bb8:	b	404bf0 <__fxstatat@plt+0x2ca0>
  404bbc:	sub	x26, x26, x25
  404bc0:	add	x0, sp, #0xc0
  404bc4:	add	x1, x0, x26
  404bc8:	sub	x28, x23, x25
  404bcc:	mov	x2, x25
  404bd0:	sub	x23, x28, x27
  404bd4:	mov	x0, x28
  404bd8:	bl	401a70 <memcpy@plt>
  404bdc:	cbz	x26, 4047d8 <__fxstatat@plt+0x2888>
  404be0:	mov	x2, x27
  404be4:	mov	x1, x22
  404be8:	mov	x0, x23
  404bec:	bl	401a70 <memcpy@plt>
  404bf0:	ldrb	w0, [x24]
  404bf4:	cmp	x25, x26
  404bf8:	csel	x25, x25, x26, ls  // ls = plast
  404bfc:	cbz	w0, 404bbc <__fxstatat@plt+0x2c6c>
  404c00:	and	x4, x0, #0xff
  404c04:	cmp	w0, #0xff
  404c08:	b.eq	404c28 <__fxstatat@plt+0x2cd8>  // b.none
  404c0c:	cmp	x26, w0, uxtb
  404c10:	add	x0, sp, #0xc0
  404c14:	csel	x25, x4, x26, cs  // cs = hs, nlast
  404c18:	add	x24, x24, #0x1
  404c1c:	sub	x26, x26, x25
  404c20:	add	x1, x0, x26
  404c24:	b	404bc8 <__fxstatat@plt+0x2c78>
  404c28:	mov	x25, x26
  404c2c:	add	x1, sp, #0xc0
  404c30:	add	x24, x24, #0x1
  404c34:	mov	x26, #0x0                   	// #0
  404c38:	b	404bc8 <__fxstatat@plt+0x2c78>
  404c3c:	tbz	w19, #3, 404c50 <__fxstatat@plt+0x2d00>
  404c40:	add	x0, x21, x2
  404c44:	ldurb	w0, [x0, #-1]
  404c48:	cmp	w0, #0x30
  404c4c:	b.eq	404e94 <__fxstatat@plt+0x2f44>  // b.none
  404c50:	sub	x23, x2, x28
  404c54:	b	404b74 <__fxstatat@plt+0x2c24>
  404c58:	and	w5, w19, #0x10
  404c5c:	mov	w0, #0x0                   	// #0
  404c60:	mov	w2, #0x0                   	// #0
  404c64:	tbnz	w19, #4, 404864 <__fxstatat@plt+0x2914>
  404c68:	mov	w1, #0xffffffff            	// #-1
  404c6c:	str	w1, [sp, #128]
  404c70:	and	w1, w19, #0x3
  404c74:	add	x23, x21, #0x287
  404c78:	cmp	w1, #0x1
  404c7c:	b.eq	404e24 <__fxstatat@plt+0x2ed4>  // b.none
  404c80:	and	w1, w19, #0x3
  404c84:	cbnz	w1, 404ca8 <__fxstatat@plt+0x2d58>
  404c88:	add	w0, w0, w2
  404c8c:	cmp	w0, #0x0
  404c90:	b.le	404ca8 <__fxstatat@plt+0x2d58>
  404c94:	add	x4, x4, #0x1
  404c98:	cbz	w5, 404ca8 <__fxstatat@plt+0x2d58>
  404c9c:	ldr	x0, [sp, #144]
  404ca0:	cmp	x4, x0
  404ca4:	b.eq	404ebc <__fxstatat@plt+0x2f6c>  // b.none
  404ca8:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  404cac:	mov	x28, x23
  404cb0:	movk	x2, #0xcccd
  404cb4:	nop
  404cb8:	umulh	x1, x4, x2
  404cbc:	cmp	x4, #0x9
  404cc0:	lsr	x1, x1, #3
  404cc4:	add	x0, x1, x1, lsl #2
  404cc8:	sub	x0, x4, x0, lsl #1
  404ccc:	mov	x4, x1
  404cd0:	add	w0, w0, #0x30
  404cd4:	strb	w0, [x28, #-1]!
  404cd8:	b.hi	404cb8 <__fxstatat@plt+0x2d68>  // b.pmore
  404cdc:	tbz	w19, #2, 4047d8 <__fxstatat@plt+0x2888>
  404ce0:	b	404b90 <__fxstatat@plt+0x2c40>
  404ce4:	cmp	x20, #0x1
  404ce8:	b.ls	404fc4 <__fxstatat@plt+0x3074>  // b.plast
  404cec:	ldr	x1, [sp, #144]
  404cf0:	cmp	x20, x1
  404cf4:	b.ls	405154 <__fxstatat@plt+0x3204>  // b.plast
  404cf8:	mul	x0, x1, x1
  404cfc:	cmp	x20, x0
  404d00:	b.ls	404fcc <__fxstatat@plt+0x307c>  // b.plast
  404d04:	mul	x0, x1, x0
  404d08:	cmp	x20, x0
  404d0c:	b.ls	404ff0 <__fxstatat@plt+0x30a0>  // b.plast
  404d10:	mul	x0, x1, x0
  404d14:	cmp	x20, x0
  404d18:	b.ls	405100 <__fxstatat@plt+0x31b0>  // b.plast
  404d1c:	mul	x0, x1, x0
  404d20:	cmp	x20, x0
  404d24:	b.ls	405014 <__fxstatat@plt+0x30c4>  // b.plast
  404d28:	mul	x0, x1, x0
  404d2c:	cmp	x20, x0
  404d30:	b.ls	405038 <__fxstatat@plt+0x30e8>  // b.plast
  404d34:	mul	x0, x1, x0
  404d38:	cmp	x20, x0
  404d3c:	and	w0, w19, #0x100
  404d40:	b.ls	405178 <__fxstatat@plt+0x3228>  // b.plast
  404d44:	tbnz	w19, #6, 404e68 <__fxstatat@plt+0x2f18>
  404d48:	mov	w1, #0x8                   	// #8
  404d4c:	str	w1, [sp, #128]
  404d50:	ldr	w1, [sp, #156]
  404d54:	cmp	w1, #0x0
  404d58:	cset	w4, ne  // ne = any
  404d5c:	ldr	w3, [sp, #128]
  404d60:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  404d64:	add	x2, x2, #0xce0
  404d68:	ldr	x1, [sp, #120]
  404d6c:	ldrb	w2, [x2, w3, sxtw]
  404d70:	strb	w2, [x1], #1
  404d74:	cbz	w0, 404e1c <__fxstatat@plt+0x2ecc>
  404d78:	cbnz	w4, 404e54 <__fxstatat@plt+0x2f04>
  404d7c:	mov	w0, #0x42                  	// #66
  404d80:	strb	w0, [x1], #1
  404d84:	str	x1, [sp, #120]
  404d88:	b	4047f8 <__fxstatat@plt+0x28a8>
  404d8c:	and	w1, w19, #0x3
  404d90:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  404d94:	add	x3, x3, #0xc58
  404d98:	mov	x2, #0xffffffffffffffff    	// #-1
  404d9c:	mov	x0, x21
  404da0:	bl	401ab0 <__sprintf_chk@plt>
  404da4:	mov	x0, x21
  404da8:	bl	401aa0 <strlen@plt>
  404dac:	mov	x2, x0
  404db0:	cmp	x0, x27
  404db4:	b.ls	404c3c <__fxstatat@plt+0x2cec>  // b.plast
  404db8:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404dbc:	add	x0, x0, #0xcd0
  404dc0:	ldr	q0, [sp, #96]
  404dc4:	ldr	q1, [x0]
  404dc8:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404dcc:	mov	v2.16b, v0.16b
  404dd0:	b	404780 <__fxstatat@plt+0x2830>
  404dd4:	tbz	w19, #6, 404de8 <__fxstatat@plt+0x2e98>
  404dd8:	add	x1, x21, #0x288
  404ddc:	str	x1, [sp, #120]
  404de0:	mov	w1, #0x20                  	// #32
  404de4:	strb	w1, [x21, #647]
  404de8:	ldr	w1, [sp, #128]
  404dec:	cbz	w1, 405148 <__fxstatat@plt+0x31f8>
  404df0:	ldr	w1, [sp, #156]
  404df4:	cmp	w1, #0x0
  404df8:	ldr	w1, [sp, #128]
  404dfc:	cset	w4, ne  // ne = any
  404e00:	cmp	w4, #0x0
  404e04:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  404e08:	b.ne	404d5c <__fxstatat@plt+0x2e0c>  // b.any
  404e0c:	ldr	x1, [sp, #120]
  404e10:	mov	w2, #0x6b                  	// #107
  404e14:	strb	w2, [x1], #1
  404e18:	cbnz	w0, 404d7c <__fxstatat@plt+0x2e2c>
  404e1c:	str	x1, [sp, #120]
  404e20:	b	4047f8 <__fxstatat@plt+0x28a8>
  404e24:	and	x1, x4, #0x1
  404e28:	add	x0, x1, w0, sxtw
  404e2c:	cmp	x0, #0x0
  404e30:	cinc	w2, w2, ne  // ne = any
  404e34:	cmp	w2, #0x5
  404e38:	b.gt	404c94 <__fxstatat@plt+0x2d44>
  404e3c:	b	404ca8 <__fxstatat@plt+0x2d58>
  404e40:	cset	w0, cc  // cc = lo, ul, last
  404e44:	add	w0, w0, #0x2
  404e48:	b	40485c <__fxstatat@plt+0x290c>
  404e4c:	str	wzr, [sp, #128]
  404e50:	b	404c70 <__fxstatat@plt+0x2d20>
  404e54:	ldr	x2, [sp, #120]
  404e58:	mov	w0, #0x69                  	// #105
  404e5c:	add	x1, x2, #0x2
  404e60:	strb	w0, [x2, #1]
  404e64:	b	404d7c <__fxstatat@plt+0x2e2c>
  404e68:	add	x2, x21, #0x288
  404e6c:	mov	w1, #0x20                  	// #32
  404e70:	str	x2, [sp, #120]
  404e74:	mov	w2, #0x8                   	// #8
  404e78:	str	w2, [sp, #128]
  404e7c:	strb	w1, [x21, #647]
  404e80:	b	404d50 <__fxstatat@plt+0x2e00>
  404e84:	cmp	w0, #0x0
  404e88:	cset	w0, ne  // ne = any
  404e8c:	mov	w7, w0
  404e90:	b	4048b8 <__fxstatat@plt+0x2968>
  404e94:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  404e98:	add	x0, x0, #0xcd0
  404e9c:	ldr	q0, [sp, #96]
  404ea0:	ldr	q1, [x0]
  404ea4:	bl	40bc40 <__fxstatat@plt+0x9cf0>
  404ea8:	mov	v2.16b, v0.16b
  404eac:	and	w0, w19, #0x3
  404eb0:	cmp	w0, #0x1
  404eb4:	b.ne	404718 <__fxstatat@plt+0x27c8>  // b.any
  404eb8:	b	404780 <__fxstatat@plt+0x2830>
  404ebc:	ldr	w0, [sp, #128]
  404ec0:	add	w0, w0, #0x1
  404ec4:	str	w0, [sp, #128]
  404ec8:	tbz	w19, #3, 405070 <__fxstatat@plt+0x3120>
  404ecc:	mov	w0, #0x31                  	// #49
  404ed0:	sturb	w0, [x23, #-1]
  404ed4:	sub	x28, x23, #0x1
  404ed8:	tbz	w19, #2, 4047d8 <__fxstatat@plt+0x2888>
  404edc:	b	404b90 <__fxstatat@plt+0x2c40>
  404ee0:	and	w1, w2, #0x1
  404ee4:	add	w1, w1, w0
  404ee8:	cmp	w1, #0x2
  404eec:	cset	w7, gt
  404ef0:	b	404a78 <__fxstatat@plt+0x2b28>
  404ef4:	cmp	w0, #0x0
  404ef8:	cset	w7, ne  // ne = any
  404efc:	mov	w0, w7
  404f00:	b	404910 <__fxstatat@plt+0x29c0>
  404f04:	cmp	w0, #0x0
  404f08:	cset	w7, ne  // ne = any
  404f0c:	mov	w0, w7
  404f10:	b	404964 <__fxstatat@plt+0x2a14>
  404f14:	cmp	w0, #0x0
  404f18:	cset	w7, ne  // ne = any
  404f1c:	mov	w0, w7
  404f20:	b	4049b8 <__fxstatat@plt+0x2a68>
  404f24:	cmp	w0, #0x0
  404f28:	cset	w7, ne  // ne = any
  404f2c:	mov	w0, w7
  404f30:	b	404a0c <__fxstatat@plt+0x2abc>
  404f34:	cmp	w0, #0x0
  404f38:	cset	w7, ne  // ne = any
  404f3c:	mov	w0, w7
  404f40:	b	404a58 <__fxstatat@plt+0x2b08>
  404f44:	mov	w0, #0x1                   	// #1
  404f48:	str	w0, [sp, #128]
  404f4c:	b	40464c <__fxstatat@plt+0x26fc>
  404f50:	mov	w0, #0x2                   	// #2
  404f54:	mov	v2.16b, v4.16b
  404f58:	str	w0, [sp, #128]
  404f5c:	b	40464c <__fxstatat@plt+0x26fc>
  404f60:	mov	w0, #0x3                   	// #3
  404f64:	mov	v2.16b, v6.16b
  404f68:	str	w0, [sp, #128]
  404f6c:	b	40464c <__fxstatat@plt+0x26fc>
  404f70:	cmp	w2, #0x9
  404f74:	b.eq	40505c <__fxstatat@plt+0x310c>  // b.none
  404f78:	add	w0, w2, #0x31
  404f7c:	and	w0, w0, #0xff
  404f80:	b	404a8c <__fxstatat@plt+0x2b3c>
  404f84:	mov	w0, #0x4                   	// #4
  404f88:	mov	v2.16b, v4.16b
  404f8c:	str	w0, [sp, #128]
  404f90:	b	40464c <__fxstatat@plt+0x26fc>
  404f94:	mov	w0, #0x5                   	// #5
  404f98:	mov	v2.16b, v6.16b
  404f9c:	str	w0, [sp, #128]
  404fa0:	b	40464c <__fxstatat@plt+0x26fc>
  404fa4:	mov	w0, #0x6                   	// #6
  404fa8:	mov	v2.16b, v4.16b
  404fac:	str	w0, [sp, #128]
  404fb0:	b	40464c <__fxstatat@plt+0x26fc>
  404fb4:	mov	w0, #0x7                   	// #7
  404fb8:	mov	v2.16b, v6.16b
  404fbc:	str	w0, [sp, #128]
  404fc0:	b	40464c <__fxstatat@plt+0x26fc>
  404fc4:	str	wzr, [sp, #128]
  404fc8:	b	4047e8 <__fxstatat@plt+0x2898>
  404fcc:	and	w0, w19, #0x100
  404fd0:	tbz	w19, #6, 405094 <__fxstatat@plt+0x3144>
  404fd4:	add	x2, x21, #0x288
  404fd8:	mov	w1, #0x20                  	// #32
  404fdc:	str	x2, [sp, #120]
  404fe0:	mov	w2, #0x2                   	// #2
  404fe4:	str	w2, [sp, #128]
  404fe8:	strb	w1, [x21, #647]
  404fec:	b	404d50 <__fxstatat@plt+0x2e00>
  404ff0:	and	w0, w19, #0x100
  404ff4:	tbz	w19, #6, 4050a0 <__fxstatat@plt+0x3150>
  404ff8:	add	x2, x21, #0x288
  404ffc:	mov	w1, #0x20                  	// #32
  405000:	str	x2, [sp, #120]
  405004:	mov	w2, #0x3                   	// #3
  405008:	str	w2, [sp, #128]
  40500c:	strb	w1, [x21, #647]
  405010:	b	404d50 <__fxstatat@plt+0x2e00>
  405014:	and	w0, w19, #0x100
  405018:	tbz	w19, #6, 4050d0 <__fxstatat@plt+0x3180>
  40501c:	add	x2, x21, #0x288
  405020:	mov	w1, #0x20                  	// #32
  405024:	str	x2, [sp, #120]
  405028:	mov	w2, #0x5                   	// #5
  40502c:	str	w2, [sp, #128]
  405030:	strb	w1, [x21, #647]
  405034:	b	404d50 <__fxstatat@plt+0x2e00>
  405038:	and	w0, w19, #0x100
  40503c:	tbz	w19, #6, 4050e8 <__fxstatat@plt+0x3198>
  405040:	add	x2, x21, #0x288
  405044:	mov	w1, #0x20                  	// #32
  405048:	str	x2, [sp, #120]
  40504c:	mov	w2, #0x6                   	// #6
  405050:	str	w2, [sp, #128]
  405054:	strb	w1, [x21, #647]
  405058:	b	404d50 <__fxstatat@plt+0x2e00>
  40505c:	add	x4, x4, #0x1
  405060:	cmp	x4, #0xa
  405064:	b.eq	405124 <__fxstatat@plt+0x31d4>  // b.none
  405068:	mov	w0, #0x0                   	// #0
  40506c:	b	404a80 <__fxstatat@plt+0x2b30>
  405070:	mvn	x0, x28
  405074:	mov	w1, #0x30                  	// #48
  405078:	sturb	w1, [x23, #-1]
  40507c:	add	x23, x23, x0
  405080:	mov	x1, x27
  405084:	mov	x2, x28
  405088:	mov	x0, x23
  40508c:	bl	401a70 <memcpy@plt>
  405090:	b	404ecc <__fxstatat@plt+0x2f7c>
  405094:	mov	w1, #0x2                   	// #2
  405098:	str	w1, [sp, #128]
  40509c:	b	404d50 <__fxstatat@plt+0x2e00>
  4050a0:	mov	w1, #0x3                   	// #3
  4050a4:	str	w1, [sp, #128]
  4050a8:	b	404d50 <__fxstatat@plt+0x2e00>
  4050ac:	mov	w1, #0x1                   	// #1
  4050b0:	str	w1, [sp, #128]
  4050b4:	b	404a60 <__fxstatat@plt+0x2b10>
  4050b8:	mov	w1, #0x2                   	// #2
  4050bc:	str	w1, [sp, #128]
  4050c0:	b	404a60 <__fxstatat@plt+0x2b10>
  4050c4:	mov	w1, #0x3                   	// #3
  4050c8:	str	w1, [sp, #128]
  4050cc:	b	404a60 <__fxstatat@plt+0x2b10>
  4050d0:	mov	w1, #0x5                   	// #5
  4050d4:	str	w1, [sp, #128]
  4050d8:	b	404d50 <__fxstatat@plt+0x2e00>
  4050dc:	mov	w1, #0x4                   	// #4
  4050e0:	str	w1, [sp, #128]
  4050e4:	b	404a60 <__fxstatat@plt+0x2b10>
  4050e8:	mov	w1, #0x6                   	// #6
  4050ec:	str	w1, [sp, #128]
  4050f0:	b	404d50 <__fxstatat@plt+0x2e00>
  4050f4:	mov	w1, #0x5                   	// #5
  4050f8:	str	w1, [sp, #128]
  4050fc:	b	404a60 <__fxstatat@plt+0x2b10>
  405100:	and	w0, w19, #0x100
  405104:	tbz	w19, #6, 405130 <__fxstatat@plt+0x31e0>
  405108:	add	x2, x21, #0x288
  40510c:	mov	w1, #0x20                  	// #32
  405110:	str	x2, [sp, #120]
  405114:	mov	w2, #0x4                   	// #4
  405118:	str	w2, [sp, #128]
  40511c:	strb	w1, [x21, #647]
  405120:	b	404d50 <__fxstatat@plt+0x2e00>
  405124:	add	x23, x21, #0x287
  405128:	mov	w0, #0x0                   	// #0
  40512c:	b	404abc <__fxstatat@plt+0x2b6c>
  405130:	mov	w1, #0x4                   	// #4
  405134:	str	w1, [sp, #128]
  405138:	b	404d50 <__fxstatat@plt+0x2e00>
  40513c:	add	w0, w2, #0x30
  405140:	and	w0, w0, #0xff
  405144:	b	404a8c <__fxstatat@plt+0x2b3c>
  405148:	ldr	x1, [sp, #120]
  40514c:	cbnz	w0, 404d7c <__fxstatat@plt+0x2e2c>
  405150:	b	4047f8 <__fxstatat@plt+0x28a8>
  405154:	and	w0, w19, #0x100
  405158:	tbz	w19, #6, 405198 <__fxstatat@plt+0x3248>
  40515c:	add	x2, x21, #0x288
  405160:	mov	w1, #0x20                  	// #32
  405164:	str	x2, [sp, #120]
  405168:	mov	w2, #0x1                   	// #1
  40516c:	str	w2, [sp, #128]
  405170:	strb	w1, [x21, #647]
  405174:	b	404df0 <__fxstatat@plt+0x2ea0>
  405178:	tbz	w19, #6, 4051a4 <__fxstatat@plt+0x3254>
  40517c:	add	x2, x21, #0x288
  405180:	mov	w1, #0x20                  	// #32
  405184:	str	x2, [sp, #120]
  405188:	mov	w2, #0x7                   	// #7
  40518c:	str	w2, [sp, #128]
  405190:	strb	w1, [x21, #647]
  405194:	b	404d50 <__fxstatat@plt+0x2e00>
  405198:	mov	w1, #0x1                   	// #1
  40519c:	str	w1, [sp, #128]
  4051a0:	b	404df0 <__fxstatat@plt+0x2ea0>
  4051a4:	mov	w1, #0x7                   	// #7
  4051a8:	str	w1, [sp, #128]
  4051ac:	b	404d50 <__fxstatat@plt+0x2e00>
  4051b0:	stp	x29, x30, [sp, #-80]!
  4051b4:	mov	x29, sp
  4051b8:	stp	x19, x20, [sp, #16]
  4051bc:	mov	x19, x0
  4051c0:	mov	x20, x2
  4051c4:	stp	x21, x22, [sp, #32]
  4051c8:	mov	x21, x1
  4051cc:	cbz	x0, 405310 <__fxstatat@plt+0x33c0>
  4051d0:	stp	x23, x24, [sp, #48]
  4051d4:	mov	w22, #0x0                   	// #0
  4051d8:	mov	w23, #0xa0                  	// #160
  4051dc:	ldrb	w0, [x19]
  4051e0:	cmp	w0, #0x27
  4051e4:	b.ne	4051f4 <__fxstatat@plt+0x32a4>  // b.any
  4051e8:	add	x19, x19, #0x1
  4051ec:	mov	w23, #0xa4                  	// #164
  4051f0:	mov	w22, #0x4                   	// #4
  4051f4:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  4051f8:	add	x24, x3, #0xce0
  4051fc:	add	x2, x24, #0x10
  405200:	add	x1, x24, #0x20
  405204:	mov	x0, x19
  405208:	mov	x3, #0x4                   	// #4
  40520c:	bl	403c08 <__fxstatat@plt+0x1cb8>
  405210:	tbnz	w0, #31, 405244 <__fxstatat@plt+0x32f4>
  405214:	add	x3, x24, w0, sxtw #2
  405218:	mov	x0, #0x1                   	// #1
  40521c:	ldp	x23, x24, [sp, #48]
  405220:	str	x0, [x20]
  405224:	ldr	w1, [x3, #16]
  405228:	mov	w0, #0x0                   	// #0
  40522c:	orr	w22, w22, w1
  405230:	str	w22, [x21]
  405234:	ldp	x19, x20, [sp, #16]
  405238:	ldp	x21, x22, [sp, #32]
  40523c:	ldp	x29, x30, [sp], #80
  405240:	ret
  405244:	adrp	x4, 40d000 <__fxstatat@plt+0xb0b0>
  405248:	mov	x3, x20
  40524c:	add	x4, x4, #0xc90
  405250:	add	x1, sp, #0x48
  405254:	mov	x0, x19
  405258:	mov	w2, #0x0                   	// #0
  40525c:	bl	40a498 <__fxstatat@plt+0x8548>
  405260:	cbnz	w0, 4052cc <__fxstatat@plt+0x337c>
  405264:	ldrb	w1, [x19]
  405268:	sub	w1, w1, #0x30
  40526c:	and	w1, w1, #0xff
  405270:	cmp	w1, #0x9
  405274:	b.ls	4052ac <__fxstatat@plt+0x335c>  // b.plast
  405278:	ldr	x1, [sp, #72]
  40527c:	b	405294 <__fxstatat@plt+0x3344>
  405280:	ldrb	w3, [x19, #1]!
  405284:	sub	w3, w3, #0x30
  405288:	and	w3, w3, #0xff
  40528c:	cmp	w3, #0x9
  405290:	b.ls	4052ac <__fxstatat@plt+0x335c>  // b.plast
  405294:	cmp	x1, x19
  405298:	b.ne	405280 <__fxstatat@plt+0x3330>  // b.any
  40529c:	ldurb	w2, [x1, #-1]
  4052a0:	cmp	w2, #0x42
  4052a4:	b.eq	40535c <__fxstatat@plt+0x340c>  // b.none
  4052a8:	mov	w22, w23
  4052ac:	ldr	x1, [x20]
  4052b0:	str	w22, [x21]
  4052b4:	cbz	x1, 4052d8 <__fxstatat@plt+0x3388>
  4052b8:	ldp	x19, x20, [sp, #16]
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	ldp	x23, x24, [sp, #48]
  4052c4:	ldp	x29, x30, [sp], #80
  4052c8:	ret
  4052cc:	ldr	x1, [x20]
  4052d0:	str	wzr, [x21]
  4052d4:	cbnz	x1, 4052b8 <__fxstatat@plt+0x3368>
  4052d8:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  4052dc:	add	x0, x0, #0xc80
  4052e0:	bl	401f10 <getenv@plt>
  4052e4:	cmp	x0, #0x0
  4052e8:	mov	x2, #0x400                 	// #1024
  4052ec:	mov	x1, #0x200                 	// #512
  4052f0:	csel	x1, x1, x2, ne  // ne = any
  4052f4:	mov	w0, #0x4                   	// #4
  4052f8:	ldp	x23, x24, [sp, #48]
  4052fc:	str	x1, [x20]
  405300:	ldp	x19, x20, [sp, #16]
  405304:	ldp	x21, x22, [sp, #32]
  405308:	ldp	x29, x30, [sp], #80
  40530c:	ret
  405310:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405314:	add	x0, x0, #0xc60
  405318:	bl	401f10 <getenv@plt>
  40531c:	mov	x19, x0
  405320:	cbnz	x0, 4051d0 <__fxstatat@plt+0x3280>
  405324:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405328:	add	x0, x0, #0xc70
  40532c:	bl	401f10 <getenv@plt>
  405330:	mov	x19, x0
  405334:	cbnz	x0, 4051d0 <__fxstatat@plt+0x3280>
  405338:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  40533c:	add	x0, x0, #0xc80
  405340:	bl	401f10 <getenv@plt>
  405344:	cbz	x0, 405380 <__fxstatat@plt+0x3430>
  405348:	mov	x0, #0x200                 	// #512
  40534c:	str	x0, [x20]
  405350:	mov	w0, #0x0                   	// #0
  405354:	str	wzr, [x21]
  405358:	b	405234 <__fxstatat@plt+0x32e4>
  40535c:	ldurb	w1, [x1, #-2]
  405360:	orr	w2, w22, #0x180
  405364:	cmp	w1, #0x69
  405368:	b.eq	405374 <__fxstatat@plt+0x3424>  // b.none
  40536c:	mov	w22, w2
  405370:	b	4052ac <__fxstatat@plt+0x335c>
  405374:	mov	w23, #0x1a0                 	// #416
  405378:	orr	w23, w22, w23
  40537c:	b	4052a8 <__fxstatat@plt+0x3358>
  405380:	mov	x0, #0x400                 	// #1024
  405384:	str	x0, [x20]
  405388:	mov	w0, #0x0                   	// #0
  40538c:	str	wzr, [x21]
  405390:	b	405234 <__fxstatat@plt+0x32e4>
  405394:	nop
  405398:	mov	x3, x0
  40539c:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  4053a0:	add	x0, x1, #0x14
  4053a4:	movk	x4, #0xcccd
  4053a8:	strb	wzr, [x1, #20]
  4053ac:	nop
  4053b0:	umulh	x2, x3, x4
  4053b4:	cmp	x3, #0x9
  4053b8:	lsr	x2, x2, #3
  4053bc:	add	x1, x2, x2, lsl #2
  4053c0:	sub	x1, x3, x1, lsl #1
  4053c4:	mov	x3, x2
  4053c8:	add	w1, w1, #0x30
  4053cc:	strb	w1, [x0, #-1]!
  4053d0:	b.hi	4053b0 <__fxstatat@plt+0x3460>  // b.pmore
  4053d4:	ret
  4053d8:	stp	x29, x30, [sp, #-48]!
  4053dc:	mov	x29, sp
  4053e0:	stp	x19, x20, [sp, #16]
  4053e4:	cbz	x0, 4054bc <__fxstatat@plt+0x356c>
  4053e8:	mov	x19, x0
  4053ec:	mov	w1, #0x2f                  	// #47
  4053f0:	bl	401ce0 <strrchr@plt>
  4053f4:	mov	x20, x0
  4053f8:	cbz	x0, 40545c <__fxstatat@plt+0x350c>
  4053fc:	str	x21, [sp, #32]
  405400:	add	x21, x0, #0x1
  405404:	sub	x0, x21, x19
  405408:	cmp	x0, #0x6
  40540c:	b.le	405478 <__fxstatat@plt+0x3528>
  405410:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  405414:	sub	x0, x20, #0x6
  405418:	add	x1, x1, #0xd50
  40541c:	mov	x2, #0x7                   	// #7
  405420:	bl	401c20 <strncmp@plt>
  405424:	cbnz	w0, 405478 <__fxstatat@plt+0x3528>
  405428:	ldrb	w0, [x20, #1]
  40542c:	cmp	w0, #0x6c
  405430:	b.ne	405498 <__fxstatat@plt+0x3548>  // b.any
  405434:	ldrb	w0, [x21, #1]
  405438:	cmp	w0, #0x74
  40543c:	b.ne	405498 <__fxstatat@plt+0x3548>  // b.any
  405440:	ldrb	w0, [x21, #2]
  405444:	cmp	w0, #0x2d
  405448:	b.ne	405498 <__fxstatat@plt+0x3548>  // b.any
  40544c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  405450:	add	x19, x20, #0x4
  405454:	ldr	x21, [sp, #32]
  405458:	str	x19, [x0, #808]
  40545c:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  405460:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  405464:	str	x19, [x1, #848]
  405468:	str	x19, [x0, #768]
  40546c:	ldp	x19, x20, [sp, #16]
  405470:	ldp	x29, x30, [sp], #48
  405474:	ret
  405478:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  40547c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  405480:	ldr	x21, [sp, #32]
  405484:	str	x19, [x1, #848]
  405488:	str	x19, [x0, #768]
  40548c:	ldp	x19, x20, [sp, #16]
  405490:	ldp	x29, x30, [sp], #48
  405494:	ret
  405498:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  40549c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4054a0:	mov	x19, x21
  4054a4:	str	x19, [x1, #848]
  4054a8:	str	x19, [x0, #768]
  4054ac:	ldp	x19, x20, [sp, #16]
  4054b0:	ldr	x21, [sp, #32]
  4054b4:	ldp	x29, x30, [sp], #48
  4054b8:	ret
  4054bc:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  4054c0:	mov	x2, #0x37                  	// #55
  4054c4:	mov	x1, #0x1                   	// #1
  4054c8:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  4054cc:	ldr	x3, [x3, #776]
  4054d0:	add	x0, x0, #0xd18
  4054d4:	str	x21, [sp, #32]
  4054d8:	bl	401e30 <fwrite@plt>
  4054dc:	bl	401d10 <abort@plt>
  4054e0:	stp	x29, x30, [sp, #-48]!
  4054e4:	mov	w2, #0x5                   	// #5
  4054e8:	mov	x29, sp
  4054ec:	stp	x19, x20, [sp, #16]
  4054f0:	mov	x20, x0
  4054f4:	str	x21, [sp, #32]
  4054f8:	mov	w21, w1
  4054fc:	mov	x1, x0
  405500:	mov	x0, #0x0                   	// #0
  405504:	bl	401ea0 <dcgettext@plt>
  405508:	mov	x19, x0
  40550c:	cmp	x20, x0
  405510:	b.eq	405528 <__fxstatat@plt+0x35d8>  // b.none
  405514:	mov	x0, x19
  405518:	ldp	x19, x20, [sp, #16]
  40551c:	ldr	x21, [sp, #32]
  405520:	ldp	x29, x30, [sp], #48
  405524:	ret
  405528:	bl	40af30 <__fxstatat@plt+0x8fe0>
  40552c:	ldrb	w1, [x0]
  405530:	and	w1, w1, #0xffffffdf
  405534:	cmp	w1, #0x55
  405538:	b.ne	40559c <__fxstatat@plt+0x364c>  // b.any
  40553c:	ldrb	w1, [x0, #1]
  405540:	and	w1, w1, #0xffffffdf
  405544:	cmp	w1, #0x54
  405548:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  40554c:	ldrb	w1, [x0, #2]
  405550:	and	w1, w1, #0xffffffdf
  405554:	cmp	w1, #0x46
  405558:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  40555c:	ldrb	w1, [x0, #3]
  405560:	cmp	w1, #0x2d
  405564:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  405568:	ldrb	w1, [x0, #4]
  40556c:	cmp	w1, #0x38
  405570:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  405574:	ldrb	w0, [x0, #5]
  405578:	cbnz	w0, 405618 <__fxstatat@plt+0x36c8>
  40557c:	ldrb	w1, [x19]
  405580:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405584:	adrp	x19, 40d000 <__fxstatat@plt+0xb0b0>
  405588:	add	x0, x0, #0xd60
  40558c:	cmp	w1, #0x60
  405590:	add	x19, x19, #0xd78
  405594:	csel	x19, x19, x0, eq  // eq = none
  405598:	b	405514 <__fxstatat@plt+0x35c4>
  40559c:	cmp	w1, #0x47
  4055a0:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055a4:	ldrb	w1, [x0, #1]
  4055a8:	and	w1, w1, #0xffffffdf
  4055ac:	cmp	w1, #0x42
  4055b0:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055b4:	ldrb	w1, [x0, #2]
  4055b8:	cmp	w1, #0x31
  4055bc:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055c0:	ldrb	w1, [x0, #3]
  4055c4:	cmp	w1, #0x38
  4055c8:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055cc:	ldrb	w1, [x0, #4]
  4055d0:	cmp	w1, #0x30
  4055d4:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055d8:	ldrb	w1, [x0, #5]
  4055dc:	cmp	w1, #0x33
  4055e0:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055e4:	ldrb	w1, [x0, #6]
  4055e8:	cmp	w1, #0x30
  4055ec:	b.ne	405618 <__fxstatat@plt+0x36c8>  // b.any
  4055f0:	ldrb	w0, [x0, #7]
  4055f4:	cbnz	w0, 405618 <__fxstatat@plt+0x36c8>
  4055f8:	ldrb	w1, [x19]
  4055fc:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405600:	adrp	x19, 40d000 <__fxstatat@plt+0xb0b0>
  405604:	add	x0, x0, #0xd68
  405608:	cmp	w1, #0x60
  40560c:	add	x19, x19, #0xd70
  405610:	csel	x19, x19, x0, eq  // eq = none
  405614:	b	405514 <__fxstatat@plt+0x35c4>
  405618:	cmp	w21, #0x9
  40561c:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405620:	adrp	x19, 40d000 <__fxstatat@plt+0xb0b0>
  405624:	add	x0, x0, #0xd80
  405628:	add	x19, x19, #0xd58
  40562c:	csel	x19, x19, x0, eq  // eq = none
  405630:	mov	x0, x19
  405634:	ldp	x19, x20, [sp, #16]
  405638:	ldr	x21, [sp, #32]
  40563c:	ldp	x29, x30, [sp], #48
  405640:	ret
  405644:	nop
  405648:	sub	sp, sp, #0x100
  40564c:	stp	x29, x30, [sp, #16]
  405650:	add	x29, sp, #0x10
  405654:	stp	x19, x20, [sp, #32]
  405658:	mov	w19, w5
  40565c:	and	w20, w5, #0x2
  405660:	stp	x21, x22, [sp, #48]
  405664:	mov	w21, w4
  405668:	stp	x23, x24, [sp, #64]
  40566c:	mov	x23, x1
  405670:	mov	x24, x3
  405674:	stp	x25, x26, [sp, #80]
  405678:	mov	x26, x6
  40567c:	stp	x27, x28, [sp, #96]
  405680:	mov	x28, x0
  405684:	mov	x27, x2
  405688:	str	w4, [sp, #116]
  40568c:	str	w5, [sp, #184]
  405690:	str	x7, [sp, #200]
  405694:	bl	401df0 <__ctype_get_mb_cur_max@plt>
  405698:	mov	x1, x19
  40569c:	str	x0, [sp, #176]
  4056a0:	cmp	w21, #0x4
  4056a4:	ubfx	x10, x1, #1, #1
  4056a8:	b.eq	406338 <__fxstatat@plt+0x43e8>  // b.none
  4056ac:	ldr	w0, [sp, #116]
  4056b0:	b.ls	405a40 <__fxstatat@plt+0x3af0>  // b.plast
  4056b4:	cmp	w0, #0x7
  4056b8:	b.eq	4063a4 <__fxstatat@plt+0x4454>  // b.none
  4056bc:	b.ls	40604c <__fxstatat@plt+0x40fc>  // b.plast
  4056c0:	ldr	w0, [sp, #116]
  4056c4:	sub	w0, w0, #0x8
  4056c8:	cmp	w0, #0x2
  4056cc:	b.hi	4067e4 <__fxstatat@plt+0x4894>  // b.pmore
  4056d0:	ldr	w19, [sp, #116]
  4056d4:	cmp	w19, #0xa
  4056d8:	b.ne	406230 <__fxstatat@plt+0x42e0>  // b.any
  4056dc:	mov	x19, #0x0                   	// #0
  4056e0:	cbz	w20, 406624 <__fxstatat@plt+0x46d4>
  4056e4:	ldr	x0, [sp, #256]
  4056e8:	str	w10, [sp, #124]
  4056ec:	mov	w25, #0x0                   	// #0
  4056f0:	bl	401aa0 <strlen@plt>
  4056f4:	cmp	x0, #0x0
  4056f8:	ldr	w10, [sp, #124]
  4056fc:	mov	x12, x0
  405700:	mov	w11, #0x1                   	// #1
  405704:	mov	w5, w11
  405708:	csel	w0, w10, wzr, ne  // ne = any
  40570c:	str	w0, [sp, #208]
  405710:	ldr	w0, [sp, #184]
  405714:	mov	w7, #0x0                   	// #0
  405718:	stp	w11, wzr, [sp, #120]
  40571c:	and	w1, w0, w11
  405720:	and	w0, w0, #0x4
  405724:	stp	w1, w0, [sp, #212]
  405728:	ldr	x0, [sp, #256]
  40572c:	str	wzr, [sp, #144]
  405730:	str	x0, [sp, #168]
  405734:	str	wzr, [sp, #188]
  405738:	str	xzr, [sp, #192]
  40573c:	nop
  405740:	mov	x4, x26
  405744:	mov	w26, w5
  405748:	mov	x20, #0x0                   	// #0
  40574c:	nop
  405750:	cmp	x24, x20
  405754:	cset	w21, ne  // ne = any
  405758:	cmn	x24, #0x1
  40575c:	b.eq	405ab0 <__fxstatat@plt+0x3b60>  // b.none
  405760:	cbz	w21, 405ac0 <__fxstatat@plt+0x3b70>
  405764:	add	x3, x27, x20
  405768:	cbz	w11, 405d74 <__fxstatat@plt+0x3e24>
  40576c:	cbz	x12, 405f20 <__fxstatat@plt+0x3fd0>
  405770:	cmp	x12, #0x1
  405774:	add	x22, x20, x12
  405778:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  40577c:	b.ne	4057ac <__fxstatat@plt+0x385c>  // b.any
  405780:	mov	x0, x27
  405784:	stp	x3, x12, [sp, #128]
  405788:	stp	w10, w7, [sp, #148]
  40578c:	str	w11, [sp, #156]
  405790:	str	x4, [sp, #160]
  405794:	bl	401aa0 <strlen@plt>
  405798:	ldp	x3, x12, [sp, #128]
  40579c:	mov	x24, x0
  4057a0:	ldp	w10, w7, [sp, #148]
  4057a4:	ldr	w11, [sp, #156]
  4057a8:	ldr	x4, [sp, #160]
  4057ac:	cmp	x22, x24
  4057b0:	b.hi	405f20 <__fxstatat@plt+0x3fd0>  // b.pmore
  4057b4:	ldr	x1, [sp, #168]
  4057b8:	mov	x2, x12
  4057bc:	mov	x0, x3
  4057c0:	stp	x3, x12, [sp, #128]
  4057c4:	stp	w10, w7, [sp, #148]
  4057c8:	str	w11, [sp, #156]
  4057cc:	str	x4, [sp, #160]
  4057d0:	bl	401d50 <memcmp@plt>
  4057d4:	ldp	w10, w7, [sp, #148]
  4057d8:	ldr	w11, [sp, #156]
  4057dc:	ldp	x3, x12, [sp, #128]
  4057e0:	ldr	x4, [sp, #160]
  4057e4:	cbnz	w0, 405f20 <__fxstatat@plt+0x3fd0>
  4057e8:	cbnz	w10, 405d04 <__fxstatat@plt+0x3db4>
  4057ec:	ldrb	w22, [x3]
  4057f0:	cmp	w22, #0x7e
  4057f4:	b.ls	405b5c <__fxstatat@plt+0x3c0c>  // b.plast
  4057f8:	ldr	x0, [sp, #176]
  4057fc:	mov	w5, w11
  405800:	cmp	x0, #0x1
  405804:	b.eq	405d90 <__fxstatat@plt+0x3e40>  // b.none
  405808:	str	xzr, [sp, #248]
  40580c:	cmn	x24, #0x1
  405810:	b.ne	405848 <__fxstatat@plt+0x38f8>  // b.any
  405814:	mov	x0, x27
  405818:	str	w5, [sp, #128]
  40581c:	str	x12, [sp, #136]
  405820:	stp	w10, w7, [sp, #148]
  405824:	str	w11, [sp, #156]
  405828:	str	x4, [sp, #160]
  40582c:	bl	401aa0 <strlen@plt>
  405830:	ldr	w5, [sp, #128]
  405834:	mov	x24, x0
  405838:	ldp	w10, w7, [sp, #148]
  40583c:	ldr	w11, [sp, #156]
  405840:	ldr	x12, [sp, #136]
  405844:	ldr	x4, [sp, #160]
  405848:	str	w22, [sp, #220]
  40584c:	ldr	w22, [sp, #144]
  405850:	mov	x8, #0x0                   	// #0
  405854:	stp	x19, x4, [sp, #224]
  405858:	mov	w19, w21
  40585c:	mov	x21, x8
  405860:	str	x12, [sp, #128]
  405864:	str	w10, [sp, #136]
  405868:	stp	w25, w5, [sp, #148]
  40586c:	stp	w7, w11, [sp, #156]
  405870:	add	x25, x20, x21
  405874:	add	x3, sp, #0xf8
  405878:	sub	x2, x24, x25
  40587c:	add	x1, x27, x25
  405880:	add	x0, sp, #0xf4
  405884:	bl	40ad18 <__fxstatat@plt+0x8dc8>
  405888:	mov	x13, #0x2b                  	// #43
  40588c:	mov	x3, x0
  405890:	movk	x13, #0x2, lsl #32
  405894:	cbz	x0, 4058d0 <__fxstatat@plt+0x3980>
  405898:	cmn	x0, #0x1
  40589c:	b.eq	406668 <__fxstatat@plt+0x4718>  // b.none
  4058a0:	cmn	x0, #0x2
  4058a4:	mov	x6, #0x1                   	// #1
  4058a8:	b.eq	4066a0 <__fxstatat@plt+0x4750>  // b.none
  4058ac:	cbnz	w22, 40619c <__fxstatat@plt+0x424c>
  4058b0:	ldr	w0, [sp, #244]
  4058b4:	add	x21, x21, x3
  4058b8:	bl	401ee0 <iswprint@plt>
  4058bc:	cmp	w0, #0x0
  4058c0:	csel	w19, w19, wzr, ne  // ne = any
  4058c4:	add	x0, sp, #0xf8
  4058c8:	bl	401d20 <mbsinit@plt>
  4058cc:	cbz	w0, 405870 <__fxstatat@plt+0x3920>
  4058d0:	eor	w1, w19, #0x1
  4058d4:	ldr	w0, [sp, #120]
  4058d8:	mov	x8, x21
  4058dc:	mov	w21, w19
  4058e0:	ldp	x19, x4, [sp, #224]
  4058e4:	and	w1, w0, w1
  4058e8:	ldr	w10, [sp, #136]
  4058ec:	and	w1, w1, #0xff
  4058f0:	ldp	w25, w5, [sp, #148]
  4058f4:	ldp	w7, w11, [sp, #156]
  4058f8:	ldr	w22, [sp, #220]
  4058fc:	ldr	x12, [sp, #128]
  405900:	cmp	x8, #0x1
  405904:	b.hi	405918 <__fxstatat@plt+0x39c8>  // b.pmore
  405908:	cbz	w1, 405e04 <__fxstatat@plt+0x3eb4>
  40590c:	nop
  405910:	ldr	w1, [sp, #120]
  405914:	mov	w21, #0x0                   	// #0
  405918:	add	x8, x8, x20
  40591c:	mov	w9, #0x0                   	// #0
  405920:	mov	w2, #0x27                  	// #39
  405924:	mov	w3, #0x5c                  	// #92
  405928:	mov	w6, #0x24                  	// #36
  40592c:	cbz	w1, 4059e4 <__fxstatat@plt+0x3a94>
  405930:	cbnz	w10, 40621c <__fxstatat@plt+0x42cc>
  405934:	eor	w0, w25, #0x1
  405938:	ands	w0, w7, w0
  40593c:	b.eq	405974 <__fxstatat@plt+0x3a24>  // b.none
  405940:	cmp	x23, x19
  405944:	b.ls	40594c <__fxstatat@plt+0x39fc>  // b.plast
  405948:	strb	w2, [x28, x19]
  40594c:	add	x9, x19, #0x1
  405950:	cmp	x23, x9
  405954:	b.ls	40595c <__fxstatat@plt+0x3a0c>  // b.plast
  405958:	strb	w6, [x28, x9]
  40595c:	add	x9, x19, #0x2
  405960:	cmp	x23, x9
  405964:	b.ls	40596c <__fxstatat@plt+0x3a1c>  // b.plast
  405968:	strb	w2, [x28, x9]
  40596c:	add	x19, x19, #0x3
  405970:	mov	w25, w0
  405974:	cmp	x23, x19
  405978:	b.ls	405980 <__fxstatat@plt+0x3a30>  // b.plast
  40597c:	strb	w3, [x28, x19]
  405980:	add	x0, x19, #0x1
  405984:	cmp	x23, x0
  405988:	b.ls	405998 <__fxstatat@plt+0x3a48>  // b.plast
  40598c:	lsr	w9, w22, #6
  405990:	add	w9, w9, #0x30
  405994:	strb	w9, [x28, x0]
  405998:	add	x0, x19, #0x2
  40599c:	cmp	x23, x0
  4059a0:	b.ls	4059b0 <__fxstatat@plt+0x3a60>  // b.plast
  4059a4:	ubfx	x9, x22, #3, #3
  4059a8:	add	w9, w9, #0x30
  4059ac:	strb	w9, [x28, x0]
  4059b0:	and	w22, w22, #0x7
  4059b4:	add	x20, x20, #0x1
  4059b8:	add	w22, w22, #0x30
  4059bc:	cmp	x8, x20
  4059c0:	add	x19, x19, #0x3
  4059c4:	b.ls	405c04 <__fxstatat@plt+0x3cb4>  // b.plast
  4059c8:	mov	w9, w1
  4059cc:	cmp	x23, x19
  4059d0:	b.ls	4059d8 <__fxstatat@plt+0x3a88>  // b.plast
  4059d4:	strb	w22, [x28, x19]
  4059d8:	ldrb	w22, [x27, x20]
  4059dc:	add	x19, x19, #0x1
  4059e0:	cbnz	w1, 405930 <__fxstatat@plt+0x39e0>
  4059e4:	eor	w0, w9, #0x1
  4059e8:	and	w0, w25, w0
  4059ec:	and	w0, w0, #0xff
  4059f0:	cbz	w5, 405a04 <__fxstatat@plt+0x3ab4>
  4059f4:	cmp	x23, x19
  4059f8:	b.ls	405a00 <__fxstatat@plt+0x3ab0>  // b.plast
  4059fc:	strb	w3, [x28, x19]
  405a00:	add	x19, x19, #0x1
  405a04:	add	x20, x20, #0x1
  405a08:	cmp	x20, x8
  405a0c:	b.cs	405ca0 <__fxstatat@plt+0x3d50>  // b.hs, b.nlast
  405a10:	cbz	w0, 4063ec <__fxstatat@plt+0x449c>
  405a14:	cmp	x23, x19
  405a18:	b.ls	405a20 <__fxstatat@plt+0x3ad0>  // b.plast
  405a1c:	strb	w2, [x28, x19]
  405a20:	add	x0, x19, #0x1
  405a24:	cmp	x23, x0
  405a28:	b.ls	405a30 <__fxstatat@plt+0x3ae0>  // b.plast
  405a2c:	strb	w2, [x28, x0]
  405a30:	add	x19, x19, #0x2
  405a34:	mov	w5, #0x0                   	// #0
  405a38:	mov	w25, #0x0                   	// #0
  405a3c:	b	4059cc <__fxstatat@plt+0x3a7c>
  405a40:	cmp	w21, #0x1
  405a44:	b.eq	406440 <__fxstatat@plt+0x44f0>  // b.none
  405a48:	b.ls	406000 <__fxstatat@plt+0x40b0>  // b.plast
  405a4c:	cmp	w0, #0x2
  405a50:	b.eq	4064b8 <__fxstatat@plt+0x4568>  // b.none
  405a54:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405a58:	add	x0, x0, #0xd80
  405a5c:	str	x0, [sp, #168]
  405a60:	mov	w1, #0x1                   	// #1
  405a64:	ldr	w0, [sp, #184]
  405a68:	mov	w7, w1
  405a6c:	mov	w5, w1
  405a70:	mov	w10, w1
  405a74:	stp	w1, w1, [sp, #120]
  405a78:	mov	w11, #0x0                   	// #0
  405a7c:	str	w1, [sp, #144]
  405a80:	mov	w25, #0x0                   	// #0
  405a84:	str	w1, [sp, #208]
  405a88:	and	w1, w0, w1
  405a8c:	and	w0, w0, #0x4
  405a90:	mov	x12, #0x1                   	// #1
  405a94:	mov	x19, #0x0                   	// #0
  405a98:	str	wzr, [sp, #188]
  405a9c:	str	xzr, [sp, #192]
  405aa0:	stp	w1, w0, [sp, #212]
  405aa4:	mov	w0, #0x2                   	// #2
  405aa8:	str	w0, [sp, #116]
  405aac:	b	405740 <__fxstatat@plt+0x37f0>
  405ab0:	ldrb	w0, [x27, x20]
  405ab4:	cmp	w0, #0x0
  405ab8:	cset	w21, ne  // ne = any
  405abc:	cbnz	w21, 405764 <__fxstatat@plt+0x3814>
  405ac0:	ldr	w0, [sp, #144]
  405ac4:	cmp	x19, #0x0
  405ac8:	mov	w5, w26
  405acc:	mov	x26, x4
  405ad0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405ad4:	b.ne	405e34 <__fxstatat@plt+0x3ee4>  // b.any
  405ad8:	eor	w10, w10, #0x1
  405adc:	ands	w7, w10, w7
  405ae0:	b.eq	4066f0 <__fxstatat@plt+0x47a0>  // b.none
  405ae4:	ldr	w0, [sp, #188]
  405ae8:	cbz	w0, 4066f4 <__fxstatat@plt+0x47a4>
  405aec:	cbnz	w5, 406750 <__fxstatat@plt+0x4800>
  405af0:	ldr	x2, [sp, #192]
  405af4:	cmp	x23, #0x0
  405af8:	cset	w0, eq  // eq = none
  405afc:	cmp	x2, #0x0
  405b00:	mov	x1, x2
  405b04:	csel	w0, w0, wzr, ne  // ne = any
  405b08:	cbz	w0, 406748 <__fxstatat@plt+0x47f8>
  405b0c:	str	w0, [sp, #188]
  405b10:	mov	w0, #0x27                  	// #39
  405b14:	ldr	x23, [sp, #192]
  405b18:	str	x1, [sp, #192]
  405b1c:	mov	w1, #0x1                   	// #1
  405b20:	mov	x12, #0x1                   	// #1
  405b24:	mov	w7, w1
  405b28:	mov	x19, x12
  405b2c:	mov	w11, #0x0                   	// #0
  405b30:	mov	w10, #0x0                   	// #0
  405b34:	strb	w0, [x28]
  405b38:	mov	w0, #0x2                   	// #2
  405b3c:	str	w0, [sp, #116]
  405b40:	str	w1, [sp, #124]
  405b44:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  405b48:	add	x1, x1, #0xd80
  405b4c:	str	wzr, [sp, #144]
  405b50:	str	x1, [sp, #168]
  405b54:	str	wzr, [sp, #208]
  405b58:	b	405740 <__fxstatat@plt+0x37f0>
  405b5c:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405b60:	add	x0, x0, #0xe00
  405b64:	ldrh	w0, [x0, w22, uxtw #1]
  405b68:	adr	x1, 405b74 <__fxstatat@plt+0x3c24>
  405b6c:	add	x0, x1, w0, sxth #2
  405b70:	br	x0
  405b74:	ldr	w0, [sp, #124]
  405b78:	cbnz	w0, 406690 <__fxstatat@plt+0x4740>
  405b7c:	mov	w0, w25
  405b80:	mov	w21, w11
  405b84:	mov	w5, w11
  405b88:	cbz	x4, 405c98 <__fxstatat@plt+0x3d48>
  405b8c:	ubfx	x1, x22, #5, #8
  405b90:	ldr	w1, [x4, x1, lsl #2]
  405b94:	lsr	w1, w1, w22
  405b98:	tbz	w1, #0, 405c98 <__fxstatat@plt+0x3d48>
  405b9c:	cbnz	w10, 405ce4 <__fxstatat@plt+0x3d94>
  405ba0:	eor	w1, w25, #0x1
  405ba4:	ands	w1, w7, w1
  405ba8:	b.eq	405bec <__fxstatat@plt+0x3c9c>  // b.none
  405bac:	cmp	x23, x19
  405bb0:	b.ls	405bbc <__fxstatat@plt+0x3c6c>  // b.plast
  405bb4:	mov	w0, #0x27                  	// #39
  405bb8:	strb	w0, [x28, x19]
  405bbc:	add	x0, x19, #0x1
  405bc0:	cmp	x23, x0
  405bc4:	b.ls	405bd0 <__fxstatat@plt+0x3c80>  // b.plast
  405bc8:	mov	w2, #0x24                  	// #36
  405bcc:	strb	w2, [x28, x0]
  405bd0:	add	x0, x19, #0x2
  405bd4:	cmp	x23, x0
  405bd8:	b.ls	405be4 <__fxstatat@plt+0x3c94>  // b.plast
  405bdc:	mov	w2, #0x27                  	// #39
  405be0:	strb	w2, [x28, x0]
  405be4:	add	x19, x19, #0x3
  405be8:	mov	w25, w1
  405bec:	cmp	x23, x19
  405bf0:	b.ls	405bfc <__fxstatat@plt+0x3cac>  // b.plast
  405bf4:	mov	w0, #0x5c                  	// #92
  405bf8:	strb	w0, [x28, x19]
  405bfc:	add	x19, x19, #0x1
  405c00:	add	x20, x20, #0x1
  405c04:	cmp	x19, x23
  405c08:	b.cs	405c10 <__fxstatat@plt+0x3cc0>  // b.hs, b.nlast
  405c0c:	strb	w22, [x28, x19]
  405c10:	cmp	w21, #0x0
  405c14:	add	x19, x19, #0x1
  405c18:	csel	w26, w26, wzr, ne  // ne = any
  405c1c:	b	405750 <__fxstatat@plt+0x3800>
  405c20:	cbnz	w10, 405e3c <__fxstatat@plt+0x3eec>
  405c24:	mov	w5, #0x0                   	// #0
  405c28:	ldr	x1, [sp, #192]
  405c2c:	cmp	x23, #0x0
  405c30:	mov	x0, #0x0                   	// #0
  405c34:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  405c38:	b.eq	405c7c <__fxstatat@plt+0x3d2c>  // b.none
  405c3c:	cmp	x23, x19
  405c40:	b.ls	405c4c <__fxstatat@plt+0x3cfc>  // b.plast
  405c44:	mov	w0, #0x27                  	// #39
  405c48:	strb	w0, [x28, x19]
  405c4c:	add	x0, x19, #0x1
  405c50:	cmp	x23, x0
  405c54:	b.ls	405c60 <__fxstatat@plt+0x3d10>  // b.plast
  405c58:	mov	w1, #0x5c                  	// #92
  405c5c:	strb	w1, [x28, x0]
  405c60:	add	x1, x19, #0x2
  405c64:	mov	x0, x23
  405c68:	cmp	x23, x1
  405c6c:	b.ls	406780 <__fxstatat@plt+0x4830>  // b.plast
  405c70:	ldr	x23, [sp, #192]
  405c74:	mov	w2, #0x27                  	// #39
  405c78:	strb	w2, [x28, x1]
  405c7c:	add	x19, x19, #0x3
  405c80:	mov	w22, #0x27                  	// #39
  405c84:	mov	w25, #0x0                   	// #0
  405c88:	str	w21, [sp, #188]
  405c8c:	str	x23, [sp, #192]
  405c90:	mov	x23, x0
  405c94:	mov	w0, #0x0                   	// #0
  405c98:	cbnz	w5, 405b9c <__fxstatat@plt+0x3c4c>
  405c9c:	add	x20, x20, #0x1
  405ca0:	cbz	w0, 405c04 <__fxstatat@plt+0x3cb4>
  405ca4:	cmp	x23, x19
  405ca8:	b.ls	405cb4 <__fxstatat@plt+0x3d64>  // b.plast
  405cac:	mov	w0, #0x27                  	// #39
  405cb0:	strb	w0, [x28, x19]
  405cb4:	add	x0, x19, #0x1
  405cb8:	cmp	x23, x0
  405cbc:	b.ls	405cc8 <__fxstatat@plt+0x3d78>  // b.plast
  405cc0:	mov	w1, #0x27                  	// #39
  405cc4:	strb	w1, [x28, x0]
  405cc8:	add	x19, x19, #0x2
  405ccc:	mov	w25, #0x0                   	// #0
  405cd0:	b	405c04 <__fxstatat@plt+0x3cb4>
  405cd4:	mov	w22, #0x66                  	// #102
  405cd8:	mov	w21, #0x0                   	// #0
  405cdc:	nop
  405ce0:	cbz	w10, 405ba0 <__fxstatat@plt+0x3c50>
  405ce4:	ldr	w0, [sp, #120]
  405ce8:	and	w0, w0, w7
  405cec:	str	w0, [sp, #120]
  405cf0:	ldp	w1, w0, [sp, #116]
  405cf4:	cmp	w0, #0x0
  405cf8:	mov	w0, #0x4                   	// #4
  405cfc:	csel	w0, w1, w0, eq  // eq = none
  405d00:	str	w0, [sp, #116]
  405d04:	ldr	w4, [sp, #116]
  405d08:	mov	x3, x24
  405d0c:	ldr	x7, [sp, #200]
  405d10:	mov	x2, x27
  405d14:	ldr	x0, [sp, #256]
  405d18:	str	x0, [sp]
  405d1c:	ldr	w0, [sp, #184]
  405d20:	mov	x1, x23
  405d24:	mov	x6, #0x0                   	// #0
  405d28:	and	w5, w0, #0xfffffffd
  405d2c:	mov	x0, x28
  405d30:	bl	405648 <__fxstatat@plt+0x36f8>
  405d34:	mov	x19, x0
  405d38:	mov	x0, x19
  405d3c:	ldp	x29, x30, [sp, #16]
  405d40:	ldp	x19, x20, [sp, #32]
  405d44:	ldp	x21, x22, [sp, #48]
  405d48:	ldp	x23, x24, [sp, #64]
  405d4c:	ldp	x25, x26, [sp, #80]
  405d50:	ldp	x27, x28, [sp, #96]
  405d54:	add	sp, sp, #0x100
  405d58:	ret
  405d5c:	mov	w22, #0x62                  	// #98
  405d60:	mov	w21, #0x0                   	// #0
  405d64:	b	405ce0 <__fxstatat@plt+0x3d90>
  405d68:	mov	w22, #0x61                  	// #97
  405d6c:	mov	w21, #0x0                   	// #0
  405d70:	b	405ce0 <__fxstatat@plt+0x3d90>
  405d74:	ldrb	w22, [x27, x20]
  405d78:	cmp	w22, #0x7e
  405d7c:	b.ls	405de4 <__fxstatat@plt+0x3e94>  // b.plast
  405d80:	ldr	x0, [sp, #176]
  405d84:	mov	w5, #0x0                   	// #0
  405d88:	cmp	x0, #0x1
  405d8c:	b.ne	405808 <__fxstatat@plt+0x38b8>  // b.any
  405d90:	str	w5, [sp, #128]
  405d94:	str	x12, [sp, #136]
  405d98:	stp	w10, w7, [sp, #148]
  405d9c:	str	w11, [sp, #156]
  405da0:	str	x4, [sp, #160]
  405da4:	bl	401da0 <__ctype_b_loc@plt>
  405da8:	ldr	x0, [x0]
  405dac:	ldr	w5, [sp, #128]
  405db0:	ldp	w10, w7, [sp, #148]
  405db4:	ldrh	w21, [x0, w22, uxtw #1]
  405db8:	ldr	w11, [sp, #156]
  405dbc:	ands	w0, w21, #0x4000
  405dc0:	ldr	w0, [sp, #120]
  405dc4:	cset	w1, eq  // eq = none
  405dc8:	ubfx	x21, x21, #14, #1
  405dcc:	and	w1, w0, w1
  405dd0:	ldr	x12, [sp, #136]
  405dd4:	ldr	x4, [sp, #160]
  405dd8:	ldr	x8, [sp, #176]
  405ddc:	cbz	w1, 405e04 <__fxstatat@plt+0x3eb4>
  405de0:	b	405910 <__fxstatat@plt+0x39c0>
  405de4:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  405de8:	add	x0, x0, #0xf00
  405dec:	ldrh	w0, [x0, w22, uxtw #1]
  405df0:	adr	x1, 405dfc <__fxstatat@plt+0x3eac>
  405df4:	add	x0, x1, w0, sxth #2
  405df8:	br	x0
  405dfc:	mov	w21, w11
  405e00:	mov	w5, #0x0                   	// #0
  405e04:	ldr	w1, [sp, #124]
  405e08:	mov	w0, w25
  405e0c:	cbz	w1, 405b88 <__fxstatat@plt+0x3c38>
  405e10:	mov	w0, w25
  405e14:	cbnz	w10, 405b88 <__fxstatat@plt+0x3c38>
  405e18:	mov	w0, w25
  405e1c:	cbnz	w5, 405b9c <__fxstatat@plt+0x3c4c>
  405e20:	b	405c9c <__fxstatat@plt+0x3d4c>
  405e24:	mov	w5, #0x0                   	// #0
  405e28:	mov	w21, #0x0                   	// #0
  405e2c:	ldr	w0, [sp, #144]
  405e30:	cbz	w0, 405e04 <__fxstatat@plt+0x3eb4>
  405e34:	mov	w0, #0x2                   	// #2
  405e38:	str	w0, [sp, #116]
  405e3c:	ldp	w1, w0, [sp, #116]
  405e40:	cmp	w0, #0x0
  405e44:	mov	w0, #0x4                   	// #4
  405e48:	csel	w0, w1, w0, eq  // eq = none
  405e4c:	str	w0, [sp, #116]
  405e50:	b	405d04 <__fxstatat@plt+0x3db4>
  405e54:	ldr	w0, [sp, #116]
  405e58:	cmp	w0, #0x2
  405e5c:	b.eq	406180 <__fxstatat@plt+0x4230>  // b.none
  405e60:	mov	w5, #0x0                   	// #0
  405e64:	ldr	w0, [sp, #116]
  405e68:	cmp	w0, #0x5
  405e6c:	b.ne	405e90 <__fxstatat@plt+0x3f40>  // b.any
  405e70:	ldr	w0, [sp, #216]
  405e74:	cbz	w0, 405e90 <__fxstatat@plt+0x3f40>
  405e78:	add	x6, x20, #0x2
  405e7c:	cmp	x6, x24
  405e80:	b.cs	405e90 <__fxstatat@plt+0x3f40>  // b.hs, b.nlast
  405e84:	ldrb	w22, [x3, #1]
  405e88:	cmp	w22, #0x3f
  405e8c:	b.eq	4064d4 <__fxstatat@plt+0x4584>  // b.none
  405e90:	mov	w21, #0x0                   	// #0
  405e94:	mov	w22, #0x3f                  	// #63
  405e98:	b	405e04 <__fxstatat@plt+0x3eb4>
  405e9c:	ldr	w0, [sp, #116]
  405ea0:	cmp	w0, #0x2
  405ea4:	b.eq	405c20 <__fxstatat@plt+0x3cd0>  // b.none
  405ea8:	mov	w5, #0x0                   	// #0
  405eac:	mov	w22, #0x27                  	// #39
  405eb0:	str	w21, [sp, #188]
  405eb4:	b	405e04 <__fxstatat@plt+0x3eb4>
  405eb8:	mov	w5, #0x0                   	// #0
  405ebc:	mov	w0, #0x74                  	// #116
  405ec0:	ldr	w1, [sp, #144]
  405ec4:	cbnz	w1, 405e34 <__fxstatat@plt+0x3ee4>
  405ec8:	ldr	w1, [sp, #120]
  405ecc:	cbnz	w1, 405ee0 <__fxstatat@plt+0x3f90>
  405ed0:	mov	w0, w25
  405ed4:	mov	w21, #0x0                   	// #0
  405ed8:	cbnz	w10, 405b88 <__fxstatat@plt+0x3c38>
  405edc:	b	405e18 <__fxstatat@plt+0x3ec8>
  405ee0:	mov	w22, w0
  405ee4:	mov	w21, #0x0                   	// #0
  405ee8:	b	405ce0 <__fxstatat@plt+0x3d90>
  405eec:	mov	w5, #0x0                   	// #0
  405ef0:	mov	w0, #0x66                  	// #102
  405ef4:	b	405ec8 <__fxstatat@plt+0x3f78>
  405ef8:	mov	w5, #0x0                   	// #0
  405efc:	mov	w0, #0x62                  	// #98
  405f00:	b	405ec8 <__fxstatat@plt+0x3f78>
  405f04:	ldr	w0, [sp, #120]
  405f08:	cbnz	w0, 405f50 <__fxstatat@plt+0x4000>
  405f0c:	ldr	w0, [sp, #212]
  405f10:	mov	w5, #0x0                   	// #0
  405f14:	cbz	w0, 405ed0 <__fxstatat@plt+0x3f80>
  405f18:	add	x20, x20, #0x1
  405f1c:	b	405750 <__fxstatat@plt+0x3800>
  405f20:	ldrb	w22, [x3]
  405f24:	cmp	w22, #0x7e
  405f28:	b.hi	405d80 <__fxstatat@plt+0x3e30>  // b.pmore
  405f2c:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  405f30:	add	x0, x0, #0x0
  405f34:	ldrh	w0, [x0, w22, uxtw #1]
  405f38:	adr	x1, 405f44 <__fxstatat@plt+0x3ff4>
  405f3c:	add	x0, x1, w0, sxth #2
  405f40:	br	x0
  405f44:	mov	w5, #0x0                   	// #0
  405f48:	mov	w21, #0x0                   	// #0
  405f4c:	b	405e04 <__fxstatat@plt+0x3eb4>
  405f50:	cbnz	w10, 40621c <__fxstatat@plt+0x42cc>
  405f54:	mov	w5, #0x0                   	// #0
  405f58:	eor	w0, w25, #0x1
  405f5c:	ands	w0, w7, w0
  405f60:	b.eq	40611c <__fxstatat@plt+0x41cc>  // b.none
  405f64:	cmp	x23, x19
  405f68:	b.ls	405f74 <__fxstatat@plt+0x4024>  // b.plast
  405f6c:	mov	w1, #0x27                  	// #39
  405f70:	strb	w1, [x28, x19]
  405f74:	add	x1, x19, #0x1
  405f78:	cmp	x23, x1
  405f7c:	b.ls	405f88 <__fxstatat@plt+0x4038>  // b.plast
  405f80:	mov	w2, #0x24                  	// #36
  405f84:	strb	w2, [x28, x1]
  405f88:	add	x1, x19, #0x2
  405f8c:	cmp	x23, x1
  405f90:	b.ls	405f9c <__fxstatat@plt+0x404c>  // b.plast
  405f94:	mov	w2, #0x27                  	// #39
  405f98:	strb	w2, [x28, x1]
  405f9c:	add	x1, x19, #0x3
  405fa0:	cmp	x23, x1
  405fa4:	b.ls	4061e8 <__fxstatat@plt+0x4298>  // b.plast
  405fa8:	mov	w25, w0
  405fac:	mov	w0, #0x5c                  	// #92
  405fb0:	strb	w0, [x28, x1]
  405fb4:	ldr	w0, [sp, #116]
  405fb8:	add	x19, x1, #0x1
  405fbc:	cmp	w0, #0x2
  405fc0:	b.eq	4061f0 <__fxstatat@plt+0x42a0>  // b.none
  405fc4:	add	x0, x20, #0x1
  405fc8:	cmp	x0, x24
  405fcc:	b.cs	406204 <__fxstatat@plt+0x42b4>  // b.hs, b.nlast
  405fd0:	ldrb	w2, [x27, x0]
  405fd4:	mov	w22, #0x30                  	// #48
  405fd8:	mov	w0, #0x0                   	// #0
  405fdc:	sub	w2, w2, #0x30
  405fe0:	and	w2, w2, #0xff
  405fe4:	cmp	w2, #0x9
  405fe8:	b.ls	406264 <__fxstatat@plt+0x4314>  // b.plast
  405fec:	ldr	w1, [sp, #124]
  405ff0:	mov	w21, #0x0                   	// #0
  405ff4:	cbz	w1, 405b88 <__fxstatat@plt+0x3c38>
  405ff8:	cbnz	w5, 405b9c <__fxstatat@plt+0x3c4c>
  405ffc:	b	405c9c <__fxstatat@plt+0x3d4c>
  406000:	cbnz	w0, 4067e4 <__fxstatat@plt+0x4894>
  406004:	ldr	w0, [sp, #184]
  406008:	mov	w5, #0x1                   	// #1
  40600c:	mov	w7, #0x0                   	// #0
  406010:	mov	w11, #0x0                   	// #0
  406014:	and	w1, w0, w5
  406018:	mov	w25, #0x0                   	// #0
  40601c:	and	w0, w0, #0x4
  406020:	mov	w10, #0x0                   	// #0
  406024:	mov	x12, #0x0                   	// #0
  406028:	mov	x19, #0x0                   	// #0
  40602c:	stp	wzr, w5, [sp, #120]
  406030:	str	wzr, [sp, #144]
  406034:	str	xzr, [sp, #168]
  406038:	str	wzr, [sp, #188]
  40603c:	str	xzr, [sp, #192]
  406040:	stp	wzr, w1, [sp, #208]
  406044:	str	w0, [sp, #216]
  406048:	b	405740 <__fxstatat@plt+0x37f0>
  40604c:	cmp	w0, #0x5
  406050:	b.ne	4060b4 <__fxstatat@plt+0x4164>  // b.any
  406054:	ldr	w0, [sp, #184]
  406058:	and	w1, w0, #0x1
  40605c:	and	w0, w0, #0x4
  406060:	stp	w1, w0, [sp, #212]
  406064:	cbnz	w20, 40655c <__fxstatat@plt+0x460c>
  406068:	cbz	x23, 406478 <__fxstatat@plt+0x4528>
  40606c:	mov	w11, #0x1                   	// #1
  406070:	mov	w0, #0x22                  	// #34
  406074:	mov	x12, #0x1                   	// #1
  406078:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  40607c:	mov	w5, w11
  406080:	add	x1, x1, #0xd58
  406084:	mov	x19, x12
  406088:	mov	w7, #0x0                   	// #0
  40608c:	mov	w25, #0x0                   	// #0
  406090:	mov	w10, #0x0                   	// #0
  406094:	strb	w0, [x28]
  406098:	stp	w11, wzr, [sp, #120]
  40609c:	str	wzr, [sp, #144]
  4060a0:	str	x1, [sp, #168]
  4060a4:	str	wzr, [sp, #188]
  4060a8:	str	xzr, [sp, #192]
  4060ac:	str	wzr, [sp, #208]
  4060b0:	b	405740 <__fxstatat@plt+0x37f0>
  4060b4:	cmp	w0, #0x6
  4060b8:	b.ne	4067e4 <__fxstatat@plt+0x4894>  // b.any
  4060bc:	mov	w0, #0x1                   	// #1
  4060c0:	mov	w1, w0
  4060c4:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  4060c8:	add	x0, x0, #0xd58
  4060cc:	str	x0, [sp, #168]
  4060d0:	mov	w11, w1
  4060d4:	ldr	w0, [sp, #184]
  4060d8:	mov	w5, w1
  4060dc:	mov	w10, w1
  4060e0:	stp	w1, wzr, [sp, #120]
  4060e4:	str	w1, [sp, #208]
  4060e8:	and	w1, w0, w1
  4060ec:	and	w0, w0, #0x4
  4060f0:	mov	w7, #0x0                   	// #0
  4060f4:	mov	w25, #0x0                   	// #0
  4060f8:	mov	x12, #0x1                   	// #1
  4060fc:	mov	x19, #0x0                   	// #0
  406100:	str	wzr, [sp, #144]
  406104:	str	wzr, [sp, #188]
  406108:	str	xzr, [sp, #192]
  40610c:	stp	w1, w0, [sp, #212]
  406110:	mov	w0, #0x5                   	// #5
  406114:	str	w0, [sp, #116]
  406118:	b	405740 <__fxstatat@plt+0x37f0>
  40611c:	mov	x1, x19
  406120:	cmp	x23, x19
  406124:	b.ls	405fb4 <__fxstatat@plt+0x4064>  // b.plast
  406128:	mov	w0, w25
  40612c:	mov	w25, w0
  406130:	mov	w0, #0x5c                  	// #92
  406134:	strb	w0, [x28, x1]
  406138:	b	405fb4 <__fxstatat@plt+0x4064>
  40613c:	mov	w5, #0x0                   	// #0
  406140:	cmp	x24, #0x1
  406144:	cset	w0, ne  // ne = any
  406148:	cmn	x24, #0x1
  40614c:	b.eq	406160 <__fxstatat@plt+0x4210>  // b.none
  406150:	cbnz	w0, 405f48 <__fxstatat@plt+0x3ff8>
  406154:	cbz	x20, 405e2c <__fxstatat@plt+0x3edc>
  406158:	mov	w21, #0x0                   	// #0
  40615c:	b	405e04 <__fxstatat@plt+0x3eb4>
  406160:	ldrb	w0, [x27, #1]
  406164:	cmp	w0, #0x0
  406168:	cset	w0, ne  // ne = any
  40616c:	cbnz	w0, 405f48 <__fxstatat@plt+0x3ff8>
  406170:	b	406154 <__fxstatat@plt+0x4204>
  406174:	mov	w5, #0x0                   	// #0
  406178:	cbnz	x20, 406158 <__fxstatat@plt+0x4208>
  40617c:	b	405e2c <__fxstatat@plt+0x3edc>
  406180:	cbnz	w10, 405e3c <__fxstatat@plt+0x3eec>
  406184:	mov	w5, #0x0                   	// #0
  406188:	mov	w0, w25
  40618c:	mov	w21, #0x0                   	// #0
  406190:	mov	w22, #0x3f                  	// #63
  406194:	cbnz	w5, 405b9c <__fxstatat@plt+0x3c4c>
  406198:	b	405c9c <__fxstatat@plt+0x3d4c>
  40619c:	cmp	x0, #0x1
  4061a0:	b.eq	4058b0 <__fxstatat@plt+0x3960>  // b.none
  4061a4:	add	x2, x25, #0x1
  4061a8:	add	x0, x27, x0
  4061ac:	add	x2, x27, x2
  4061b0:	add	x9, x0, x25
  4061b4:	b	4061c4 <__fxstatat@plt+0x4274>
  4061b8:	add	x2, x2, #0x1
  4061bc:	cmp	x9, x2
  4061c0:	b.eq	4058b0 <__fxstatat@plt+0x3960>  // b.none
  4061c4:	ldrb	w0, [x2]
  4061c8:	sub	w0, w0, #0x5b
  4061cc:	and	w0, w0, #0xff
  4061d0:	cmp	w0, #0x21
  4061d4:	b.hi	4061b8 <__fxstatat@plt+0x4268>  // b.pmore
  4061d8:	lsl	x0, x6, x0
  4061dc:	tst	x0, x13
  4061e0:	b.eq	4061b8 <__fxstatat@plt+0x4268>  // b.none
  4061e4:	b	405e34 <__fxstatat@plt+0x3ee4>
  4061e8:	add	x19, x19, #0x4
  4061ec:	mov	w25, w0
  4061f0:	mov	w0, #0x0                   	// #0
  4061f4:	mov	w21, #0x0                   	// #0
  4061f8:	mov	w22, #0x30                  	// #48
  4061fc:	cbnz	w5, 405b9c <__fxstatat@plt+0x3c4c>
  406200:	b	405c9c <__fxstatat@plt+0x3d4c>
  406204:	ldr	w1, [sp, #124]
  406208:	mov	w0, #0x0                   	// #0
  40620c:	mov	w22, #0x30                  	// #48
  406210:	mov	w21, #0x0                   	// #0
  406214:	cbz	w1, 405b88 <__fxstatat@plt+0x3c38>
  406218:	b	405ff8 <__fxstatat@plt+0x40a8>
  40621c:	str	w7, [sp, #120]
  406220:	b	405e3c <__fxstatat@plt+0x3eec>
  406224:	mov	w5, w11
  406228:	mov	w21, #0x0                   	// #0
  40622c:	b	405e04 <__fxstatat@plt+0x3eb4>
  406230:	mov	w1, w19
  406234:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406238:	add	x0, x0, #0xd88
  40623c:	str	w10, [sp, #120]
  406240:	bl	4054e0 <__fxstatat@plt+0x3590>
  406244:	str	x0, [sp, #200]
  406248:	adrp	x1, 40d000 <__fxstatat@plt+0xb0b0>
  40624c:	add	x0, x1, #0xd80
  406250:	mov	w1, w19
  406254:	bl	4054e0 <__fxstatat@plt+0x3590>
  406258:	ldr	w10, [sp, #120]
  40625c:	str	x0, [sp, #256]
  406260:	b	4056dc <__fxstatat@plt+0x378c>
  406264:	cmp	x23, x19
  406268:	b.ls	406270 <__fxstatat@plt+0x4320>  // b.plast
  40626c:	strb	w22, [x28, x19]
  406270:	add	x0, x1, #0x2
  406274:	cmp	x23, x0
  406278:	b.ls	406284 <__fxstatat@plt+0x4334>  // b.plast
  40627c:	mov	w2, #0x30                  	// #48
  406280:	strb	w2, [x28, x0]
  406284:	add	x19, x1, #0x3
  406288:	mov	w0, #0x0                   	// #0
  40628c:	mov	w22, #0x30                  	// #48
  406290:	b	405fec <__fxstatat@plt+0x409c>
  406294:	mov	w5, #0x0                   	// #0
  406298:	ldr	w0, [sp, #116]
  40629c:	cmp	w0, #0x2
  4062a0:	b.eq	406320 <__fxstatat@plt+0x43d0>  // b.none
  4062a4:	ldr	w1, [sp, #208]
  4062a8:	mov	w22, #0x5c                  	// #92
  4062ac:	mov	w0, w22
  4062b0:	cbz	w1, 405ec8 <__fxstatat@plt+0x3f78>
  4062b4:	add	x20, x20, #0x1
  4062b8:	mov	w0, w25
  4062bc:	mov	w21, #0x0                   	// #0
  4062c0:	b	405ca0 <__fxstatat@plt+0x3d50>
  4062c4:	mov	w5, #0x0                   	// #0
  4062c8:	mov	w0, #0x76                  	// #118
  4062cc:	b	405ec8 <__fxstatat@plt+0x3f78>
  4062d0:	mov	w21, w11
  4062d4:	mov	w5, #0x0                   	// #0
  4062d8:	b	405e2c <__fxstatat@plt+0x3edc>
  4062dc:	mov	w5, #0x0                   	// #0
  4062e0:	mov	w0, #0x72                  	// #114
  4062e4:	b	405ec0 <__fxstatat@plt+0x3f70>
  4062e8:	mov	w5, #0x0                   	// #0
  4062ec:	mov	w0, #0x6e                  	// #110
  4062f0:	b	405ec0 <__fxstatat@plt+0x3f70>
  4062f4:	mov	w5, #0x0                   	// #0
  4062f8:	mov	w0, #0x61                  	// #97
  4062fc:	b	405ec8 <__fxstatat@plt+0x3f78>
  406300:	mov	w5, #0x0                   	// #0
  406304:	mov	w22, #0xa                   	// #10
  406308:	mov	w0, #0x6e                  	// #110
  40630c:	b	405ec8 <__fxstatat@plt+0x3f78>
  406310:	mov	w5, #0x0                   	// #0
  406314:	mov	w22, #0xd                   	// #13
  406318:	mov	w0, #0x72                  	// #114
  40631c:	b	405ec8 <__fxstatat@plt+0x3f78>
  406320:	cbnz	w10, 405e3c <__fxstatat@plt+0x3eec>
  406324:	add	x20, x20, #0x1
  406328:	mov	w0, w25
  40632c:	mov	w21, #0x0                   	// #0
  406330:	mov	w22, #0x5c                  	// #92
  406334:	b	405ca0 <__fxstatat@plt+0x3d50>
  406338:	ldr	w0, [sp, #184]
  40633c:	and	w1, w0, #0x1
  406340:	and	w0, w0, #0x4
  406344:	stp	w1, w0, [sp, #212]
  406348:	cbnz	w20, 4063f4 <__fxstatat@plt+0x44a4>
  40634c:	mov	w0, #0x1                   	// #1
  406350:	str	w0, [sp, #120]
  406354:	cbnz	x23, 4067cc <__fxstatat@plt+0x487c>
  406358:	mov	w0, #0x1                   	// #1
  40635c:	mov	w5, w0
  406360:	mov	w7, w0
  406364:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406368:	add	x0, x0, #0xd80
  40636c:	mov	x12, #0x1                   	// #1
  406370:	mov	w11, #0x0                   	// #0
  406374:	mov	x19, x12
  406378:	mov	w25, #0x0                   	// #0
  40637c:	mov	w10, #0x0                   	// #0
  406380:	str	w5, [sp, #124]
  406384:	str	wzr, [sp, #144]
  406388:	str	x0, [sp, #168]
  40638c:	mov	w0, #0x2                   	// #2
  406390:	str	w0, [sp, #116]
  406394:	str	wzr, [sp, #188]
  406398:	str	xzr, [sp, #192]
  40639c:	str	wzr, [sp, #208]
  4063a0:	b	405740 <__fxstatat@plt+0x37f0>
  4063a4:	ldr	w0, [sp, #184]
  4063a8:	mov	w11, #0x1                   	// #1
  4063ac:	mov	w7, #0x0                   	// #0
  4063b0:	mov	w5, w11
  4063b4:	and	w1, w0, w11
  4063b8:	mov	w25, #0x0                   	// #0
  4063bc:	and	w0, w0, #0x4
  4063c0:	mov	w10, #0x0                   	// #0
  4063c4:	mov	x12, #0x0                   	// #0
  4063c8:	mov	x19, #0x0                   	// #0
  4063cc:	stp	w11, wzr, [sp, #120]
  4063d0:	str	wzr, [sp, #144]
  4063d4:	str	xzr, [sp, #168]
  4063d8:	str	wzr, [sp, #188]
  4063dc:	str	xzr, [sp, #192]
  4063e0:	stp	wzr, w1, [sp, #208]
  4063e4:	str	w0, [sp, #216]
  4063e8:	b	405740 <__fxstatat@plt+0x37f0>
  4063ec:	mov	w5, #0x0                   	// #0
  4063f0:	b	4059cc <__fxstatat@plt+0x3a7c>
  4063f4:	mov	w1, #0x1                   	// #1
  4063f8:	mov	w10, w1
  4063fc:	mov	w7, w1
  406400:	mov	w5, w1
  406404:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406408:	add	x0, x0, #0xd80
  40640c:	str	w1, [sp, #124]
  406410:	str	w1, [sp, #144]
  406414:	str	x0, [sp, #168]
  406418:	mov	w0, #0x2                   	// #2
  40641c:	mov	w11, #0x0                   	// #0
  406420:	mov	w25, #0x0                   	// #0
  406424:	mov	x12, #0x1                   	// #1
  406428:	mov	x19, #0x0                   	// #0
  40642c:	stp	w0, wzr, [sp, #116]
  406430:	str	wzr, [sp, #188]
  406434:	str	xzr, [sp, #192]
  406438:	str	wzr, [sp, #208]
  40643c:	b	405740 <__fxstatat@plt+0x37f0>
  406440:	ldr	w1, [sp, #184]
  406444:	mov	w10, w0
  406448:	mov	w7, w0
  40644c:	mov	w5, w0
  406450:	str	w0, [sp, #124]
  406454:	and	w2, w1, #0x1
  406458:	str	w0, [sp, #144]
  40645c:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406460:	add	x0, x0, #0xd80
  406464:	str	x0, [sp, #168]
  406468:	and	w0, w1, #0x4
  40646c:	str	w2, [sp, #212]
  406470:	str	w0, [sp, #216]
  406474:	b	406418 <__fxstatat@plt+0x44c8>
  406478:	mov	w11, #0x1                   	// #1
  40647c:	mov	x12, #0x1                   	// #1
  406480:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406484:	mov	w5, w11
  406488:	add	x0, x0, #0xd58
  40648c:	mov	x19, x12
  406490:	mov	w7, #0x0                   	// #0
  406494:	mov	w25, #0x0                   	// #0
  406498:	mov	w10, #0x0                   	// #0
  40649c:	stp	w11, wzr, [sp, #120]
  4064a0:	str	wzr, [sp, #144]
  4064a4:	str	x0, [sp, #168]
  4064a8:	str	wzr, [sp, #188]
  4064ac:	str	xzr, [sp, #192]
  4064b0:	str	wzr, [sp, #208]
  4064b4:	b	405740 <__fxstatat@plt+0x37f0>
  4064b8:	ldr	w0, [sp, #184]
  4064bc:	and	w1, w0, #0x1
  4064c0:	and	w0, w0, #0x4
  4064c4:	stp	w1, w0, [sp, #212]
  4064c8:	cbnz	w20, 406788 <__fxstatat@plt+0x4838>
  4064cc:	str	wzr, [sp, #120]
  4064d0:	b	406354 <__fxstatat@plt+0x4404>
  4064d4:	ldrb	w2, [x27, x6]
  4064d8:	cmp	w2, #0x3e
  4064dc:	b.hi	405f48 <__fxstatat@plt+0x3ff8>  // b.pmore
  4064e0:	mov	x1, #0x1                   	// #1
  4064e4:	mov	x0, #0xa38200000000        	// #179778741075968
  4064e8:	movk	x0, #0x7000, lsl #48
  4064ec:	lsl	x1, x1, x2
  4064f0:	mov	w21, #0x0                   	// #0
  4064f4:	tst	x1, x0
  4064f8:	b.eq	405e04 <__fxstatat@plt+0x3eb4>  // b.none
  4064fc:	cbnz	w10, 405d04 <__fxstatat@plt+0x3db4>
  406500:	cmp	x23, x19
  406504:	b.ls	40650c <__fxstatat@plt+0x45bc>  // b.plast
  406508:	strb	w22, [x28, x19]
  40650c:	add	x0, x19, #0x1
  406510:	cmp	x23, x0
  406514:	b.ls	406520 <__fxstatat@plt+0x45d0>  // b.plast
  406518:	mov	w1, #0x22                  	// #34
  40651c:	strb	w1, [x28, x0]
  406520:	add	x0, x19, #0x2
  406524:	cmp	x23, x0
  406528:	b.ls	406534 <__fxstatat@plt+0x45e4>  // b.plast
  40652c:	mov	w1, #0x22                  	// #34
  406530:	strb	w1, [x28, x0]
  406534:	add	x0, x19, #0x3
  406538:	cmp	x23, x0
  40653c:	b.ls	406548 <__fxstatat@plt+0x45f8>  // b.plast
  406540:	mov	w1, #0x3f                  	// #63
  406544:	strb	w1, [x28, x0]
  406548:	add	x19, x19, #0x4
  40654c:	mov	w22, w2
  406550:	mov	x20, x6
  406554:	mov	w0, w25
  406558:	b	405fec <__fxstatat@plt+0x409c>
  40655c:	mov	w0, #0x1                   	// #1
  406560:	mov	w1, w0
  406564:	mov	w11, w1
  406568:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  40656c:	mov	w5, w1
  406570:	add	x0, x0, #0xd58
  406574:	mov	w10, w1
  406578:	mov	w7, #0x0                   	// #0
  40657c:	mov	w25, #0x0                   	// #0
  406580:	mov	x12, #0x1                   	// #1
  406584:	mov	x19, #0x0                   	// #0
  406588:	stp	w1, wzr, [sp, #120]
  40658c:	str	wzr, [sp, #144]
  406590:	str	x0, [sp, #168]
  406594:	str	wzr, [sp, #188]
  406598:	str	xzr, [sp, #192]
  40659c:	str	w1, [sp, #208]
  4065a0:	b	405740 <__fxstatat@plt+0x37f0>
  4065a4:	mov	w5, w11
  4065a8:	cbnz	x20, 406158 <__fxstatat@plt+0x4208>
  4065ac:	b	405e2c <__fxstatat@plt+0x3edc>
  4065b0:	mov	w5, w11
  4065b4:	b	406140 <__fxstatat@plt+0x41f0>
  4065b8:	mov	w5, w11
  4065bc:	b	406314 <__fxstatat@plt+0x43c4>
  4065c0:	mov	w5, w11
  4065c4:	mov	w0, #0x76                  	// #118
  4065c8:	b	405ec8 <__fxstatat@plt+0x3f78>
  4065cc:	mov	w5, w11
  4065d0:	b	406298 <__fxstatat@plt+0x4348>
  4065d4:	ldr	w0, [sp, #116]
  4065d8:	mov	w5, w11
  4065dc:	cmp	w0, #0x2
  4065e0:	b.ne	405e64 <__fxstatat@plt+0x3f14>  // b.any
  4065e4:	b	406188 <__fxstatat@plt+0x4238>
  4065e8:	mov	w5, w11
  4065ec:	mov	w21, w11
  4065f0:	b	405e2c <__fxstatat@plt+0x3edc>
  4065f4:	mov	w5, w11
  4065f8:	b	406304 <__fxstatat@plt+0x43b4>
  4065fc:	mov	w5, w11
  406600:	mov	w0, #0x74                  	// #116
  406604:	b	405ec0 <__fxstatat@plt+0x3f70>
  406608:	mov	w5, w11
  40660c:	b	405f58 <__fxstatat@plt+0x4008>
  406610:	ldr	w0, [sp, #116]
  406614:	mov	w5, w11
  406618:	cmp	w0, #0x2
  40661c:	b.ne	405eac <__fxstatat@plt+0x3f5c>  // b.any
  406620:	b	405c28 <__fxstatat@plt+0x3cd8>
  406624:	ldr	x0, [sp, #200]
  406628:	ldrb	w0, [x0]
  40662c:	cbz	w0, 4056e4 <__fxstatat@plt+0x3794>
  406630:	cmp	x23, x19
  406634:	b.ls	406654 <__fxstatat@plt+0x4704>  // b.plast
  406638:	strb	w0, [x28, x19]
  40663c:	add	x19, x19, #0x1
  406640:	ldr	x0, [sp, #200]
  406644:	ldrb	w0, [x0, x19]
  406648:	cbz	w0, 4056e4 <__fxstatat@plt+0x3794>
  40664c:	cmp	x23, x19
  406650:	b.hi	406638 <__fxstatat@plt+0x46e8>  // b.pmore
  406654:	ldr	x0, [sp, #200]
  406658:	add	x19, x19, #0x1
  40665c:	ldrb	w0, [x0, x19]
  406660:	cbnz	w0, 406630 <__fxstatat@plt+0x46e0>
  406664:	b	4056e4 <__fxstatat@plt+0x3794>
  406668:	mov	x8, x21
  40666c:	ldr	w1, [sp, #120]
  406670:	ldr	w10, [sp, #136]
  406674:	mov	w21, #0x0                   	// #0
  406678:	ldp	w25, w5, [sp, #148]
  40667c:	ldp	w7, w11, [sp, #156]
  406680:	ldr	w22, [sp, #220]
  406684:	ldr	x12, [sp, #128]
  406688:	ldp	x19, x4, [sp, #224]
  40668c:	b	405900 <__fxstatat@plt+0x39b0>
  406690:	ldr	w5, [sp, #124]
  406694:	mov	w0, w25
  406698:	mov	w21, w5
  40669c:	b	405e1c <__fxstatat@plt+0x3ecc>
  4066a0:	mov	x9, x25
  4066a4:	cmp	x25, x24
  4066a8:	ldr	w10, [sp, #136]
  4066ac:	mov	x8, x21
  4066b0:	ldp	w25, w5, [sp, #148]
  4066b4:	ldp	w7, w11, [sp, #156]
  4066b8:	ldr	w22, [sp, #220]
  4066bc:	ldr	x12, [sp, #128]
  4066c0:	ldp	x19, x4, [sp, #224]
  4066c4:	b.cc	4066dc <__fxstatat@plt+0x478c>  // b.lo, b.ul, b.last
  4066c8:	b	4066e4 <__fxstatat@plt+0x4794>
  4066cc:	add	x8, x8, #0x1
  4066d0:	add	x9, x20, x8
  4066d4:	cmp	x24, x9
  4066d8:	b.ls	4066e4 <__fxstatat@plt+0x4794>  // b.plast
  4066dc:	ldrb	w0, [x27, x9]
  4066e0:	cbnz	w0, 4066cc <__fxstatat@plt+0x477c>
  4066e4:	ldr	w1, [sp, #120]
  4066e8:	mov	w21, #0x0                   	// #0
  4066ec:	b	405900 <__fxstatat@plt+0x39b0>
  4066f0:	mov	w7, w10
  4066f4:	ldr	x0, [sp, #168]
  4066f8:	cmp	x0, #0x0
  4066fc:	ccmp	w7, #0x0, #0x4, ne  // ne = any
  406700:	b.eq	406728 <__fxstatat@plt+0x47d8>  // b.none
  406704:	ldrb	w1, [x0]
  406708:	cbz	w1, 406728 <__fxstatat@plt+0x47d8>
  40670c:	sub	x0, x0, x19
  406710:	cmp	x23, x19
  406714:	b.ls	406738 <__fxstatat@plt+0x47e8>  // b.plast
  406718:	strb	w1, [x28, x19]
  40671c:	add	x19, x19, #0x1
  406720:	ldrb	w1, [x0, x19]
  406724:	cbnz	w1, 406710 <__fxstatat@plt+0x47c0>
  406728:	cmp	x23, x19
  40672c:	b.ls	405d38 <__fxstatat@plt+0x3de8>  // b.plast
  406730:	strb	wzr, [x28, x19]
  406734:	b	405d38 <__fxstatat@plt+0x3de8>
  406738:	add	x19, x19, #0x1
  40673c:	ldrb	w1, [x0, x19]
  406740:	cbnz	w1, 406710 <__fxstatat@plt+0x47c0>
  406744:	b	406728 <__fxstatat@plt+0x47d8>
  406748:	ldr	w7, [sp, #188]
  40674c:	b	4066f4 <__fxstatat@plt+0x47a4>
  406750:	ldp	x1, x7, [sp, #192]
  406754:	mov	x6, x4
  406758:	ldr	w5, [sp, #184]
  40675c:	mov	x3, x24
  406760:	ldr	x0, [sp, #256]
  406764:	str	x0, [sp]
  406768:	mov	x2, x27
  40676c:	mov	x0, x28
  406770:	mov	w4, #0x5                   	// #5
  406774:	bl	405648 <__fxstatat@plt+0x36f8>
  406778:	mov	x19, x0
  40677c:	b	405d38 <__fxstatat@plt+0x3de8>
  406780:	ldr	x23, [sp, #192]
  406784:	b	405c7c <__fxstatat@plt+0x3d2c>
  406788:	mov	w1, #0x1                   	// #1
  40678c:	adrp	x0, 40d000 <__fxstatat@plt+0xb0b0>
  406790:	mov	w10, w1
  406794:	add	x0, x0, #0xd80
  406798:	mov	w7, w1
  40679c:	mov	w5, w1
  4067a0:	mov	w11, #0x0                   	// #0
  4067a4:	mov	w25, #0x0                   	// #0
  4067a8:	mov	x12, #0x1                   	// #1
  4067ac:	mov	x19, #0x0                   	// #0
  4067b0:	stp	wzr, w1, [sp, #120]
  4067b4:	str	w1, [sp, #144]
  4067b8:	str	x0, [sp, #168]
  4067bc:	str	wzr, [sp, #188]
  4067c0:	str	xzr, [sp, #192]
  4067c4:	str	wzr, [sp, #208]
  4067c8:	b	405740 <__fxstatat@plt+0x37f0>
  4067cc:	mov	w25, #0x0                   	// #0
  4067d0:	mov	w0, #0x0                   	// #0
  4067d4:	mov	w5, #0x1                   	// #1
  4067d8:	mov	x1, #0x0                   	// #0
  4067dc:	str	x23, [sp, #192]
  4067e0:	b	405b0c <__fxstatat@plt+0x3bbc>
  4067e4:	bl	401d10 <abort@plt>
  4067e8:	sub	sp, sp, #0x80
  4067ec:	stp	x29, x30, [sp, #16]
  4067f0:	add	x29, sp, #0x10
  4067f4:	stp	x19, x20, [sp, #32]
  4067f8:	mov	w19, w0
  4067fc:	mov	x20, x3
  406800:	stp	x21, x22, [sp, #48]
  406804:	stp	x23, x24, [sp, #64]
  406808:	mov	x23, x1
  40680c:	mov	x24, x2
  406810:	stp	x25, x26, [sp, #80]
  406814:	stp	x27, x28, [sp, #96]
  406818:	bl	401f00 <__errno_location@plt>
  40681c:	mov	x22, x0
  406820:	ldr	w0, [x0]
  406824:	adrp	x27, 421000 <__fxstatat@plt+0x1f0b0>
  406828:	str	w0, [sp, #116]
  40682c:	ldr	x21, [x27, #680]
  406830:	tbnz	w19, #31, 406988 <__fxstatat@plt+0x4a38>
  406834:	add	x26, x27, #0x2a8
  406838:	ldr	w0, [x26, #8]
  40683c:	cmp	w0, w19
  406840:	b.gt	406890 <__fxstatat@plt+0x4940>
  406844:	mov	w0, #0x7fffffff            	// #2147483647
  406848:	cmp	w19, w0
  40684c:	b.eq	406984 <__fxstatat@plt+0x4a34>  // b.none
  406850:	add	w28, w19, #0x1
  406854:	add	x0, x26, #0x10
  406858:	cmp	x21, x0
  40685c:	sbfiz	x1, x28, #4, #32
  406860:	b.eq	406968 <__fxstatat@plt+0x4a18>  // b.none
  406864:	mov	x0, x21
  406868:	bl	40a070 <__fxstatat@plt+0x8120>
  40686c:	mov	x21, x0
  406870:	str	x0, [x27, #680]
  406874:	ldr	w0, [x26, #8]
  406878:	mov	w1, #0x0                   	// #0
  40687c:	sub	w2, w28, w0
  406880:	add	x0, x21, w0, sxtw #4
  406884:	sbfiz	x2, x2, #4, #32
  406888:	bl	401c60 <memset@plt>
  40688c:	str	w28, [x26, #8]
  406890:	sbfiz	x19, x19, #4, #32
  406894:	add	x26, x20, #0x8
  406898:	add	x0, x21, x19
  40689c:	str	x0, [sp, #120]
  4068a0:	ldp	w4, w5, [x20]
  4068a4:	mov	x6, x26
  4068a8:	ldr	x7, [x20, #40]
  4068ac:	orr	w25, w5, #0x1
  4068b0:	ldr	x27, [x21, x19]
  4068b4:	mov	x3, x24
  4068b8:	ldr	x28, [x0, #8]
  4068bc:	mov	x1, x27
  4068c0:	ldr	x0, [x20, #48]
  4068c4:	str	x0, [sp]
  4068c8:	mov	x2, x23
  4068cc:	mov	w5, w25
  4068d0:	mov	x0, x28
  4068d4:	bl	405648 <__fxstatat@plt+0x36f8>
  4068d8:	cmp	x27, x0
  4068dc:	b.hi	40693c <__fxstatat@plt+0x49ec>  // b.pmore
  4068e0:	add	x27, x0, #0x1
  4068e4:	str	x27, [x21, x19]
  4068e8:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4068ec:	add	x0, x0, #0x360
  4068f0:	cmp	x28, x0
  4068f4:	b.eq	406900 <__fxstatat@plt+0x49b0>  // b.none
  4068f8:	mov	x0, x28
  4068fc:	bl	401dc0 <free@plt>
  406900:	mov	x0, x27
  406904:	bl	40a040 <__fxstatat@plt+0x80f0>
  406908:	ldr	x1, [sp, #120]
  40690c:	mov	x28, x0
  406910:	ldr	w4, [x20]
  406914:	mov	x6, x26
  406918:	ldr	x7, [x20, #40]
  40691c:	str	x0, [x1, #8]
  406920:	ldr	x1, [x20, #48]
  406924:	str	x1, [sp]
  406928:	mov	w5, w25
  40692c:	mov	x3, x24
  406930:	mov	x2, x23
  406934:	mov	x1, x27
  406938:	bl	405648 <__fxstatat@plt+0x36f8>
  40693c:	ldr	w0, [sp, #116]
  406940:	ldp	x29, x30, [sp, #16]
  406944:	ldp	x19, x20, [sp, #32]
  406948:	ldp	x23, x24, [sp, #64]
  40694c:	ldp	x25, x26, [sp, #80]
  406950:	str	w0, [x22]
  406954:	mov	x0, x28
  406958:	ldp	x21, x22, [sp, #48]
  40695c:	ldp	x27, x28, [sp, #96]
  406960:	add	sp, sp, #0x80
  406964:	ret
  406968:	mov	x0, #0x0                   	// #0
  40696c:	bl	40a070 <__fxstatat@plt+0x8120>
  406970:	mov	x21, x0
  406974:	str	x0, [x27, #680]
  406978:	ldp	x0, x1, [x26, #16]
  40697c:	stp	x0, x1, [x21]
  406980:	b	406874 <__fxstatat@plt+0x4924>
  406984:	bl	40a208 <__fxstatat@plt+0x82b8>
  406988:	bl	401d10 <abort@plt>
  40698c:	nop
  406990:	stp	x29, x30, [sp, #-48]!
  406994:	mov	x29, sp
  406998:	stp	x19, x20, [sp, #16]
  40699c:	mov	x20, x0
  4069a0:	str	x21, [sp, #32]
  4069a4:	bl	401f00 <__errno_location@plt>
  4069a8:	adrp	x2, 421000 <__fxstatat@plt+0x1f0b0>
  4069ac:	mov	x19, x0
  4069b0:	add	x2, x2, #0x360
  4069b4:	cmp	x20, #0x0
  4069b8:	add	x2, x2, #0x100
  4069bc:	mov	x1, #0x38                  	// #56
  4069c0:	ldr	w21, [x19]
  4069c4:	csel	x0, x2, x20, eq  // eq = none
  4069c8:	bl	40a188 <__fxstatat@plt+0x8238>
  4069cc:	str	w21, [x19]
  4069d0:	ldp	x19, x20, [sp, #16]
  4069d4:	ldr	x21, [sp, #32]
  4069d8:	ldp	x29, x30, [sp], #48
  4069dc:	ret
  4069e0:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  4069e4:	add	x1, x1, #0x360
  4069e8:	cmp	x0, #0x0
  4069ec:	add	x1, x1, #0x100
  4069f0:	csel	x0, x1, x0, eq  // eq = none
  4069f4:	ldr	w0, [x0]
  4069f8:	ret
  4069fc:	nop
  406a00:	adrp	x2, 421000 <__fxstatat@plt+0x1f0b0>
  406a04:	add	x2, x2, #0x360
  406a08:	cmp	x0, #0x0
  406a0c:	add	x2, x2, #0x100
  406a10:	csel	x0, x2, x0, eq  // eq = none
  406a14:	str	w1, [x0]
  406a18:	ret
  406a1c:	nop
  406a20:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  406a24:	add	x3, x3, #0x360
  406a28:	cmp	x0, #0x0
  406a2c:	add	x3, x3, #0x100
  406a30:	csel	x0, x3, x0, eq  // eq = none
  406a34:	ubfx	x4, x1, #5, #3
  406a38:	add	x3, x0, #0x8
  406a3c:	and	w1, w1, #0x1f
  406a40:	ldr	w5, [x3, x4, lsl #2]
  406a44:	lsr	w0, w5, w1
  406a48:	eor	w2, w0, w2
  406a4c:	and	w2, w2, #0x1
  406a50:	and	w0, w0, #0x1
  406a54:	lsl	w2, w2, w1
  406a58:	eor	w2, w2, w5
  406a5c:	str	w2, [x3, x4, lsl #2]
  406a60:	ret
  406a64:	nop
  406a68:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  406a6c:	add	x3, x3, #0x360
  406a70:	cmp	x0, #0x0
  406a74:	add	x3, x3, #0x100
  406a78:	csel	x2, x3, x0, eq  // eq = none
  406a7c:	ldr	w0, [x2, #4]
  406a80:	str	w1, [x2, #4]
  406a84:	ret
  406a88:	adrp	x3, 421000 <__fxstatat@plt+0x1f0b0>
  406a8c:	add	x3, x3, #0x360
  406a90:	cmp	x0, #0x0
  406a94:	add	x3, x3, #0x100
  406a98:	csel	x0, x3, x0, eq  // eq = none
  406a9c:	mov	w3, #0xa                   	// #10
  406aa0:	cmp	x1, #0x0
  406aa4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406aa8:	str	w3, [x0]
  406aac:	b.eq	406ab8 <__fxstatat@plt+0x4b68>  // b.none
  406ab0:	stp	x1, x2, [x0, #40]
  406ab4:	ret
  406ab8:	stp	x29, x30, [sp, #-16]!
  406abc:	mov	x29, sp
  406ac0:	bl	401d10 <abort@plt>
  406ac4:	nop
  406ac8:	sub	sp, sp, #0x50
  406acc:	adrp	x5, 421000 <__fxstatat@plt+0x1f0b0>
  406ad0:	stp	x29, x30, [sp, #16]
  406ad4:	add	x29, sp, #0x10
  406ad8:	stp	x19, x20, [sp, #32]
  406adc:	mov	x19, x4
  406ae0:	add	x4, x5, #0x360
  406ae4:	cmp	x19, #0x0
  406ae8:	add	x4, x4, #0x100
  406aec:	csel	x19, x4, x19, eq  // eq = none
  406af0:	mov	x20, x3
  406af4:	stp	x21, x22, [sp, #48]
  406af8:	mov	x21, x0
  406afc:	mov	x22, x1
  406b00:	str	x23, [sp, #64]
  406b04:	mov	x23, x2
  406b08:	bl	401f00 <__errno_location@plt>
  406b0c:	ldp	x7, x8, [x19, #40]
  406b10:	mov	x3, x20
  406b14:	mov	x20, x0
  406b18:	mov	x0, x21
  406b1c:	ldp	w4, w5, [x19]
  406b20:	mov	x2, x23
  406b24:	ldr	w21, [x20]
  406b28:	mov	x1, x22
  406b2c:	str	x8, [sp]
  406b30:	add	x6, x19, #0x8
  406b34:	bl	405648 <__fxstatat@plt+0x36f8>
  406b38:	ldp	x29, x30, [sp, #16]
  406b3c:	ldr	x23, [sp, #64]
  406b40:	str	w21, [x20]
  406b44:	ldp	x19, x20, [sp, #32]
  406b48:	ldp	x21, x22, [sp, #48]
  406b4c:	add	sp, sp, #0x50
  406b50:	ret
  406b54:	nop
  406b58:	sub	sp, sp, #0x60
  406b5c:	adrp	x4, 421000 <__fxstatat@plt+0x1f0b0>
  406b60:	add	x4, x4, #0x360
  406b64:	cmp	x2, #0x0
  406b68:	add	x4, x4, #0x100
  406b6c:	stp	x29, x30, [sp, #16]
  406b70:	add	x29, sp, #0x10
  406b74:	stp	x19, x20, [sp, #32]
  406b78:	csel	x19, x4, x2, eq  // eq = none
  406b7c:	stp	x21, x22, [sp, #48]
  406b80:	mov	x22, x0
  406b84:	stp	x23, x24, [sp, #64]
  406b88:	mov	x23, x1
  406b8c:	stp	x25, x26, [sp, #80]
  406b90:	bl	401f00 <__errno_location@plt>
  406b94:	ldr	w26, [x0]
  406b98:	ldp	w4, w24, [x19]
  406b9c:	mov	x20, x0
  406ba0:	ldp	x7, x0, [x19, #40]
  406ba4:	add	x25, x19, #0x8
  406ba8:	orr	w24, w24, #0x1
  406bac:	mov	x6, x25
  406bb0:	mov	x3, x23
  406bb4:	mov	x2, x22
  406bb8:	mov	w5, w24
  406bbc:	str	x0, [sp]
  406bc0:	mov	x1, #0x0                   	// #0
  406bc4:	mov	x0, #0x0                   	// #0
  406bc8:	bl	405648 <__fxstatat@plt+0x36f8>
  406bcc:	add	x21, x0, #0x1
  406bd0:	mov	x0, x21
  406bd4:	bl	40a040 <__fxstatat@plt+0x80f0>
  406bd8:	ldp	x7, x1, [x19, #40]
  406bdc:	mov	w5, w24
  406be0:	ldr	w4, [x19]
  406be4:	mov	x6, x25
  406be8:	str	x1, [sp]
  406bec:	mov	x3, x23
  406bf0:	mov	x2, x22
  406bf4:	mov	x19, x0
  406bf8:	mov	x1, x21
  406bfc:	bl	405648 <__fxstatat@plt+0x36f8>
  406c00:	mov	x0, x19
  406c04:	ldp	x29, x30, [sp, #16]
  406c08:	ldp	x21, x22, [sp, #48]
  406c0c:	ldp	x23, x24, [sp, #64]
  406c10:	str	w26, [x20]
  406c14:	ldp	x19, x20, [sp, #32]
  406c18:	ldp	x25, x26, [sp, #80]
  406c1c:	add	sp, sp, #0x60
  406c20:	ret
  406c24:	nop
  406c28:	sub	sp, sp, #0x70
  406c2c:	adrp	x4, 421000 <__fxstatat@plt+0x1f0b0>
  406c30:	add	x4, x4, #0x360
  406c34:	cmp	x3, #0x0
  406c38:	add	x4, x4, #0x100
  406c3c:	stp	x29, x30, [sp, #16]
  406c40:	add	x29, sp, #0x10
  406c44:	stp	x19, x20, [sp, #32]
  406c48:	csel	x19, x4, x3, eq  // eq = none
  406c4c:	mov	x20, x2
  406c50:	stp	x21, x22, [sp, #48]
  406c54:	mov	x22, x0
  406c58:	stp	x23, x24, [sp, #64]
  406c5c:	mov	x23, x1
  406c60:	stp	x25, x26, [sp, #80]
  406c64:	stp	x27, x28, [sp, #96]
  406c68:	bl	401f00 <__errno_location@plt>
  406c6c:	ldr	w28, [x0]
  406c70:	ldp	w4, w5, [x19]
  406c74:	mov	x21, x0
  406c78:	ldp	x7, x0, [x19, #40]
  406c7c:	cmp	x20, #0x0
  406c80:	cset	w24, eq  // eq = none
  406c84:	add	x27, x19, #0x8
  406c88:	orr	w24, w24, w5
  406c8c:	mov	x6, x27
  406c90:	mov	x3, x23
  406c94:	mov	x2, x22
  406c98:	mov	w5, w24
  406c9c:	str	x0, [sp]
  406ca0:	mov	x1, #0x0                   	// #0
  406ca4:	mov	x0, #0x0                   	// #0
  406ca8:	bl	405648 <__fxstatat@plt+0x36f8>
  406cac:	add	x26, x0, #0x1
  406cb0:	mov	x25, x0
  406cb4:	mov	x0, x26
  406cb8:	bl	40a040 <__fxstatat@plt+0x80f0>
  406cbc:	ldp	x7, x1, [x19, #40]
  406cc0:	mov	w5, w24
  406cc4:	ldr	w4, [x19]
  406cc8:	mov	x6, x27
  406ccc:	str	x1, [sp]
  406cd0:	mov	x3, x23
  406cd4:	mov	x2, x22
  406cd8:	mov	x19, x0
  406cdc:	mov	x1, x26
  406ce0:	bl	405648 <__fxstatat@plt+0x36f8>
  406ce4:	str	w28, [x21]
  406ce8:	cbz	x20, 406cf0 <__fxstatat@plt+0x4da0>
  406cec:	str	x25, [x20]
  406cf0:	mov	x0, x19
  406cf4:	ldp	x29, x30, [sp, #16]
  406cf8:	ldp	x19, x20, [sp, #32]
  406cfc:	ldp	x21, x22, [sp, #48]
  406d00:	ldp	x23, x24, [sp, #64]
  406d04:	ldp	x25, x26, [sp, #80]
  406d08:	ldp	x27, x28, [sp, #96]
  406d0c:	add	sp, sp, #0x70
  406d10:	ret
  406d14:	nop
  406d18:	stp	x29, x30, [sp, #-64]!
  406d1c:	mov	x29, sp
  406d20:	stp	x21, x22, [sp, #32]
  406d24:	str	x23, [sp, #48]
  406d28:	adrp	x23, 421000 <__fxstatat@plt+0x1f0b0>
  406d2c:	add	x22, x23, #0x2a8
  406d30:	stp	x19, x20, [sp, #16]
  406d34:	ldr	x21, [x23, #680]
  406d38:	ldr	w20, [x22, #8]
  406d3c:	cmp	w20, #0x1
  406d40:	b.le	406d68 <__fxstatat@plt+0x4e18>
  406d44:	sub	w0, w20, #0x2
  406d48:	add	x20, x21, #0x28
  406d4c:	add	x19, x21, #0x18
  406d50:	add	x20, x20, w0, uxtw #4
  406d54:	nop
  406d58:	ldr	x0, [x19], #16
  406d5c:	bl	401dc0 <free@plt>
  406d60:	cmp	x19, x20
  406d64:	b.ne	406d58 <__fxstatat@plt+0x4e08>  // b.any
  406d68:	ldr	x0, [x21, #8]
  406d6c:	adrp	x19, 421000 <__fxstatat@plt+0x1f0b0>
  406d70:	add	x19, x19, #0x360
  406d74:	cmp	x0, x19
  406d78:	b.eq	406d88 <__fxstatat@plt+0x4e38>  // b.none
  406d7c:	bl	401dc0 <free@plt>
  406d80:	mov	x0, #0x100                 	// #256
  406d84:	stp	x0, x19, [x22, #16]
  406d88:	add	x19, x22, #0x10
  406d8c:	cmp	x21, x19
  406d90:	b.eq	406da0 <__fxstatat@plt+0x4e50>  // b.none
  406d94:	mov	x0, x21
  406d98:	bl	401dc0 <free@plt>
  406d9c:	str	x19, [x23, #680]
  406da0:	mov	w0, #0x1                   	// #1
  406da4:	str	w0, [x22, #8]
  406da8:	ldp	x19, x20, [sp, #16]
  406dac:	ldp	x21, x22, [sp, #32]
  406db0:	ldr	x23, [sp, #48]
  406db4:	ldp	x29, x30, [sp], #64
  406db8:	ret
  406dbc:	nop
  406dc0:	sub	sp, sp, #0x70
  406dc4:	stp	x29, x30, [sp, #16]
  406dc8:	add	x29, sp, #0x10
  406dcc:	stp	x21, x22, [sp, #48]
  406dd0:	adrp	x22, 421000 <__fxstatat@plt+0x1f0b0>
  406dd4:	stp	x19, x20, [sp, #32]
  406dd8:	mov	w19, w0
  406ddc:	stp	x23, x24, [sp, #64]
  406de0:	mov	x24, x1
  406de4:	stp	x25, x26, [sp, #80]
  406de8:	stp	x27, x28, [sp, #96]
  406dec:	bl	401f00 <__errno_location@plt>
  406df0:	ldr	w25, [x0]
  406df4:	ldr	x20, [x22, #680]
  406df8:	tbnz	w19, #31, 406f40 <__fxstatat@plt+0x4ff0>
  406dfc:	add	x21, x22, #0x2a8
  406e00:	mov	x23, x0
  406e04:	ldr	w0, [x21, #8]
  406e08:	cmp	w19, w0
  406e0c:	b.lt	406e5c <__fxstatat@plt+0x4f0c>  // b.tstop
  406e10:	mov	w0, #0x7fffffff            	// #2147483647
  406e14:	cmp	w19, w0
  406e18:	b.eq	406f3c <__fxstatat@plt+0x4fec>  // b.none
  406e1c:	add	w26, w19, #0x1
  406e20:	add	x0, x21, #0x10
  406e24:	cmp	x20, x0
  406e28:	sbfiz	x1, x26, #4, #32
  406e2c:	b.eq	406f20 <__fxstatat@plt+0x4fd0>  // b.none
  406e30:	mov	x0, x20
  406e34:	bl	40a070 <__fxstatat@plt+0x8120>
  406e38:	mov	x20, x0
  406e3c:	str	x0, [x22, #680]
  406e40:	ldr	w0, [x21, #8]
  406e44:	mov	w1, #0x0                   	// #0
  406e48:	sub	w2, w26, w0
  406e4c:	add	x0, x20, w0, sxtw #4
  406e50:	sbfiz	x2, x2, #4, #32
  406e54:	bl	401c60 <memset@plt>
  406e58:	str	w26, [x21, #8]
  406e5c:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  406e60:	add	x21, x21, #0x360
  406e64:	sbfiz	x19, x19, #4, #32
  406e68:	add	x6, x21, #0x108
  406e6c:	add	x26, x20, x19
  406e70:	mov	x2, x24
  406e74:	ldp	x7, x0, [x21, #296]
  406e78:	mov	x3, #0xffffffffffffffff    	// #-1
  406e7c:	ldr	w4, [x21, #256]
  406e80:	ldr	w28, [x21, #260]
  406e84:	ldr	x22, [x20, x19]
  406e88:	orr	w28, w28, #0x1
  406e8c:	ldr	x27, [x26, #8]
  406e90:	str	x0, [sp]
  406e94:	mov	x1, x22
  406e98:	mov	w5, w28
  406e9c:	mov	x0, x27
  406ea0:	bl	405648 <__fxstatat@plt+0x36f8>
  406ea4:	cmp	x22, x0
  406ea8:	b.hi	406ef8 <__fxstatat@plt+0x4fa8>  // b.pmore
  406eac:	add	x22, x0, #0x1
  406eb0:	str	x22, [x20, x19]
  406eb4:	cmp	x27, x21
  406eb8:	b.eq	406ec4 <__fxstatat@plt+0x4f74>  // b.none
  406ebc:	mov	x0, x27
  406ec0:	bl	401dc0 <free@plt>
  406ec4:	mov	x0, x22
  406ec8:	bl	40a040 <__fxstatat@plt+0x80f0>
  406ecc:	ldp	x7, x1, [x21, #296]
  406ed0:	str	x0, [x26, #8]
  406ed4:	ldr	w4, [x21, #256]
  406ed8:	mov	x27, x0
  406edc:	str	x1, [sp]
  406ee0:	mov	w5, w28
  406ee4:	mov	x2, x24
  406ee8:	add	x6, x21, #0x108
  406eec:	mov	x1, x22
  406ef0:	mov	x3, #0xffffffffffffffff    	// #-1
  406ef4:	bl	405648 <__fxstatat@plt+0x36f8>
  406ef8:	mov	x0, x27
  406efc:	ldp	x29, x30, [sp, #16]
  406f00:	ldp	x19, x20, [sp, #32]
  406f04:	ldp	x21, x22, [sp, #48]
  406f08:	ldp	x27, x28, [sp, #96]
  406f0c:	str	w25, [x23]
  406f10:	ldp	x23, x24, [sp, #64]
  406f14:	ldp	x25, x26, [sp, #80]
  406f18:	add	sp, sp, #0x70
  406f1c:	ret
  406f20:	mov	x0, #0x0                   	// #0
  406f24:	bl	40a070 <__fxstatat@plt+0x8120>
  406f28:	mov	x20, x0
  406f2c:	str	x0, [x22, #680]
  406f30:	ldp	x0, x1, [x21, #16]
  406f34:	stp	x0, x1, [x20]
  406f38:	b	406e40 <__fxstatat@plt+0x4ef0>
  406f3c:	bl	40a208 <__fxstatat@plt+0x82b8>
  406f40:	bl	401d10 <abort@plt>
  406f44:	nop
  406f48:	sub	sp, sp, #0x80
  406f4c:	stp	x29, x30, [sp, #16]
  406f50:	add	x29, sp, #0x10
  406f54:	stp	x19, x20, [sp, #32]
  406f58:	mov	w19, w0
  406f5c:	stp	x21, x22, [sp, #48]
  406f60:	stp	x23, x24, [sp, #64]
  406f64:	mov	x23, x1
  406f68:	mov	x24, x2
  406f6c:	stp	x25, x26, [sp, #80]
  406f70:	adrp	x26, 421000 <__fxstatat@plt+0x1f0b0>
  406f74:	stp	x27, x28, [sp, #96]
  406f78:	bl	401f00 <__errno_location@plt>
  406f7c:	mov	x22, x0
  406f80:	ldr	w0, [x0]
  406f84:	str	w0, [sp, #124]
  406f88:	ldr	x20, [x26, #680]
  406f8c:	tbnz	w19, #31, 4070d4 <__fxstatat@plt+0x5184>
  406f90:	add	x21, x26, #0x2a8
  406f94:	ldr	w0, [x21, #8]
  406f98:	cmp	w19, w0
  406f9c:	b.lt	406fec <__fxstatat@plt+0x509c>  // b.tstop
  406fa0:	mov	w0, #0x7fffffff            	// #2147483647
  406fa4:	cmp	w19, w0
  406fa8:	b.eq	4070d0 <__fxstatat@plt+0x5180>  // b.none
  406fac:	add	w27, w19, #0x1
  406fb0:	add	x0, x21, #0x10
  406fb4:	cmp	x20, x0
  406fb8:	sbfiz	x1, x27, #4, #32
  406fbc:	b.eq	4070b4 <__fxstatat@plt+0x5164>  // b.none
  406fc0:	mov	x0, x20
  406fc4:	bl	40a070 <__fxstatat@plt+0x8120>
  406fc8:	mov	x20, x0
  406fcc:	str	x0, [x26, #680]
  406fd0:	ldr	w0, [x21, #8]
  406fd4:	mov	w1, #0x0                   	// #0
  406fd8:	sub	w2, w27, w0
  406fdc:	add	x0, x20, w0, sxtw #4
  406fe0:	sbfiz	x2, x2, #4, #32
  406fe4:	bl	401c60 <memset@plt>
  406fe8:	str	w27, [x21, #8]
  406fec:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  406ff0:	add	x21, x21, #0x360
  406ff4:	sbfiz	x19, x19, #4, #32
  406ff8:	add	x6, x21, #0x108
  406ffc:	add	x26, x20, x19
  407000:	mov	x3, x24
  407004:	ldp	x7, x0, [x21, #296]
  407008:	mov	x2, x23
  40700c:	ldr	w4, [x21, #256]
  407010:	ldr	w5, [x21, #260]
  407014:	ldr	x27, [x20, x19]
  407018:	orr	w25, w5, #0x1
  40701c:	ldr	x28, [x26, #8]
  407020:	str	x0, [sp]
  407024:	mov	x1, x27
  407028:	mov	w5, w25
  40702c:	mov	x0, x28
  407030:	bl	405648 <__fxstatat@plt+0x36f8>
  407034:	cmp	x27, x0
  407038:	b.hi	407088 <__fxstatat@plt+0x5138>  // b.pmore
  40703c:	add	x27, x0, #0x1
  407040:	str	x27, [x20, x19]
  407044:	cmp	x28, x21
  407048:	b.eq	407054 <__fxstatat@plt+0x5104>  // b.none
  40704c:	mov	x0, x28
  407050:	bl	401dc0 <free@plt>
  407054:	mov	x0, x27
  407058:	bl	40a040 <__fxstatat@plt+0x80f0>
  40705c:	ldp	x7, x1, [x21, #296]
  407060:	str	x0, [x26, #8]
  407064:	ldr	w4, [x21, #256]
  407068:	mov	x28, x0
  40706c:	str	x1, [sp]
  407070:	mov	w5, w25
  407074:	mov	x3, x24
  407078:	mov	x2, x23
  40707c:	add	x6, x21, #0x108
  407080:	mov	x1, x27
  407084:	bl	405648 <__fxstatat@plt+0x36f8>
  407088:	ldr	w0, [sp, #124]
  40708c:	ldp	x29, x30, [sp, #16]
  407090:	ldp	x19, x20, [sp, #32]
  407094:	ldp	x23, x24, [sp, #64]
  407098:	ldp	x25, x26, [sp, #80]
  40709c:	str	w0, [x22]
  4070a0:	mov	x0, x28
  4070a4:	ldp	x21, x22, [sp, #48]
  4070a8:	ldp	x27, x28, [sp, #96]
  4070ac:	add	sp, sp, #0x80
  4070b0:	ret
  4070b4:	mov	x0, #0x0                   	// #0
  4070b8:	bl	40a070 <__fxstatat@plt+0x8120>
  4070bc:	mov	x20, x0
  4070c0:	str	x0, [x26, #680]
  4070c4:	ldp	x0, x1, [x21, #16]
  4070c8:	stp	x0, x1, [x20]
  4070cc:	b	406fd0 <__fxstatat@plt+0x5080>
  4070d0:	bl	40a208 <__fxstatat@plt+0x82b8>
  4070d4:	bl	401d10 <abort@plt>
  4070d8:	sub	sp, sp, #0x60
  4070dc:	stp	x29, x30, [sp, #16]
  4070e0:	add	x29, sp, #0x10
  4070e4:	stp	x19, x20, [sp, #32]
  4070e8:	stp	x21, x22, [sp, #48]
  4070ec:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  4070f0:	add	x20, x21, #0x2a8
  4070f4:	stp	x23, x24, [sp, #64]
  4070f8:	mov	x24, x0
  4070fc:	stp	x25, x26, [sp, #80]
  407100:	bl	401f00 <__errno_location@plt>
  407104:	mov	x23, x0
  407108:	ldr	w0, [x20, #8]
  40710c:	ldr	x19, [x21, #680]
  407110:	cmp	w0, #0x0
  407114:	ldr	w25, [x23]
  407118:	b.gt	40715c <__fxstatat@plt+0x520c>
  40711c:	add	x0, x20, #0x10
  407120:	cmp	x19, x0
  407124:	b.eq	407210 <__fxstatat@plt+0x52c0>  // b.none
  407128:	mov	x0, x19
  40712c:	mov	x1, #0x10                  	// #16
  407130:	bl	40a070 <__fxstatat@plt+0x8120>
  407134:	mov	x19, x0
  407138:	str	x0, [x21, #680]
  40713c:	ldr	w0, [x20, #8]
  407140:	mov	w21, #0x1                   	// #1
  407144:	mov	w1, #0x0                   	// #0
  407148:	sub	w2, w21, w0
  40714c:	add	x0, x19, w0, sxtw #4
  407150:	sbfiz	x2, x2, #4, #32
  407154:	bl	401c60 <memset@plt>
  407158:	str	w21, [x20, #8]
  40715c:	adrp	x20, 421000 <__fxstatat@plt+0x1f0b0>
  407160:	add	x20, x20, #0x360
  407164:	ldp	x21, x22, [x19]
  407168:	add	x6, x20, #0x108
  40716c:	ldp	x7, x0, [x20, #296]
  407170:	mov	x2, x24
  407174:	ldr	w4, [x20, #256]
  407178:	mov	x3, #0xffffffffffffffff    	// #-1
  40717c:	ldr	w26, [x20, #260]
  407180:	str	x0, [sp]
  407184:	mov	x1, x21
  407188:	orr	w26, w26, #0x1
  40718c:	mov	x0, x22
  407190:	mov	w5, w26
  407194:	bl	405648 <__fxstatat@plt+0x36f8>
  407198:	cmp	x21, x0
  40719c:	b.hi	4071ec <__fxstatat@plt+0x529c>  // b.pmore
  4071a0:	add	x21, x0, #0x1
  4071a4:	str	x21, [x19]
  4071a8:	cmp	x22, x20
  4071ac:	b.eq	4071b8 <__fxstatat@plt+0x5268>  // b.none
  4071b0:	mov	x0, x22
  4071b4:	bl	401dc0 <free@plt>
  4071b8:	mov	x0, x21
  4071bc:	bl	40a040 <__fxstatat@plt+0x80f0>
  4071c0:	ldp	x7, x1, [x20, #296]
  4071c4:	str	x0, [x19, #8]
  4071c8:	ldr	w4, [x20, #256]
  4071cc:	mov	x22, x0
  4071d0:	str	x1, [sp]
  4071d4:	mov	w5, w26
  4071d8:	mov	x2, x24
  4071dc:	add	x6, x20, #0x108
  4071e0:	mov	x1, x21
  4071e4:	mov	x3, #0xffffffffffffffff    	// #-1
  4071e8:	bl	405648 <__fxstatat@plt+0x36f8>
  4071ec:	mov	x0, x22
  4071f0:	ldp	x29, x30, [sp, #16]
  4071f4:	ldp	x19, x20, [sp, #32]
  4071f8:	ldp	x21, x22, [sp, #48]
  4071fc:	str	w25, [x23]
  407200:	ldp	x23, x24, [sp, #64]
  407204:	ldp	x25, x26, [sp, #80]
  407208:	add	sp, sp, #0x60
  40720c:	ret
  407210:	mov	x1, #0x10                  	// #16
  407214:	mov	x0, #0x0                   	// #0
  407218:	bl	40a070 <__fxstatat@plt+0x8120>
  40721c:	mov	x19, x0
  407220:	str	x0, [x21, #680]
  407224:	ldp	x0, x1, [x20, #16]
  407228:	stp	x0, x1, [x19]
  40722c:	b	40713c <__fxstatat@plt+0x51ec>
  407230:	sub	sp, sp, #0x70
  407234:	stp	x29, x30, [sp, #16]
  407238:	add	x29, sp, #0x10
  40723c:	stp	x19, x20, [sp, #32]
  407240:	stp	x21, x22, [sp, #48]
  407244:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407248:	add	x20, x21, #0x2a8
  40724c:	stp	x23, x24, [sp, #64]
  407250:	mov	x23, x0
  407254:	mov	x24, x1
  407258:	stp	x25, x26, [sp, #80]
  40725c:	str	x27, [sp, #96]
  407260:	bl	401f00 <__errno_location@plt>
  407264:	mov	x22, x0
  407268:	ldr	w0, [x20, #8]
  40726c:	ldr	x19, [x21, #680]
  407270:	cmp	w0, #0x0
  407274:	ldr	w25, [x22]
  407278:	b.gt	4072bc <__fxstatat@plt+0x536c>
  40727c:	add	x0, x20, #0x10
  407280:	cmp	x19, x0
  407284:	b.eq	407374 <__fxstatat@plt+0x5424>  // b.none
  407288:	mov	x0, x19
  40728c:	mov	x1, #0x10                  	// #16
  407290:	bl	40a070 <__fxstatat@plt+0x8120>
  407294:	mov	x19, x0
  407298:	str	x0, [x21, #680]
  40729c:	ldr	w0, [x20, #8]
  4072a0:	mov	w21, #0x1                   	// #1
  4072a4:	mov	w1, #0x0                   	// #0
  4072a8:	sub	w2, w21, w0
  4072ac:	add	x0, x19, w0, sxtw #4
  4072b0:	sbfiz	x2, x2, #4, #32
  4072b4:	bl	401c60 <memset@plt>
  4072b8:	str	w21, [x20, #8]
  4072bc:	adrp	x20, 421000 <__fxstatat@plt+0x1f0b0>
  4072c0:	add	x20, x20, #0x360
  4072c4:	ldp	x21, x26, [x19]
  4072c8:	add	x6, x20, #0x108
  4072cc:	ldp	x7, x0, [x20, #296]
  4072d0:	mov	x3, x24
  4072d4:	ldr	w4, [x20, #256]
  4072d8:	mov	x2, x23
  4072dc:	ldr	w27, [x20, #260]
  4072e0:	str	x0, [sp]
  4072e4:	mov	x1, x21
  4072e8:	orr	w27, w27, #0x1
  4072ec:	mov	x0, x26
  4072f0:	mov	w5, w27
  4072f4:	bl	405648 <__fxstatat@plt+0x36f8>
  4072f8:	cmp	x21, x0
  4072fc:	b.hi	40734c <__fxstatat@plt+0x53fc>  // b.pmore
  407300:	add	x21, x0, #0x1
  407304:	str	x21, [x19]
  407308:	cmp	x26, x20
  40730c:	b.eq	407318 <__fxstatat@plt+0x53c8>  // b.none
  407310:	mov	x0, x26
  407314:	bl	401dc0 <free@plt>
  407318:	mov	x0, x21
  40731c:	bl	40a040 <__fxstatat@plt+0x80f0>
  407320:	ldp	x7, x1, [x20, #296]
  407324:	str	x0, [x19, #8]
  407328:	ldr	w4, [x20, #256]
  40732c:	mov	x26, x0
  407330:	str	x1, [sp]
  407334:	mov	w5, w27
  407338:	mov	x3, x24
  40733c:	mov	x2, x23
  407340:	add	x6, x20, #0x108
  407344:	mov	x1, x21
  407348:	bl	405648 <__fxstatat@plt+0x36f8>
  40734c:	mov	x0, x26
  407350:	ldp	x29, x30, [sp, #16]
  407354:	ldp	x19, x20, [sp, #32]
  407358:	ldp	x23, x24, [sp, #64]
  40735c:	ldr	x27, [sp, #96]
  407360:	str	w25, [x22]
  407364:	ldp	x21, x22, [sp, #48]
  407368:	ldp	x25, x26, [sp, #80]
  40736c:	add	sp, sp, #0x70
  407370:	ret
  407374:	mov	x1, #0x10                  	// #16
  407378:	mov	x0, #0x0                   	// #0
  40737c:	bl	40a070 <__fxstatat@plt+0x8120>
  407380:	mov	x19, x0
  407384:	str	x0, [x21, #680]
  407388:	ldp	x0, x1, [x20, #16]
  40738c:	stp	x0, x1, [x19]
  407390:	b	40729c <__fxstatat@plt+0x534c>
  407394:	nop
  407398:	stp	x29, x30, [sp, #-128]!
  40739c:	cmp	w1, #0xa
  4073a0:	mov	x29, sp
  4073a4:	stp	xzr, xzr, [sp, #72]
  4073a8:	b.eq	4073e0 <__fxstatat@plt+0x5490>  // b.none
  4073ac:	mov	w3, w1
  4073b0:	str	w3, [sp, #72]
  4073b4:	mov	x1, x2
  4073b8:	add	x3, sp, #0x10
  4073bc:	ldp	x4, x5, [sp, #72]
  4073c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4073c4:	stp	x4, x5, [sp, #16]
  4073c8:	stp	xzr, xzr, [sp, #32]
  4073cc:	stp	xzr, xzr, [sp, #48]
  4073d0:	str	xzr, [sp, #64]
  4073d4:	bl	4067e8 <__fxstatat@plt+0x4898>
  4073d8:	ldp	x29, x30, [sp], #128
  4073dc:	ret
  4073e0:	bl	401d10 <abort@plt>
  4073e4:	nop
  4073e8:	stp	x29, x30, [sp, #-128]!
  4073ec:	cmp	w1, #0xa
  4073f0:	mov	x29, sp
  4073f4:	stp	xzr, xzr, [sp, #72]
  4073f8:	b.eq	407430 <__fxstatat@plt+0x54e0>  // b.none
  4073fc:	mov	w4, w1
  407400:	str	w4, [sp, #72]
  407404:	mov	x1, x2
  407408:	mov	x2, x3
  40740c:	ldp	x4, x5, [sp, #72]
  407410:	add	x3, sp, #0x10
  407414:	stp	x4, x5, [sp, #16]
  407418:	stp	xzr, xzr, [sp, #32]
  40741c:	stp	xzr, xzr, [sp, #48]
  407420:	str	xzr, [sp, #64]
  407424:	bl	4067e8 <__fxstatat@plt+0x4898>
  407428:	ldp	x29, x30, [sp], #128
  40742c:	ret
  407430:	bl	401d10 <abort@plt>
  407434:	nop
  407438:	sub	sp, sp, #0xd0
  40743c:	cmp	w0, #0xa
  407440:	stp	x29, x30, [sp, #16]
  407444:	add	x29, sp, #0x10
  407448:	stp	x19, x20, [sp, #32]
  40744c:	stp	x21, x22, [sp, #48]
  407450:	stp	x23, x24, [sp, #64]
  407454:	str	x25, [sp, #80]
  407458:	stp	xzr, xzr, [sp, #152]
  40745c:	stp	xzr, xzr, [sp, #168]
  407460:	stp	xzr, xzr, [sp, #184]
  407464:	str	xzr, [sp, #200]
  407468:	b.eq	4075bc <__fxstatat@plt+0x566c>  // b.none
  40746c:	str	w0, [sp, #152]
  407470:	mov	x23, x1
  407474:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407478:	add	x20, x21, #0x2a8
  40747c:	ldp	x0, x1, [sp, #152]
  407480:	stp	x0, x1, [sp, #96]
  407484:	stp	xzr, xzr, [sp, #112]
  407488:	stp	xzr, xzr, [sp, #128]
  40748c:	str	xzr, [sp, #144]
  407490:	bl	401f00 <__errno_location@plt>
  407494:	ldr	w1, [x20, #8]
  407498:	mov	x22, x0
  40749c:	ldr	x19, [x21, #680]
  4074a0:	cmp	w1, #0x0
  4074a4:	ldr	w25, [x0]
  4074a8:	b.gt	4074ec <__fxstatat@plt+0x559c>
  4074ac:	add	x0, x20, #0x10
  4074b0:	cmp	x19, x0
  4074b4:	b.eq	40759c <__fxstatat@plt+0x564c>  // b.none
  4074b8:	mov	x0, x19
  4074bc:	mov	x1, #0x10                  	// #16
  4074c0:	bl	40a070 <__fxstatat@plt+0x8120>
  4074c4:	mov	x19, x0
  4074c8:	str	x0, [x21, #680]
  4074cc:	ldr	w0, [x20, #8]
  4074d0:	mov	w21, #0x1                   	// #1
  4074d4:	mov	w1, #0x0                   	// #0
  4074d8:	sub	w2, w21, w0
  4074dc:	add	x0, x19, w0, sxtw #4
  4074e0:	sbfiz	x2, x2, #4, #32
  4074e4:	bl	401c60 <memset@plt>
  4074e8:	str	w21, [x20, #8]
  4074ec:	ldp	x20, x21, [x19]
  4074f0:	add	x6, sp, #0x68
  4074f4:	ldp	x7, x0, [sp, #136]
  4074f8:	str	x0, [sp]
  4074fc:	ldp	w4, w24, [sp, #96]
  407500:	mov	x2, x23
  407504:	mov	x1, x20
  407508:	mov	x0, x21
  40750c:	orr	w24, w24, #0x1
  407510:	mov	x3, #0xffffffffffffffff    	// #-1
  407514:	mov	w5, w24
  407518:	bl	405648 <__fxstatat@plt+0x36f8>
  40751c:	cmp	x20, x0
  407520:	b.hi	407578 <__fxstatat@plt+0x5628>  // b.pmore
  407524:	add	x20, x0, #0x1
  407528:	str	x20, [x19]
  40752c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  407530:	add	x0, x0, #0x360
  407534:	cmp	x21, x0
  407538:	b.eq	407544 <__fxstatat@plt+0x55f4>  // b.none
  40753c:	mov	x0, x21
  407540:	bl	401dc0 <free@plt>
  407544:	mov	x0, x20
  407548:	bl	40a040 <__fxstatat@plt+0x80f0>
  40754c:	ldp	x7, x1, [sp, #136]
  407550:	str	x0, [x19, #8]
  407554:	ldr	w4, [sp, #96]
  407558:	mov	x21, x0
  40755c:	str	x1, [sp]
  407560:	add	x6, sp, #0x68
  407564:	mov	w5, w24
  407568:	mov	x2, x23
  40756c:	mov	x1, x20
  407570:	mov	x3, #0xffffffffffffffff    	// #-1
  407574:	bl	405648 <__fxstatat@plt+0x36f8>
  407578:	ldp	x29, x30, [sp, #16]
  40757c:	mov	x0, x21
  407580:	ldp	x19, x20, [sp, #32]
  407584:	ldp	x23, x24, [sp, #64]
  407588:	str	w25, [x22]
  40758c:	ldp	x21, x22, [sp, #48]
  407590:	ldr	x25, [sp, #80]
  407594:	add	sp, sp, #0xd0
  407598:	ret
  40759c:	mov	x1, #0x10                  	// #16
  4075a0:	mov	x0, #0x0                   	// #0
  4075a4:	bl	40a070 <__fxstatat@plt+0x8120>
  4075a8:	mov	x19, x0
  4075ac:	str	x0, [x21, #680]
  4075b0:	ldp	x0, x1, [x20, #16]
  4075b4:	stp	x0, x1, [x19]
  4075b8:	b	4074cc <__fxstatat@plt+0x557c>
  4075bc:	bl	401d10 <abort@plt>
  4075c0:	sub	sp, sp, #0xd0
  4075c4:	cmp	w0, #0xa
  4075c8:	stp	x29, x30, [sp, #16]
  4075cc:	add	x29, sp, #0x10
  4075d0:	stp	x19, x20, [sp, #32]
  4075d4:	stp	x21, x22, [sp, #48]
  4075d8:	stp	x23, x24, [sp, #64]
  4075dc:	stp	x25, x26, [sp, #80]
  4075e0:	stp	xzr, xzr, [sp, #152]
  4075e4:	stp	xzr, xzr, [sp, #168]
  4075e8:	stp	xzr, xzr, [sp, #184]
  4075ec:	str	xzr, [sp, #200]
  4075f0:	b.eq	407748 <__fxstatat@plt+0x57f8>  // b.none
  4075f4:	str	w0, [sp, #152]
  4075f8:	mov	x23, x1
  4075fc:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407600:	add	x20, x21, #0x2a8
  407604:	ldp	x0, x1, [sp, #152]
  407608:	mov	x24, x2
  40760c:	stp	x0, x1, [sp, #96]
  407610:	stp	xzr, xzr, [sp, #112]
  407614:	stp	xzr, xzr, [sp, #128]
  407618:	str	xzr, [sp, #144]
  40761c:	bl	401f00 <__errno_location@plt>
  407620:	ldr	w1, [x20, #8]
  407624:	mov	x22, x0
  407628:	ldr	x19, [x21, #680]
  40762c:	cmp	w1, #0x0
  407630:	ldr	w25, [x0]
  407634:	b.gt	407678 <__fxstatat@plt+0x5728>
  407638:	add	x0, x20, #0x10
  40763c:	cmp	x19, x0
  407640:	b.eq	407728 <__fxstatat@plt+0x57d8>  // b.none
  407644:	mov	x0, x19
  407648:	mov	x1, #0x10                  	// #16
  40764c:	bl	40a070 <__fxstatat@plt+0x8120>
  407650:	mov	x19, x0
  407654:	str	x0, [x21, #680]
  407658:	ldr	w0, [x20, #8]
  40765c:	mov	w21, #0x1                   	// #1
  407660:	mov	w1, #0x0                   	// #0
  407664:	sub	w2, w21, w0
  407668:	add	x0, x19, w0, sxtw #4
  40766c:	sbfiz	x2, x2, #4, #32
  407670:	bl	401c60 <memset@plt>
  407674:	str	w21, [x20, #8]
  407678:	ldp	x20, x21, [x19]
  40767c:	add	x6, sp, #0x68
  407680:	ldp	x7, x0, [sp, #136]
  407684:	str	x0, [sp]
  407688:	ldp	w4, w26, [sp, #96]
  40768c:	mov	x3, x24
  407690:	mov	x2, x23
  407694:	mov	x1, x20
  407698:	orr	w26, w26, #0x1
  40769c:	mov	x0, x21
  4076a0:	mov	w5, w26
  4076a4:	bl	405648 <__fxstatat@plt+0x36f8>
  4076a8:	cmp	x20, x0
  4076ac:	b.hi	407704 <__fxstatat@plt+0x57b4>  // b.pmore
  4076b0:	add	x20, x0, #0x1
  4076b4:	str	x20, [x19]
  4076b8:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4076bc:	add	x0, x0, #0x360
  4076c0:	cmp	x21, x0
  4076c4:	b.eq	4076d0 <__fxstatat@plt+0x5780>  // b.none
  4076c8:	mov	x0, x21
  4076cc:	bl	401dc0 <free@plt>
  4076d0:	mov	x0, x20
  4076d4:	bl	40a040 <__fxstatat@plt+0x80f0>
  4076d8:	ldp	x7, x1, [sp, #136]
  4076dc:	str	x0, [x19, #8]
  4076e0:	ldr	w4, [sp, #96]
  4076e4:	mov	x21, x0
  4076e8:	str	x1, [sp]
  4076ec:	add	x6, sp, #0x68
  4076f0:	mov	w5, w26
  4076f4:	mov	x3, x24
  4076f8:	mov	x2, x23
  4076fc:	mov	x1, x20
  407700:	bl	405648 <__fxstatat@plt+0x36f8>
  407704:	ldp	x29, x30, [sp, #16]
  407708:	mov	x0, x21
  40770c:	ldp	x19, x20, [sp, #32]
  407710:	ldp	x23, x24, [sp, #64]
  407714:	str	w25, [x22]
  407718:	ldp	x21, x22, [sp, #48]
  40771c:	ldp	x25, x26, [sp, #80]
  407720:	add	sp, sp, #0xd0
  407724:	ret
  407728:	mov	x1, #0x10                  	// #16
  40772c:	mov	x0, #0x0                   	// #0
  407730:	bl	40a070 <__fxstatat@plt+0x8120>
  407734:	mov	x19, x0
  407738:	str	x0, [x21, #680]
  40773c:	ldp	x0, x1, [x20, #16]
  407740:	stp	x0, x1, [x19]
  407744:	b	407658 <__fxstatat@plt+0x5708>
  407748:	bl	401d10 <abort@plt>
  40774c:	nop
  407750:	sub	sp, sp, #0xb0
  407754:	ubfx	x6, x2, #5, #3
  407758:	add	x5, sp, #0x80
  40775c:	and	w2, w2, #0x1f
  407760:	stp	x29, x30, [sp, #16]
  407764:	add	x29, sp, #0x10
  407768:	stp	x19, x20, [sp, #32]
  40776c:	adrp	x20, 421000 <__fxstatat@plt+0x1f0b0>
  407770:	add	x20, x20, #0x360
  407774:	stp	x21, x22, [sp, #48]
  407778:	mov	x22, x1
  40777c:	mov	x21, x0
  407780:	ldp	x8, x9, [x20, #256]
  407784:	stp	x8, x9, [sp, #120]
  407788:	ldp	x8, x9, [x20, #272]
  40778c:	stp	x8, x9, [sp, #136]
  407790:	ldp	x8, x9, [x20, #288]
  407794:	stp	x8, x9, [sp, #152]
  407798:	ldr	x3, [x20, #304]
  40779c:	str	x3, [sp, #168]
  4077a0:	stp	x23, x24, [sp, #64]
  4077a4:	adrp	x24, 421000 <__fxstatat@plt+0x1f0b0>
  4077a8:	ldr	w4, [x5, x6, lsl #2]
  4077ac:	stp	x25, x26, [sp, #80]
  4077b0:	add	x23, x24, #0x2a8
  4077b4:	lsr	w3, w4, w2
  4077b8:	mvn	w3, w3
  4077bc:	and	w3, w3, #0x1
  4077c0:	str	x27, [sp, #96]
  4077c4:	lsl	w3, w3, w2
  4077c8:	eor	w3, w3, w4
  4077cc:	str	w3, [x5, x6, lsl #2]
  4077d0:	bl	401f00 <__errno_location@plt>
  4077d4:	ldr	w26, [x0]
  4077d8:	ldr	w1, [x23, #8]
  4077dc:	mov	x25, x0
  4077e0:	ldr	x19, [x24, #680]
  4077e4:	cmp	w1, #0x0
  4077e8:	b.gt	40782c <__fxstatat@plt+0x58dc>
  4077ec:	add	x0, x23, #0x10
  4077f0:	cmp	x19, x0
  4077f4:	b.eq	4078d8 <__fxstatat@plt+0x5988>  // b.none
  4077f8:	mov	x0, x19
  4077fc:	mov	x1, #0x10                  	// #16
  407800:	bl	40a070 <__fxstatat@plt+0x8120>
  407804:	mov	x19, x0
  407808:	str	x0, [x24, #680]
  40780c:	ldr	w0, [x23, #8]
  407810:	mov	w24, #0x1                   	// #1
  407814:	mov	w1, #0x0                   	// #0
  407818:	sub	w2, w24, w0
  40781c:	add	x0, x19, w0, sxtw #4
  407820:	sbfiz	x2, x2, #4, #32
  407824:	bl	401c60 <memset@plt>
  407828:	str	w24, [x23, #8]
  40782c:	ldp	x23, x24, [x19]
  407830:	add	x6, sp, #0x80
  407834:	ldp	x7, x0, [sp, #160]
  407838:	str	x0, [sp]
  40783c:	ldp	w4, w27, [sp, #120]
  407840:	mov	x3, x22
  407844:	mov	x2, x21
  407848:	mov	x1, x23
  40784c:	orr	w27, w27, #0x1
  407850:	mov	x0, x24
  407854:	mov	w5, w27
  407858:	bl	405648 <__fxstatat@plt+0x36f8>
  40785c:	cmp	x23, x0
  407860:	b.hi	4078b0 <__fxstatat@plt+0x5960>  // b.pmore
  407864:	add	x23, x0, #0x1
  407868:	str	x23, [x19]
  40786c:	cmp	x24, x20
  407870:	b.eq	40787c <__fxstatat@plt+0x592c>  // b.none
  407874:	mov	x0, x24
  407878:	bl	401dc0 <free@plt>
  40787c:	mov	x0, x23
  407880:	bl	40a040 <__fxstatat@plt+0x80f0>
  407884:	ldp	x7, x1, [sp, #160]
  407888:	str	x0, [x19, #8]
  40788c:	ldr	w4, [sp, #120]
  407890:	mov	x24, x0
  407894:	str	x1, [sp]
  407898:	add	x6, sp, #0x80
  40789c:	mov	w5, w27
  4078a0:	mov	x3, x22
  4078a4:	mov	x2, x21
  4078a8:	mov	x1, x23
  4078ac:	bl	405648 <__fxstatat@plt+0x36f8>
  4078b0:	mov	x0, x24
  4078b4:	ldp	x29, x30, [sp, #16]
  4078b8:	ldp	x19, x20, [sp, #32]
  4078bc:	ldp	x21, x22, [sp, #48]
  4078c0:	ldp	x23, x24, [sp, #64]
  4078c4:	ldr	x27, [sp, #96]
  4078c8:	str	w26, [x25]
  4078cc:	ldp	x25, x26, [sp, #80]
  4078d0:	add	sp, sp, #0xb0
  4078d4:	ret
  4078d8:	mov	x1, #0x10                  	// #16
  4078dc:	mov	x0, #0x0                   	// #0
  4078e0:	bl	40a070 <__fxstatat@plt+0x8120>
  4078e4:	mov	x19, x0
  4078e8:	str	x0, [x24, #680]
  4078ec:	ldp	x0, x1, [x23, #16]
  4078f0:	stp	x0, x1, [x19]
  4078f4:	b	40780c <__fxstatat@plt+0x58bc>
  4078f8:	sub	sp, sp, #0xa0
  4078fc:	ubfx	x5, x1, #5, #3
  407900:	add	x4, sp, #0x70
  407904:	and	w1, w1, #0x1f
  407908:	stp	x29, x30, [sp, #16]
  40790c:	add	x29, sp, #0x10
  407910:	stp	x21, x22, [sp, #48]
  407914:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407918:	add	x21, x21, #0x360
  40791c:	mov	x22, x0
  407920:	stp	x19, x20, [sp, #32]
  407924:	ldp	x6, x7, [x21, #256]
  407928:	stp	x6, x7, [sp, #104]
  40792c:	ldp	x6, x7, [x21, #272]
  407930:	stp	x6, x7, [sp, #120]
  407934:	ldp	x6, x7, [x21, #288]
  407938:	stp	x6, x7, [sp, #136]
  40793c:	ldr	x2, [x21, #304]
  407940:	str	x2, [sp, #152]
  407944:	stp	x23, x24, [sp, #64]
  407948:	adrp	x23, 421000 <__fxstatat@plt+0x1f0b0>
  40794c:	ldr	w0, [x4, x5, lsl #2]
  407950:	stp	x25, x26, [sp, #80]
  407954:	add	x20, x23, #0x2a8
  407958:	lsr	w2, w0, w1
  40795c:	mvn	w2, w2
  407960:	and	w2, w2, #0x1
  407964:	lsl	w2, w2, w1
  407968:	eor	w2, w2, w0
  40796c:	str	w2, [x4, x5, lsl #2]
  407970:	bl	401f00 <__errno_location@plt>
  407974:	ldr	w25, [x0]
  407978:	ldr	w1, [x20, #8]
  40797c:	mov	x24, x0
  407980:	ldr	x19, [x23, #680]
  407984:	cmp	w1, #0x0
  407988:	b.gt	4079cc <__fxstatat@plt+0x5a7c>
  40798c:	add	x0, x20, #0x10
  407990:	cmp	x19, x0
  407994:	b.eq	407a74 <__fxstatat@plt+0x5b24>  // b.none
  407998:	mov	x0, x19
  40799c:	mov	x1, #0x10                  	// #16
  4079a0:	bl	40a070 <__fxstatat@plt+0x8120>
  4079a4:	mov	x19, x0
  4079a8:	str	x0, [x23, #680]
  4079ac:	ldr	w0, [x20, #8]
  4079b0:	mov	w23, #0x1                   	// #1
  4079b4:	mov	w1, #0x0                   	// #0
  4079b8:	sub	w2, w23, w0
  4079bc:	add	x0, x19, w0, sxtw #4
  4079c0:	sbfiz	x2, x2, #4, #32
  4079c4:	bl	401c60 <memset@plt>
  4079c8:	str	w23, [x20, #8]
  4079cc:	ldp	x20, x23, [x19]
  4079d0:	add	x6, sp, #0x70
  4079d4:	ldp	x7, x0, [sp, #144]
  4079d8:	str	x0, [sp]
  4079dc:	ldp	w4, w26, [sp, #104]
  4079e0:	mov	x2, x22
  4079e4:	mov	x1, x20
  4079e8:	mov	x0, x23
  4079ec:	orr	w26, w26, #0x1
  4079f0:	mov	x3, #0xffffffffffffffff    	// #-1
  4079f4:	mov	w5, w26
  4079f8:	bl	405648 <__fxstatat@plt+0x36f8>
  4079fc:	cmp	x20, x0
  407a00:	b.hi	407a50 <__fxstatat@plt+0x5b00>  // b.pmore
  407a04:	add	x20, x0, #0x1
  407a08:	str	x20, [x19]
  407a0c:	cmp	x23, x21
  407a10:	b.eq	407a1c <__fxstatat@plt+0x5acc>  // b.none
  407a14:	mov	x0, x23
  407a18:	bl	401dc0 <free@plt>
  407a1c:	mov	x0, x20
  407a20:	bl	40a040 <__fxstatat@plt+0x80f0>
  407a24:	ldp	x7, x1, [sp, #144]
  407a28:	str	x0, [x19, #8]
  407a2c:	ldr	w4, [sp, #104]
  407a30:	mov	x23, x0
  407a34:	str	x1, [sp]
  407a38:	add	x6, sp, #0x70
  407a3c:	mov	w5, w26
  407a40:	mov	x2, x22
  407a44:	mov	x1, x20
  407a48:	mov	x3, #0xffffffffffffffff    	// #-1
  407a4c:	bl	405648 <__fxstatat@plt+0x36f8>
  407a50:	ldp	x29, x30, [sp, #16]
  407a54:	mov	x0, x23
  407a58:	ldp	x19, x20, [sp, #32]
  407a5c:	ldp	x21, x22, [sp, #48]
  407a60:	str	w25, [x24]
  407a64:	ldp	x23, x24, [sp, #64]
  407a68:	ldp	x25, x26, [sp, #80]
  407a6c:	add	sp, sp, #0xa0
  407a70:	ret
  407a74:	mov	x1, #0x10                  	// #16
  407a78:	mov	x0, #0x0                   	// #0
  407a7c:	bl	40a070 <__fxstatat@plt+0x8120>
  407a80:	mov	x19, x0
  407a84:	str	x0, [x23, #680]
  407a88:	ldp	x0, x1, [x20, #16]
  407a8c:	stp	x0, x1, [x19]
  407a90:	b	4079ac <__fxstatat@plt+0x5a5c>
  407a94:	nop
  407a98:	sub	sp, sp, #0xa0
  407a9c:	stp	x29, x30, [sp, #16]
  407aa0:	add	x29, sp, #0x10
  407aa4:	stp	x23, x24, [sp, #64]
  407aa8:	adrp	x23, 421000 <__fxstatat@plt+0x1f0b0>
  407aac:	add	x23, x23, #0x360
  407ab0:	stp	x21, x22, [sp, #48]
  407ab4:	mov	x22, x0
  407ab8:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407abc:	ldp	x4, x5, [x23, #256]
  407ac0:	stp	x4, x5, [sp, #104]
  407ac4:	ldr	w0, [sp, #116]
  407ac8:	ldp	x4, x5, [x23, #272]
  407acc:	stp	x4, x5, [sp, #120]
  407ad0:	mvn	w1, w0, lsr #26
  407ad4:	ldp	x4, x5, [x23, #288]
  407ad8:	ubfiz	w1, w1, #26, #1
  407adc:	ldr	x2, [x23, #304]
  407ae0:	eor	w1, w1, w0
  407ae4:	stp	x19, x20, [sp, #32]
  407ae8:	add	x20, x21, #0x2a8
  407aec:	stp	x25, x26, [sp, #80]
  407af0:	str	w1, [sp, #116]
  407af4:	stp	x4, x5, [sp, #136]
  407af8:	str	x2, [sp, #152]
  407afc:	bl	401f00 <__errno_location@plt>
  407b00:	ldr	w1, [x20, #8]
  407b04:	mov	x24, x0
  407b08:	ldr	x19, [x21, #680]
  407b0c:	cmp	w1, #0x0
  407b10:	ldr	w25, [x0]
  407b14:	b.gt	407b58 <__fxstatat@plt+0x5c08>
  407b18:	add	x0, x20, #0x10
  407b1c:	cmp	x19, x0
  407b20:	b.eq	407c00 <__fxstatat@plt+0x5cb0>  // b.none
  407b24:	mov	x0, x19
  407b28:	mov	x1, #0x10                  	// #16
  407b2c:	bl	40a070 <__fxstatat@plt+0x8120>
  407b30:	mov	x19, x0
  407b34:	str	x0, [x21, #680]
  407b38:	ldr	w0, [x20, #8]
  407b3c:	mov	w21, #0x1                   	// #1
  407b40:	mov	w1, #0x0                   	// #0
  407b44:	sub	w2, w21, w0
  407b48:	add	x0, x19, w0, sxtw #4
  407b4c:	sbfiz	x2, x2, #4, #32
  407b50:	bl	401c60 <memset@plt>
  407b54:	str	w21, [x20, #8]
  407b58:	ldp	x20, x21, [x19]
  407b5c:	add	x6, sp, #0x70
  407b60:	ldp	x7, x0, [sp, #144]
  407b64:	str	x0, [sp]
  407b68:	ldp	w4, w26, [sp, #104]
  407b6c:	mov	x2, x22
  407b70:	mov	x1, x20
  407b74:	mov	x0, x21
  407b78:	orr	w26, w26, #0x1
  407b7c:	mov	x3, #0xffffffffffffffff    	// #-1
  407b80:	mov	w5, w26
  407b84:	bl	405648 <__fxstatat@plt+0x36f8>
  407b88:	cmp	x20, x0
  407b8c:	b.hi	407bdc <__fxstatat@plt+0x5c8c>  // b.pmore
  407b90:	add	x20, x0, #0x1
  407b94:	str	x20, [x19]
  407b98:	cmp	x21, x23
  407b9c:	b.eq	407ba8 <__fxstatat@plt+0x5c58>  // b.none
  407ba0:	mov	x0, x21
  407ba4:	bl	401dc0 <free@plt>
  407ba8:	mov	x0, x20
  407bac:	bl	40a040 <__fxstatat@plt+0x80f0>
  407bb0:	ldp	x7, x1, [sp, #144]
  407bb4:	str	x0, [x19, #8]
  407bb8:	ldr	w4, [sp, #104]
  407bbc:	mov	x21, x0
  407bc0:	str	x1, [sp]
  407bc4:	add	x6, sp, #0x70
  407bc8:	mov	w5, w26
  407bcc:	mov	x2, x22
  407bd0:	mov	x1, x20
  407bd4:	mov	x3, #0xffffffffffffffff    	// #-1
  407bd8:	bl	405648 <__fxstatat@plt+0x36f8>
  407bdc:	mov	x0, x21
  407be0:	ldp	x29, x30, [sp, #16]
  407be4:	ldp	x19, x20, [sp, #32]
  407be8:	ldp	x21, x22, [sp, #48]
  407bec:	str	w25, [x24]
  407bf0:	ldp	x23, x24, [sp, #64]
  407bf4:	ldp	x25, x26, [sp, #80]
  407bf8:	add	sp, sp, #0xa0
  407bfc:	ret
  407c00:	mov	x1, #0x10                  	// #16
  407c04:	mov	x0, #0x0                   	// #0
  407c08:	bl	40a070 <__fxstatat@plt+0x8120>
  407c0c:	mov	x19, x0
  407c10:	str	x0, [x21, #680]
  407c14:	ldp	x0, x1, [x20, #16]
  407c18:	stp	x0, x1, [x19]
  407c1c:	b	407b38 <__fxstatat@plt+0x5be8>
  407c20:	sub	sp, sp, #0xb0
  407c24:	stp	x29, x30, [sp, #16]
  407c28:	add	x29, sp, #0x10
  407c2c:	stp	x21, x22, [sp, #48]
  407c30:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  407c34:	add	x21, x21, #0x360
  407c38:	mov	x22, x0
  407c3c:	stp	x19, x20, [sp, #32]
  407c40:	ldp	x4, x5, [x21, #256]
  407c44:	stp	x4, x5, [sp, #120]
  407c48:	ldr	w4, [sp, #132]
  407c4c:	ldp	x6, x7, [x21, #272]
  407c50:	stp	x6, x7, [sp, #136]
  407c54:	mvn	w2, w4, lsr #26
  407c58:	ldp	x6, x7, [x21, #288]
  407c5c:	ubfiz	w2, w2, #26, #1
  407c60:	ldr	x0, [x21, #304]
  407c64:	eor	w2, w2, w4
  407c68:	stp	x23, x24, [sp, #64]
  407c6c:	adrp	x24, 421000 <__fxstatat@plt+0x1f0b0>
  407c70:	add	x20, x24, #0x2a8
  407c74:	mov	x23, x1
  407c78:	stp	x25, x26, [sp, #80]
  407c7c:	str	x27, [sp, #96]
  407c80:	str	w2, [sp, #132]
  407c84:	stp	x6, x7, [sp, #152]
  407c88:	str	x0, [sp, #168]
  407c8c:	bl	401f00 <__errno_location@plt>
  407c90:	ldr	w1, [x20, #8]
  407c94:	mov	x25, x0
  407c98:	ldr	x19, [x24, #680]
  407c9c:	cmp	w1, #0x0
  407ca0:	ldr	w26, [x0]
  407ca4:	b.gt	407ce8 <__fxstatat@plt+0x5d98>
  407ca8:	add	x0, x20, #0x10
  407cac:	cmp	x19, x0
  407cb0:	b.eq	407d94 <__fxstatat@plt+0x5e44>  // b.none
  407cb4:	mov	x0, x19
  407cb8:	mov	x1, #0x10                  	// #16
  407cbc:	bl	40a070 <__fxstatat@plt+0x8120>
  407cc0:	mov	x19, x0
  407cc4:	str	x0, [x24, #680]
  407cc8:	ldr	w0, [x20, #8]
  407ccc:	mov	w24, #0x1                   	// #1
  407cd0:	mov	w1, #0x0                   	// #0
  407cd4:	sub	w2, w24, w0
  407cd8:	add	x0, x19, w0, sxtw #4
  407cdc:	sbfiz	x2, x2, #4, #32
  407ce0:	bl	401c60 <memset@plt>
  407ce4:	str	w24, [x20, #8]
  407ce8:	ldp	x20, x24, [x19]
  407cec:	add	x6, sp, #0x80
  407cf0:	ldp	x7, x0, [sp, #160]
  407cf4:	str	x0, [sp]
  407cf8:	ldp	w4, w27, [sp, #120]
  407cfc:	mov	x3, x23
  407d00:	mov	x2, x22
  407d04:	mov	x1, x20
  407d08:	orr	w27, w27, #0x1
  407d0c:	mov	x0, x24
  407d10:	mov	w5, w27
  407d14:	bl	405648 <__fxstatat@plt+0x36f8>
  407d18:	cmp	x20, x0
  407d1c:	b.hi	407d6c <__fxstatat@plt+0x5e1c>  // b.pmore
  407d20:	add	x20, x0, #0x1
  407d24:	str	x20, [x19]
  407d28:	cmp	x24, x21
  407d2c:	b.eq	407d38 <__fxstatat@plt+0x5de8>  // b.none
  407d30:	mov	x0, x24
  407d34:	bl	401dc0 <free@plt>
  407d38:	mov	x0, x20
  407d3c:	bl	40a040 <__fxstatat@plt+0x80f0>
  407d40:	ldp	x7, x1, [sp, #160]
  407d44:	str	x0, [x19, #8]
  407d48:	ldr	w4, [sp, #120]
  407d4c:	mov	x24, x0
  407d50:	str	x1, [sp]
  407d54:	add	x6, sp, #0x80
  407d58:	mov	w5, w27
  407d5c:	mov	x3, x23
  407d60:	mov	x2, x22
  407d64:	mov	x1, x20
  407d68:	bl	405648 <__fxstatat@plt+0x36f8>
  407d6c:	mov	x0, x24
  407d70:	ldp	x29, x30, [sp, #16]
  407d74:	ldp	x19, x20, [sp, #32]
  407d78:	ldp	x21, x22, [sp, #48]
  407d7c:	ldp	x23, x24, [sp, #64]
  407d80:	ldr	x27, [sp, #96]
  407d84:	str	w26, [x25]
  407d88:	ldp	x25, x26, [sp, #80]
  407d8c:	add	sp, sp, #0xb0
  407d90:	ret
  407d94:	mov	x1, #0x10                  	// #16
  407d98:	mov	x0, #0x0                   	// #0
  407d9c:	bl	40a070 <__fxstatat@plt+0x8120>
  407da0:	mov	x19, x0
  407da4:	str	x0, [x24, #680]
  407da8:	ldp	x0, x1, [x20, #16]
  407dac:	stp	x0, x1, [x19]
  407db0:	b	407cc8 <__fxstatat@plt+0x5d78>
  407db4:	nop
  407db8:	stp	x29, x30, [sp, #-128]!
  407dbc:	cmp	w1, #0xa
  407dc0:	mov	x29, sp
  407dc4:	stp	xzr, xzr, [sp, #16]
  407dc8:	stp	xzr, xzr, [sp, #32]
  407dcc:	stp	xzr, xzr, [sp, #48]
  407dd0:	str	xzr, [sp, #64]
  407dd4:	b.eq	407e00 <__fxstatat@plt+0x5eb0>  // b.none
  407dd8:	mov	w4, w1
  407ddc:	mov	w5, #0x4000000             	// #67108864
  407de0:	mov	x1, x2
  407de4:	add	x3, sp, #0x10
  407de8:	mov	x2, #0xffffffffffffffff    	// #-1
  407dec:	str	w4, [sp, #16]
  407df0:	str	w5, [sp, #28]
  407df4:	bl	4067e8 <__fxstatat@plt+0x4898>
  407df8:	ldp	x29, x30, [sp], #128
  407dfc:	ret
  407e00:	bl	401d10 <abort@plt>
  407e04:	nop
  407e08:	adrp	x4, 421000 <__fxstatat@plt+0x1f0b0>
  407e0c:	add	x4, x4, #0x360
  407e10:	stp	x29, x30, [sp, #-80]!
  407e14:	mov	x5, x1
  407e18:	mov	w1, #0xa                   	// #10
  407e1c:	mov	x29, sp
  407e20:	ldp	x8, x9, [x4, #256]
  407e24:	stp	x8, x9, [sp, #24]
  407e28:	cmp	x5, #0x0
  407e2c:	str	w1, [sp, #24]
  407e30:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407e34:	ldp	x10, x11, [x4, #272]
  407e38:	stp	x10, x11, [sp, #40]
  407e3c:	ldp	x8, x9, [x4, #288]
  407e40:	stp	x8, x9, [sp, #56]
  407e44:	ldr	x1, [x4, #304]
  407e48:	str	x1, [sp, #72]
  407e4c:	b.eq	407e70 <__fxstatat@plt+0x5f20>  // b.none
  407e50:	mov	x4, x2
  407e54:	mov	x1, x3
  407e58:	mov	x2, #0xffffffffffffffff    	// #-1
  407e5c:	add	x3, sp, #0x18
  407e60:	stp	x5, x4, [sp, #64]
  407e64:	bl	4067e8 <__fxstatat@plt+0x4898>
  407e68:	ldp	x29, x30, [sp], #80
  407e6c:	ret
  407e70:	bl	401d10 <abort@plt>
  407e74:	nop
  407e78:	adrp	x5, 421000 <__fxstatat@plt+0x1f0b0>
  407e7c:	add	x5, x5, #0x360
  407e80:	stp	x29, x30, [sp, #-80]!
  407e84:	mov	x6, x1
  407e88:	mov	w1, #0xa                   	// #10
  407e8c:	mov	x29, sp
  407e90:	ldp	x8, x9, [x5, #256]
  407e94:	stp	x8, x9, [sp, #24]
  407e98:	cmp	x6, #0x0
  407e9c:	str	w1, [sp, #24]
  407ea0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407ea4:	ldp	x10, x11, [x5, #272]
  407ea8:	stp	x10, x11, [sp, #40]
  407eac:	ldp	x8, x9, [x5, #288]
  407eb0:	stp	x8, x9, [sp, #56]
  407eb4:	ldr	x1, [x5, #304]
  407eb8:	str	x1, [sp, #72]
  407ebc:	b.eq	407ee0 <__fxstatat@plt+0x5f90>  // b.none
  407ec0:	mov	x5, x2
  407ec4:	mov	x1, x3
  407ec8:	mov	x2, x4
  407ecc:	add	x3, sp, #0x18
  407ed0:	stp	x6, x5, [sp, #64]
  407ed4:	bl	4067e8 <__fxstatat@plt+0x4898>
  407ed8:	ldp	x29, x30, [sp], #80
  407edc:	ret
  407ee0:	bl	401d10 <abort@plt>
  407ee4:	nop
  407ee8:	sub	sp, sp, #0xb0
  407eec:	cmp	x0, #0x0
  407ef0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407ef4:	stp	x29, x30, [sp, #16]
  407ef8:	add	x29, sp, #0x10
  407efc:	stp	x21, x22, [sp, #48]
  407f00:	adrp	x22, 421000 <__fxstatat@plt+0x1f0b0>
  407f04:	add	x22, x22, #0x360
  407f08:	mov	x21, x0
  407f0c:	stp	x19, x20, [sp, #32]
  407f10:	mov	w19, #0xa                   	// #10
  407f14:	ldp	x4, x5, [x22, #256]
  407f18:	stp	x4, x5, [sp, #120]
  407f1c:	ldp	x4, x5, [x22, #272]
  407f20:	stp	x23, x24, [sp, #64]
  407f24:	ldp	x6, x7, [x22, #288]
  407f28:	stp	x25, x26, [sp, #80]
  407f2c:	ldr	x0, [x22, #304]
  407f30:	str	x27, [sp, #96]
  407f34:	str	w19, [sp, #120]
  407f38:	stp	x4, x5, [sp, #136]
  407f3c:	stp	x6, x7, [sp, #152]
  407f40:	str	x0, [sp, #168]
  407f44:	b.eq	408094 <__fxstatat@plt+0x6144>  // b.none
  407f48:	adrp	x27, 421000 <__fxstatat@plt+0x1f0b0>
  407f4c:	add	x26, x27, #0x2a8
  407f50:	mov	x20, x1
  407f54:	mov	x24, x2
  407f58:	stp	x21, x1, [sp, #160]
  407f5c:	bl	401f00 <__errno_location@plt>
  407f60:	ldr	w1, [x26, #8]
  407f64:	mov	w4, w19
  407f68:	ldr	w25, [x0]
  407f6c:	ldr	x19, [x27, #680]
  407f70:	mov	x23, x0
  407f74:	cmp	w1, #0x0
  407f78:	b.gt	407fc8 <__fxstatat@plt+0x6078>
  407f7c:	add	x0, x26, #0x10
  407f80:	cmp	x19, x0
  407f84:	b.eq	408074 <__fxstatat@plt+0x6124>  // b.none
  407f88:	mov	x0, x19
  407f8c:	mov	x1, #0x10                  	// #16
  407f90:	bl	40a070 <__fxstatat@plt+0x8120>
  407f94:	mov	x19, x0
  407f98:	str	x0, [x27, #680]
  407f9c:	ldr	w0, [x26, #8]
  407fa0:	mov	w20, #0x1                   	// #1
  407fa4:	mov	w1, #0x0                   	// #0
  407fa8:	sub	w2, w20, w0
  407fac:	add	x0, x19, w0, sxtw #4
  407fb0:	sbfiz	x2, x2, #4, #32
  407fb4:	bl	401c60 <memset@plt>
  407fb8:	ldr	w4, [sp, #120]
  407fbc:	str	w20, [x26, #8]
  407fc0:	ldr	x21, [sp, #160]
  407fc4:	ldr	x20, [sp, #168]
  407fc8:	mov	x7, x21
  407fcc:	ldp	x27, x21, [x19]
  407fd0:	str	x20, [sp]
  407fd4:	ldr	w26, [sp, #124]
  407fd8:	add	x6, sp, #0x80
  407fdc:	mov	x2, x24
  407fe0:	mov	x3, #0xffffffffffffffff    	// #-1
  407fe4:	orr	w26, w26, #0x1
  407fe8:	mov	w5, w26
  407fec:	mov	x1, x27
  407ff0:	mov	x0, x21
  407ff4:	bl	405648 <__fxstatat@plt+0x36f8>
  407ff8:	cmp	x27, x0
  407ffc:	b.hi	40804c <__fxstatat@plt+0x60fc>  // b.pmore
  408000:	add	x20, x0, #0x1
  408004:	str	x20, [x19]
  408008:	cmp	x21, x22
  40800c:	b.eq	408018 <__fxstatat@plt+0x60c8>  // b.none
  408010:	mov	x0, x21
  408014:	bl	401dc0 <free@plt>
  408018:	mov	x0, x20
  40801c:	bl	40a040 <__fxstatat@plt+0x80f0>
  408020:	ldp	x7, x1, [sp, #160]
  408024:	str	x0, [x19, #8]
  408028:	ldr	w4, [sp, #120]
  40802c:	mov	x21, x0
  408030:	str	x1, [sp]
  408034:	add	x6, sp, #0x80
  408038:	mov	w5, w26
  40803c:	mov	x2, x24
  408040:	mov	x1, x20
  408044:	mov	x3, #0xffffffffffffffff    	// #-1
  408048:	bl	405648 <__fxstatat@plt+0x36f8>
  40804c:	mov	x0, x21
  408050:	ldp	x29, x30, [sp, #16]
  408054:	ldp	x19, x20, [sp, #32]
  408058:	ldp	x21, x22, [sp, #48]
  40805c:	ldr	x27, [sp, #96]
  408060:	str	w25, [x23]
  408064:	ldp	x23, x24, [sp, #64]
  408068:	ldp	x25, x26, [sp, #80]
  40806c:	add	sp, sp, #0xb0
  408070:	ret
  408074:	mov	x1, #0x10                  	// #16
  408078:	mov	x0, #0x0                   	// #0
  40807c:	bl	40a070 <__fxstatat@plt+0x8120>
  408080:	mov	x19, x0
  408084:	str	x0, [x27, #680]
  408088:	ldp	x0, x1, [x26, #16]
  40808c:	stp	x0, x1, [x19]
  408090:	b	407f9c <__fxstatat@plt+0x604c>
  408094:	bl	401d10 <abort@plt>
  408098:	sub	sp, sp, #0xb0
  40809c:	cmp	x0, #0x0
  4080a0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4080a4:	stp	x29, x30, [sp, #16]
  4080a8:	add	x29, sp, #0x10
  4080ac:	stp	x21, x22, [sp, #48]
  4080b0:	adrp	x22, 421000 <__fxstatat@plt+0x1f0b0>
  4080b4:	add	x22, x22, #0x360
  4080b8:	mov	x21, x0
  4080bc:	stp	x19, x20, [sp, #32]
  4080c0:	mov	w19, #0xa                   	// #10
  4080c4:	ldp	x6, x7, [x22, #256]
  4080c8:	stp	x6, x7, [sp, #120]
  4080cc:	add	x4, x22, #0x100
  4080d0:	ldp	x6, x7, [x4, #16]
  4080d4:	stp	x23, x24, [sp, #64]
  4080d8:	ldp	x8, x9, [x4, #32]
  4080dc:	stp	x25, x26, [sp, #80]
  4080e0:	ldr	x0, [x4, #48]
  4080e4:	stp	x27, x28, [sp, #96]
  4080e8:	str	w19, [sp, #120]
  4080ec:	stp	x6, x7, [sp, #136]
  4080f0:	stp	x8, x9, [sp, #152]
  4080f4:	str	x0, [sp, #168]
  4080f8:	b.eq	40824c <__fxstatat@plt+0x62fc>  // b.none
  4080fc:	adrp	x28, 421000 <__fxstatat@plt+0x1f0b0>
  408100:	add	x27, x28, #0x2a8
  408104:	mov	x20, x1
  408108:	mov	x24, x2
  40810c:	mov	x25, x3
  408110:	stp	x21, x1, [sp, #160]
  408114:	bl	401f00 <__errno_location@plt>
  408118:	ldr	w1, [x27, #8]
  40811c:	mov	w4, w19
  408120:	ldr	w26, [x0]
  408124:	mov	x23, x0
  408128:	ldr	x19, [x28, #680]
  40812c:	cmp	w1, #0x0
  408130:	b.gt	408180 <__fxstatat@plt+0x6230>
  408134:	add	x0, x27, #0x10
  408138:	cmp	x19, x0
  40813c:	b.eq	40822c <__fxstatat@plt+0x62dc>  // b.none
  408140:	mov	x0, x19
  408144:	mov	x1, #0x10                  	// #16
  408148:	bl	40a070 <__fxstatat@plt+0x8120>
  40814c:	mov	x19, x0
  408150:	str	x0, [x28, #680]
  408154:	ldr	w0, [x27, #8]
  408158:	mov	w20, #0x1                   	// #1
  40815c:	mov	w1, #0x0                   	// #0
  408160:	sub	w2, w20, w0
  408164:	add	x0, x19, w0, sxtw #4
  408168:	sbfiz	x2, x2, #4, #32
  40816c:	bl	401c60 <memset@plt>
  408170:	ldr	w4, [sp, #120]
  408174:	str	w20, [x27, #8]
  408178:	ldr	x21, [sp, #160]
  40817c:	ldr	x20, [sp, #168]
  408180:	mov	x7, x21
  408184:	ldp	x28, x21, [x19]
  408188:	str	x20, [sp]
  40818c:	ldr	w27, [sp, #124]
  408190:	add	x6, sp, #0x80
  408194:	mov	x3, x25
  408198:	mov	x2, x24
  40819c:	orr	w27, w27, #0x1
  4081a0:	mov	w5, w27
  4081a4:	mov	x1, x28
  4081a8:	mov	x0, x21
  4081ac:	bl	405648 <__fxstatat@plt+0x36f8>
  4081b0:	cmp	x28, x0
  4081b4:	b.hi	408204 <__fxstatat@plt+0x62b4>  // b.pmore
  4081b8:	add	x20, x0, #0x1
  4081bc:	str	x20, [x19]
  4081c0:	cmp	x21, x22
  4081c4:	b.eq	4081d0 <__fxstatat@plt+0x6280>  // b.none
  4081c8:	mov	x0, x21
  4081cc:	bl	401dc0 <free@plt>
  4081d0:	mov	x0, x20
  4081d4:	bl	40a040 <__fxstatat@plt+0x80f0>
  4081d8:	ldp	x7, x1, [sp, #160]
  4081dc:	str	x0, [x19, #8]
  4081e0:	ldr	w4, [sp, #120]
  4081e4:	mov	x21, x0
  4081e8:	str	x1, [sp]
  4081ec:	add	x6, sp, #0x80
  4081f0:	mov	w5, w27
  4081f4:	mov	x3, x25
  4081f8:	mov	x2, x24
  4081fc:	mov	x1, x20
  408200:	bl	405648 <__fxstatat@plt+0x36f8>
  408204:	mov	x0, x21
  408208:	ldp	x29, x30, [sp, #16]
  40820c:	ldp	x19, x20, [sp, #32]
  408210:	ldp	x21, x22, [sp, #48]
  408214:	ldp	x27, x28, [sp, #96]
  408218:	str	w26, [x23]
  40821c:	ldp	x23, x24, [sp, #64]
  408220:	ldp	x25, x26, [sp, #80]
  408224:	add	sp, sp, #0xb0
  408228:	ret
  40822c:	mov	x1, #0x10                  	// #16
  408230:	mov	x0, #0x0                   	// #0
  408234:	bl	40a070 <__fxstatat@plt+0x8120>
  408238:	mov	x19, x0
  40823c:	str	x0, [x28, #680]
  408240:	ldp	x0, x1, [x27, #16]
  408244:	stp	x0, x1, [x19]
  408248:	b	408154 <__fxstatat@plt+0x6204>
  40824c:	bl	401d10 <abort@plt>
  408250:	sub	sp, sp, #0x80
  408254:	stp	x29, x30, [sp, #16]
  408258:	add	x29, sp, #0x10
  40825c:	stp	x19, x20, [sp, #32]
  408260:	mov	w19, w0
  408264:	stp	x21, x22, [sp, #48]
  408268:	stp	x23, x24, [sp, #64]
  40826c:	mov	x23, x1
  408270:	mov	x24, x2
  408274:	stp	x25, x26, [sp, #80]
  408278:	adrp	x26, 421000 <__fxstatat@plt+0x1f0b0>
  40827c:	stp	x27, x28, [sp, #96]
  408280:	bl	401f00 <__errno_location@plt>
  408284:	mov	x22, x0
  408288:	ldr	w0, [x0]
  40828c:	str	w0, [sp, #124]
  408290:	ldr	x21, [x26, #680]
  408294:	tbnz	w19, #31, 4083d8 <__fxstatat@plt+0x6488>
  408298:	add	x20, x26, #0x2a8
  40829c:	ldr	w0, [x20, #8]
  4082a0:	cmp	w19, w0
  4082a4:	b.lt	4082f4 <__fxstatat@plt+0x63a4>  // b.tstop
  4082a8:	mov	w0, #0x7fffffff            	// #2147483647
  4082ac:	cmp	w19, w0
  4082b0:	b.eq	4083d4 <__fxstatat@plt+0x6484>  // b.none
  4082b4:	add	w27, w19, #0x1
  4082b8:	add	x0, x20, #0x10
  4082bc:	cmp	x21, x0
  4082c0:	sbfiz	x1, x27, #4, #32
  4082c4:	b.eq	4083b8 <__fxstatat@plt+0x6468>  // b.none
  4082c8:	mov	x0, x21
  4082cc:	bl	40a070 <__fxstatat@plt+0x8120>
  4082d0:	mov	x21, x0
  4082d4:	str	x0, [x26, #680]
  4082d8:	ldr	w0, [x20, #8]
  4082dc:	mov	w1, #0x0                   	// #0
  4082e0:	sub	w2, w27, w0
  4082e4:	add	x0, x21, w0, sxtw #4
  4082e8:	sbfiz	x2, x2, #4, #32
  4082ec:	bl	401c60 <memset@plt>
  4082f0:	str	w27, [x20, #8]
  4082f4:	sbfiz	x19, x19, #4, #32
  4082f8:	add	x6, x20, #0x28
  4082fc:	add	x26, x21, x19
  408300:	mov	x3, x24
  408304:	ldp	x7, x0, [x20, #72]
  408308:	mov	x2, x23
  40830c:	ldp	w4, w5, [x20, #32]
  408310:	ldr	x27, [x21, x19]
  408314:	orr	w25, w5, #0x1
  408318:	ldr	x28, [x26, #8]
  40831c:	str	x0, [sp]
  408320:	mov	x1, x27
  408324:	mov	w5, w25
  408328:	mov	x0, x28
  40832c:	bl	405648 <__fxstatat@plt+0x36f8>
  408330:	cmp	x27, x0
  408334:	b.hi	40838c <__fxstatat@plt+0x643c>  // b.pmore
  408338:	add	x27, x0, #0x1
  40833c:	str	x27, [x21, x19]
  408340:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  408344:	add	x0, x0, #0x360
  408348:	cmp	x28, x0
  40834c:	b.eq	408358 <__fxstatat@plt+0x6408>  // b.none
  408350:	mov	x0, x28
  408354:	bl	401dc0 <free@plt>
  408358:	mov	x0, x27
  40835c:	bl	40a040 <__fxstatat@plt+0x80f0>
  408360:	ldp	x7, x1, [x20, #72]
  408364:	str	x0, [x26, #8]
  408368:	ldr	w4, [x20, #32]
  40836c:	mov	x28, x0
  408370:	str	x1, [sp]
  408374:	mov	w5, w25
  408378:	mov	x3, x24
  40837c:	mov	x2, x23
  408380:	add	x6, x20, #0x28
  408384:	mov	x1, x27
  408388:	bl	405648 <__fxstatat@plt+0x36f8>
  40838c:	ldr	w0, [sp, #124]
  408390:	ldp	x29, x30, [sp, #16]
  408394:	ldp	x19, x20, [sp, #32]
  408398:	ldp	x23, x24, [sp, #64]
  40839c:	ldp	x25, x26, [sp, #80]
  4083a0:	str	w0, [x22]
  4083a4:	mov	x0, x28
  4083a8:	ldp	x21, x22, [sp, #48]
  4083ac:	ldp	x27, x28, [sp, #96]
  4083b0:	add	sp, sp, #0x80
  4083b4:	ret
  4083b8:	mov	x0, #0x0                   	// #0
  4083bc:	bl	40a070 <__fxstatat@plt+0x8120>
  4083c0:	mov	x21, x0
  4083c4:	str	x0, [x26, #680]
  4083c8:	ldp	x0, x1, [x20, #16]
  4083cc:	stp	x0, x1, [x21]
  4083d0:	b	4082d8 <__fxstatat@plt+0x6388>
  4083d4:	bl	40a208 <__fxstatat@plt+0x82b8>
  4083d8:	bl	401d10 <abort@plt>
  4083dc:	nop
  4083e0:	sub	sp, sp, #0x70
  4083e4:	stp	x29, x30, [sp, #16]
  4083e8:	add	x29, sp, #0x10
  4083ec:	stp	x19, x20, [sp, #32]
  4083f0:	stp	x21, x22, [sp, #48]
  4083f4:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  4083f8:	add	x19, x21, #0x2a8
  4083fc:	stp	x23, x24, [sp, #64]
  408400:	mov	x24, x0
  408404:	stp	x25, x26, [sp, #80]
  408408:	mov	x25, x1
  40840c:	str	x27, [sp, #96]
  408410:	bl	401f00 <__errno_location@plt>
  408414:	mov	x23, x0
  408418:	ldr	w0, [x19, #8]
  40841c:	ldr	x20, [x21, #680]
  408420:	cmp	w0, #0x0
  408424:	ldr	w26, [x23]
  408428:	b.gt	40846c <__fxstatat@plt+0x651c>
  40842c:	add	x0, x19, #0x10
  408430:	cmp	x20, x0
  408434:	b.eq	408520 <__fxstatat@plt+0x65d0>  // b.none
  408438:	mov	x0, x20
  40843c:	mov	x1, #0x10                  	// #16
  408440:	bl	40a070 <__fxstatat@plt+0x8120>
  408444:	mov	x20, x0
  408448:	str	x0, [x21, #680]
  40844c:	ldr	w0, [x19, #8]
  408450:	mov	w21, #0x1                   	// #1
  408454:	mov	w1, #0x0                   	// #0
  408458:	sub	w2, w21, w0
  40845c:	add	x0, x20, w0, sxtw #4
  408460:	sbfiz	x2, x2, #4, #32
  408464:	bl	401c60 <memset@plt>
  408468:	str	w21, [x19, #8]
  40846c:	ldp	x21, x22, [x20]
  408470:	add	x6, x19, #0x28
  408474:	ldp	x7, x0, [x19, #72]
  408478:	str	x0, [sp]
  40847c:	ldp	w4, w27, [x19, #32]
  408480:	mov	x3, x25
  408484:	mov	x2, x24
  408488:	mov	x1, x21
  40848c:	orr	w27, w27, #0x1
  408490:	mov	x0, x22
  408494:	mov	w5, w27
  408498:	bl	405648 <__fxstatat@plt+0x36f8>
  40849c:	cmp	x21, x0
  4084a0:	b.hi	4084f8 <__fxstatat@plt+0x65a8>  // b.pmore
  4084a4:	add	x21, x0, #0x1
  4084a8:	str	x21, [x20]
  4084ac:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  4084b0:	add	x0, x0, #0x360
  4084b4:	cmp	x22, x0
  4084b8:	b.eq	4084c4 <__fxstatat@plt+0x6574>  // b.none
  4084bc:	mov	x0, x22
  4084c0:	bl	401dc0 <free@plt>
  4084c4:	mov	x0, x21
  4084c8:	bl	40a040 <__fxstatat@plt+0x80f0>
  4084cc:	ldp	x7, x1, [x19, #72]
  4084d0:	str	x0, [x20, #8]
  4084d4:	ldr	w4, [x19, #32]
  4084d8:	mov	x22, x0
  4084dc:	str	x1, [sp]
  4084e0:	mov	w5, w27
  4084e4:	mov	x3, x25
  4084e8:	mov	x2, x24
  4084ec:	add	x6, x19, #0x28
  4084f0:	mov	x1, x21
  4084f4:	bl	405648 <__fxstatat@plt+0x36f8>
  4084f8:	mov	x0, x22
  4084fc:	ldp	x29, x30, [sp, #16]
  408500:	ldp	x19, x20, [sp, #32]
  408504:	ldp	x21, x22, [sp, #48]
  408508:	ldr	x27, [sp, #96]
  40850c:	str	w26, [x23]
  408510:	ldp	x23, x24, [sp, #64]
  408514:	ldp	x25, x26, [sp, #80]
  408518:	add	sp, sp, #0x70
  40851c:	ret
  408520:	mov	x1, #0x10                  	// #16
  408524:	mov	x0, #0x0                   	// #0
  408528:	bl	40a070 <__fxstatat@plt+0x8120>
  40852c:	mov	x20, x0
  408530:	str	x0, [x21, #680]
  408534:	ldp	x0, x1, [x19, #16]
  408538:	stp	x0, x1, [x20]
  40853c:	b	40844c <__fxstatat@plt+0x64fc>
  408540:	sub	sp, sp, #0x70
  408544:	stp	x29, x30, [sp, #16]
  408548:	add	x29, sp, #0x10
  40854c:	stp	x21, x22, [sp, #48]
  408550:	adrp	x22, 421000 <__fxstatat@plt+0x1f0b0>
  408554:	stp	x19, x20, [sp, #32]
  408558:	mov	w19, w0
  40855c:	stp	x23, x24, [sp, #64]
  408560:	mov	x24, x1
  408564:	stp	x25, x26, [sp, #80]
  408568:	stp	x27, x28, [sp, #96]
  40856c:	bl	401f00 <__errno_location@plt>
  408570:	ldr	w25, [x0]
  408574:	ldr	x21, [x22, #680]
  408578:	tbnz	w19, #31, 4086bc <__fxstatat@plt+0x676c>
  40857c:	add	x20, x22, #0x2a8
  408580:	mov	x23, x0
  408584:	ldr	w0, [x20, #8]
  408588:	cmp	w19, w0
  40858c:	b.lt	4085dc <__fxstatat@plt+0x668c>  // b.tstop
  408590:	mov	w0, #0x7fffffff            	// #2147483647
  408594:	cmp	w19, w0
  408598:	b.eq	4086b8 <__fxstatat@plt+0x6768>  // b.none
  40859c:	add	w26, w19, #0x1
  4085a0:	add	x0, x20, #0x10
  4085a4:	cmp	x21, x0
  4085a8:	sbfiz	x1, x26, #4, #32
  4085ac:	b.eq	40869c <__fxstatat@plt+0x674c>  // b.none
  4085b0:	mov	x0, x21
  4085b4:	bl	40a070 <__fxstatat@plt+0x8120>
  4085b8:	mov	x21, x0
  4085bc:	str	x0, [x22, #680]
  4085c0:	ldr	w0, [x20, #8]
  4085c4:	mov	w1, #0x0                   	// #0
  4085c8:	sub	w2, w26, w0
  4085cc:	add	x0, x21, w0, sxtw #4
  4085d0:	sbfiz	x2, x2, #4, #32
  4085d4:	bl	401c60 <memset@plt>
  4085d8:	str	w26, [x20, #8]
  4085dc:	sbfiz	x19, x19, #4, #32
  4085e0:	add	x6, x20, #0x28
  4085e4:	add	x26, x21, x19
  4085e8:	mov	x2, x24
  4085ec:	ldp	x7, x0, [x20, #72]
  4085f0:	mov	x3, #0xffffffffffffffff    	// #-1
  4085f4:	ldp	w4, w28, [x20, #32]
  4085f8:	ldr	x22, [x21, x19]
  4085fc:	orr	w28, w28, #0x1
  408600:	ldr	x27, [x26, #8]
  408604:	str	x0, [sp]
  408608:	mov	x1, x22
  40860c:	mov	w5, w28
  408610:	mov	x0, x27
  408614:	bl	405648 <__fxstatat@plt+0x36f8>
  408618:	cmp	x22, x0
  40861c:	b.hi	408674 <__fxstatat@plt+0x6724>  // b.pmore
  408620:	add	x22, x0, #0x1
  408624:	str	x22, [x21, x19]
  408628:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  40862c:	add	x0, x0, #0x360
  408630:	cmp	x27, x0
  408634:	b.eq	408640 <__fxstatat@plt+0x66f0>  // b.none
  408638:	mov	x0, x27
  40863c:	bl	401dc0 <free@plt>
  408640:	mov	x0, x22
  408644:	bl	40a040 <__fxstatat@plt+0x80f0>
  408648:	ldp	x7, x1, [x20, #72]
  40864c:	str	x0, [x26, #8]
  408650:	ldr	w4, [x20, #32]
  408654:	mov	x27, x0
  408658:	str	x1, [sp]
  40865c:	mov	w5, w28
  408660:	mov	x2, x24
  408664:	add	x6, x20, #0x28
  408668:	mov	x1, x22
  40866c:	mov	x3, #0xffffffffffffffff    	// #-1
  408670:	bl	405648 <__fxstatat@plt+0x36f8>
  408674:	mov	x0, x27
  408678:	ldp	x29, x30, [sp, #16]
  40867c:	ldp	x19, x20, [sp, #32]
  408680:	ldp	x21, x22, [sp, #48]
  408684:	ldp	x27, x28, [sp, #96]
  408688:	str	w25, [x23]
  40868c:	ldp	x23, x24, [sp, #64]
  408690:	ldp	x25, x26, [sp, #80]
  408694:	add	sp, sp, #0x70
  408698:	ret
  40869c:	mov	x0, #0x0                   	// #0
  4086a0:	bl	40a070 <__fxstatat@plt+0x8120>
  4086a4:	mov	x21, x0
  4086a8:	str	x0, [x22, #680]
  4086ac:	ldp	x0, x1, [x20, #16]
  4086b0:	stp	x0, x1, [x21]
  4086b4:	b	4085c0 <__fxstatat@plt+0x6670>
  4086b8:	bl	40a208 <__fxstatat@plt+0x82b8>
  4086bc:	bl	401d10 <abort@plt>
  4086c0:	sub	sp, sp, #0x60
  4086c4:	stp	x29, x30, [sp, #16]
  4086c8:	add	x29, sp, #0x10
  4086cc:	stp	x19, x20, [sp, #32]
  4086d0:	stp	x21, x22, [sp, #48]
  4086d4:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  4086d8:	add	x19, x21, #0x2a8
  4086dc:	stp	x23, x24, [sp, #64]
  4086e0:	mov	x24, x0
  4086e4:	stp	x25, x26, [sp, #80]
  4086e8:	bl	401f00 <__errno_location@plt>
  4086ec:	mov	x23, x0
  4086f0:	ldr	w0, [x19, #8]
  4086f4:	ldr	x20, [x21, #680]
  4086f8:	cmp	w0, #0x0
  4086fc:	ldr	w25, [x23]
  408700:	b.gt	408744 <__fxstatat@plt+0x67f4>
  408704:	add	x0, x19, #0x10
  408708:	cmp	x20, x0
  40870c:	b.eq	4087f4 <__fxstatat@plt+0x68a4>  // b.none
  408710:	mov	x0, x20
  408714:	mov	x1, #0x10                  	// #16
  408718:	bl	40a070 <__fxstatat@plt+0x8120>
  40871c:	mov	x20, x0
  408720:	str	x0, [x21, #680]
  408724:	ldr	w0, [x19, #8]
  408728:	mov	w21, #0x1                   	// #1
  40872c:	mov	w1, #0x0                   	// #0
  408730:	sub	w2, w21, w0
  408734:	add	x0, x20, w0, sxtw #4
  408738:	sbfiz	x2, x2, #4, #32
  40873c:	bl	401c60 <memset@plt>
  408740:	str	w21, [x19, #8]
  408744:	ldp	x21, x22, [x20]
  408748:	add	x6, x19, #0x28
  40874c:	ldp	x7, x0, [x19, #72]
  408750:	str	x0, [sp]
  408754:	ldp	w4, w26, [x19, #32]
  408758:	mov	x2, x24
  40875c:	mov	x1, x21
  408760:	mov	x0, x22
  408764:	orr	w26, w26, #0x1
  408768:	mov	x3, #0xffffffffffffffff    	// #-1
  40876c:	mov	w5, w26
  408770:	bl	405648 <__fxstatat@plt+0x36f8>
  408774:	cmp	x21, x0
  408778:	b.hi	4087d0 <__fxstatat@plt+0x6880>  // b.pmore
  40877c:	add	x21, x0, #0x1
  408780:	str	x21, [x20]
  408784:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  408788:	add	x0, x0, #0x360
  40878c:	cmp	x22, x0
  408790:	b.eq	40879c <__fxstatat@plt+0x684c>  // b.none
  408794:	mov	x0, x22
  408798:	bl	401dc0 <free@plt>
  40879c:	mov	x0, x21
  4087a0:	bl	40a040 <__fxstatat@plt+0x80f0>
  4087a4:	ldp	x7, x1, [x19, #72]
  4087a8:	str	x0, [x20, #8]
  4087ac:	ldr	w4, [x19, #32]
  4087b0:	mov	x22, x0
  4087b4:	str	x1, [sp]
  4087b8:	mov	w5, w26
  4087bc:	mov	x2, x24
  4087c0:	add	x6, x19, #0x28
  4087c4:	mov	x1, x21
  4087c8:	mov	x3, #0xffffffffffffffff    	// #-1
  4087cc:	bl	405648 <__fxstatat@plt+0x36f8>
  4087d0:	mov	x0, x22
  4087d4:	ldp	x29, x30, [sp, #16]
  4087d8:	ldp	x19, x20, [sp, #32]
  4087dc:	ldp	x21, x22, [sp, #48]
  4087e0:	str	w25, [x23]
  4087e4:	ldp	x23, x24, [sp, #64]
  4087e8:	ldp	x25, x26, [sp, #80]
  4087ec:	add	sp, sp, #0x60
  4087f0:	ret
  4087f4:	mov	x1, #0x10                  	// #16
  4087f8:	mov	x0, #0x0                   	// #0
  4087fc:	bl	40a070 <__fxstatat@plt+0x8120>
  408800:	mov	x20, x0
  408804:	str	x0, [x21, #680]
  408808:	ldp	x0, x1, [x19, #16]
  40880c:	stp	x0, x1, [x20]
  408810:	b	408724 <__fxstatat@plt+0x67d4>
  408814:	nop
  408818:	stp	x29, x30, [sp, #-32]!
  40881c:	mov	x29, sp
  408820:	str	x19, [sp, #16]
  408824:	mov	x19, x0
  408828:	mov	x0, #0x18                  	// #24
  40882c:	bl	40a040 <__fxstatat@plt+0x80f0>
  408830:	str	x19, [x0]
  408834:	stp	xzr, xzr, [x0, #8]
  408838:	ldr	x19, [sp, #16]
  40883c:	ldp	x29, x30, [sp], #32
  408840:	ret
  408844:	nop
  408848:	stp	x29, x30, [sp, #-32]!
  40884c:	mov	x29, sp
  408850:	bl	408b30 <__fxstatat@plt+0x6be0>
  408854:	cbz	x0, 40887c <__fxstatat@plt+0x692c>
  408858:	str	x19, [sp, #16]
  40885c:	mov	x19, x0
  408860:	mov	x0, #0x18                  	// #24
  408864:	bl	40a040 <__fxstatat@plt+0x80f0>
  408868:	str	x19, [x0]
  40886c:	stp	xzr, xzr, [x0, #8]
  408870:	ldr	x19, [sp, #16]
  408874:	ldp	x29, x30, [sp], #32
  408878:	ret
  40887c:	mov	x0, #0x0                   	// #0
  408880:	ldp	x29, x30, [sp], #32
  408884:	ret
  408888:	ldr	x0, [x0]
  40888c:	ret
  408890:	stp	x29, x30, [sp, #-80]!
  408894:	mov	x29, sp
  408898:	stp	x19, x20, [sp, #16]
  40889c:	mov	x20, x1
  4088a0:	stp	x21, x22, [sp, #32]
  4088a4:	add	x22, x1, #0x1
  4088a8:	stp	x23, x24, [sp, #48]
  4088ac:	mov	x23, x0
  4088b0:	ldp	x24, x21, [x0]
  4088b4:	ldr	x19, [x0, #16]
  4088b8:	b	4088ec <__fxstatat@plt+0x699c>
  4088bc:	cmp	x19, x20
  4088c0:	b.eq	4089e0 <__fxstatat@plt+0x6a90>  // b.none
  4088c4:	udiv	x3, x21, x22
  4088c8:	sub	x1, x19, x20
  4088cc:	udiv	x2, x1, x22
  4088d0:	msub	x4, x3, x22, x21
  4088d4:	msub	x1, x2, x22, x1
  4088d8:	sub	x19, x19, x1
  4088dc:	cmp	x21, x19
  4088e0:	b.ls	4089fc <__fxstatat@plt+0x6aac>  // b.plast
  4088e4:	sub	x19, x1, #0x1
  4088e8:	mov	x21, x4
  4088ec:	cmp	x19, x20
  4088f0:	b.cs	4088bc <__fxstatat@plt+0x696c>  // b.hs, b.nlast
  4088f4:	mov	x3, x19
  4088f8:	mov	x2, #0x0                   	// #0
  4088fc:	nop
  408900:	lsl	x3, x3, #8
  408904:	add	x2, x2, #0x1
  408908:	add	x3, x3, #0xff
  40890c:	cmp	x20, x3
  408910:	b.hi	408900 <__fxstatat@plt+0x69b0>  // b.pmore
  408914:	add	x1, sp, #0x48
  408918:	mov	x0, x24
  40891c:	bl	408de8 <__fxstatat@plt+0x6e98>
  408920:	lsl	x19, x19, #8
  408924:	ldrb	w1, [sp, #72]
  408928:	add	x19, x19, #0xff
  40892c:	cmp	x19, x20
  408930:	add	x21, x1, x21, lsl #8
  408934:	b.cs	4088bc <__fxstatat@plt+0x696c>  // b.hs, b.nlast
  408938:	ldrb	w1, [sp, #73]
  40893c:	lsl	x19, x19, #8
  408940:	add	x19, x19, #0xff
  408944:	cmp	x20, x19
  408948:	add	x21, x1, x21, lsl #8
  40894c:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  408950:	ldrb	w0, [sp, #74]
  408954:	lsl	x19, x19, #8
  408958:	add	x19, x19, #0xff
  40895c:	cmp	x20, x19
  408960:	add	x21, x0, x21, lsl #8
  408964:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  408968:	ldrb	w0, [sp, #75]
  40896c:	lsl	x19, x19, #8
  408970:	add	x19, x19, #0xff
  408974:	cmp	x20, x19
  408978:	add	x21, x0, x21, lsl #8
  40897c:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  408980:	ldrb	w0, [sp, #76]
  408984:	lsl	x19, x19, #8
  408988:	add	x19, x19, #0xff
  40898c:	cmp	x20, x19
  408990:	add	x21, x0, x21, lsl #8
  408994:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  408998:	ldrb	w0, [sp, #77]
  40899c:	lsl	x19, x19, #8
  4089a0:	add	x19, x19, #0xff
  4089a4:	cmp	x20, x19
  4089a8:	add	x21, x0, x21, lsl #8
  4089ac:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  4089b0:	ldrb	w0, [sp, #78]
  4089b4:	lsl	x19, x19, #8
  4089b8:	add	x19, x19, #0xff
  4089bc:	cmp	x20, x19
  4089c0:	add	x21, x0, x21, lsl #8
  4089c4:	b.ls	4088bc <__fxstatat@plt+0x696c>  // b.plast
  4089c8:	ldrb	w0, [sp, #79]
  4089cc:	lsl	x19, x19, #8
  4089d0:	add	x19, x19, #0xff
  4089d4:	cmp	x19, x20
  4089d8:	add	x21, x0, x21, lsl #8
  4089dc:	b.ne	4088c4 <__fxstatat@plt+0x6974>  // b.any
  4089e0:	stp	xzr, xzr, [x23, #8]
  4089e4:	mov	x0, x21
  4089e8:	ldp	x19, x20, [sp, #16]
  4089ec:	ldp	x21, x22, [sp, #32]
  4089f0:	ldp	x23, x24, [sp, #48]
  4089f4:	ldp	x29, x30, [sp], #80
  4089f8:	ret
  4089fc:	stp	x3, x2, [x23, #8]
  408a00:	mov	x21, x4
  408a04:	mov	x0, x21
  408a08:	ldp	x19, x20, [sp, #16]
  408a0c:	ldp	x21, x22, [sp, #32]
  408a10:	ldp	x23, x24, [sp, #48]
  408a14:	ldp	x29, x30, [sp], #80
  408a18:	ret
  408a1c:	nop
  408a20:	stp	x29, x30, [sp, #-32]!
  408a24:	mov	x2, #0xffffffffffffffff    	// #-1
  408a28:	mov	x1, #0x18                  	// #24
  408a2c:	mov	x29, sp
  408a30:	str	x19, [sp, #16]
  408a34:	mov	x19, x0
  408a38:	bl	401e70 <__explicit_bzero_chk@plt>
  408a3c:	mov	x0, x19
  408a40:	ldr	x19, [sp, #16]
  408a44:	ldp	x29, x30, [sp], #32
  408a48:	b	401dc0 <free@plt>
  408a4c:	nop
  408a50:	stp	x29, x30, [sp, #-48]!
  408a54:	mov	x29, sp
  408a58:	stp	x19, x20, [sp, #16]
  408a5c:	mov	x19, x0
  408a60:	ldr	x0, [x0]
  408a64:	stp	x21, x22, [sp, #32]
  408a68:	bl	408f60 <__fxstatat@plt+0x7010>
  408a6c:	mov	w21, w0
  408a70:	bl	401f00 <__errno_location@plt>
  408a74:	mov	x20, x0
  408a78:	mov	x2, #0xffffffffffffffff    	// #-1
  408a7c:	mov	x1, #0x18                  	// #24
  408a80:	mov	x0, x19
  408a84:	ldr	w22, [x20]
  408a88:	bl	401e70 <__explicit_bzero_chk@plt>
  408a8c:	mov	x0, x19
  408a90:	bl	401dc0 <free@plt>
  408a94:	str	w22, [x20]
  408a98:	mov	w0, w21
  408a9c:	ldp	x19, x20, [sp, #16]
  408aa0:	ldp	x21, x22, [sp, #32]
  408aa4:	ldp	x29, x30, [sp], #48
  408aa8:	ret
  408aac:	nop
  408ab0:	stp	x29, x30, [sp, #-48]!
  408ab4:	mov	x29, sp
  408ab8:	stp	x19, x20, [sp, #16]
  408abc:	stp	x21, x22, [sp, #32]
  408ac0:	cbz	x0, 408b10 <__fxstatat@plt+0x6bc0>
  408ac4:	mov	x19, x0
  408ac8:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  408acc:	ldr	w22, [x0, #672]
  408ad0:	bl	401f00 <__errno_location@plt>
  408ad4:	ldr	w21, [x0]
  408ad8:	cbnz	w21, 408b14 <__fxstatat@plt+0x6bc4>
  408adc:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  408ae0:	mov	w2, #0x5                   	// #5
  408ae4:	add	x1, x1, #0x188
  408ae8:	mov	x0, #0x0                   	// #0
  408aec:	bl	401ea0 <dcgettext@plt>
  408af0:	mov	x20, x0
  408af4:	mov	x0, x19
  408af8:	bl	4086c0 <__fxstatat@plt+0x6770>
  408afc:	mov	x2, x20
  408b00:	mov	x3, x0
  408b04:	mov	w1, w21
  408b08:	mov	w0, w22
  408b0c:	bl	401ad0 <error@plt>
  408b10:	bl	401d10 <abort@plt>
  408b14:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  408b18:	mov	w2, #0x5                   	// #5
  408b1c:	add	x1, x1, #0x198
  408b20:	mov	x0, #0x0                   	// #0
  408b24:	bl	401ea0 <dcgettext@plt>
  408b28:	mov	x20, x0
  408b2c:	b	408af4 <__fxstatat@plt+0x6ba4>
  408b30:	stp	x29, x30, [sp, #-96]!
  408b34:	mov	x29, sp
  408b38:	stp	x19, x20, [sp, #16]
  408b3c:	cbz	x1, 408c38 <__fxstatat@plt+0x6ce8>
  408b40:	stp	x21, x22, [sp, #32]
  408b44:	mov	x20, x1
  408b48:	mov	x21, x0
  408b4c:	cbz	x0, 408bb0 <__fxstatat@plt+0x6c60>
  408b50:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  408b54:	add	x1, x1, #0x1b8
  408b58:	bl	40ae08 <__fxstatat@plt+0x8eb8>
  408b5c:	mov	x22, x0
  408b60:	cbz	x0, 408d3c <__fxstatat@plt+0x6dec>
  408b64:	mov	x0, #0x1038                	// #4152
  408b68:	bl	40a040 <__fxstatat@plt+0x80f0>
  408b6c:	mov	x19, x0
  408b70:	cmp	x20, #0x1, lsl #12
  408b74:	adrp	x2, 408000 <__fxstatat@plt+0x60b0>
  408b78:	add	x2, x2, #0xab0
  408b7c:	mov	x0, x22
  408b80:	add	x1, x19, #0x18
  408b84:	stp	x22, x2, [x19]
  408b88:	mov	x3, #0x1000                	// #4096
  408b8c:	mov	w2, #0x0                   	// #0
  408b90:	str	x21, [x19, #16]
  408b94:	csel	x3, x20, x3, ls  // ls = plast
  408b98:	bl	401b10 <setvbuf@plt>
  408b9c:	ldp	x21, x22, [sp, #32]
  408ba0:	mov	x0, x19
  408ba4:	ldp	x19, x20, [sp, #16]
  408ba8:	ldp	x29, x30, [sp], #96
  408bac:	ret
  408bb0:	mov	x0, #0x1038                	// #4152
  408bb4:	stp	x23, x24, [sp, #48]
  408bb8:	bl	40a040 <__fxstatat@plt+0x80f0>
  408bbc:	mov	x19, x0
  408bc0:	adrp	x2, 408000 <__fxstatat@plt+0x60b0>
  408bc4:	add	x2, x2, #0xab0
  408bc8:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  408bcc:	mov	w1, #0x0                   	// #0
  408bd0:	add	x0, x0, #0x1a8
  408bd4:	stp	xzr, x2, [x19]
  408bd8:	add	x22, x19, #0x20
  408bdc:	stp	xzr, xzr, [x19, #16]
  408be0:	bl	401bf0 <open@plt>
  408be4:	mov	w21, w0
  408be8:	tbnz	w0, #31, 408c64 <__fxstatat@plt+0x6d14>
  408bec:	cmp	x20, #0x800
  408bf0:	mov	x1, x22
  408bf4:	mov	x23, #0x800                 	// #2048
  408bf8:	csel	x2, x20, x23, ls  // ls = plast
  408bfc:	mov	x3, #0x1018                	// #4120
  408c00:	bl	401e40 <__read_chk@plt>
  408c04:	mov	x20, x0
  408c08:	mov	w0, w21
  408c0c:	bl	401cd0 <close@plt>
  408c10:	cmp	x20, #0x7ff
  408c14:	b.le	408d48 <__fxstatat@plt+0x6df8>
  408c18:	mov	x0, x22
  408c1c:	bl	4091d8 <__fxstatat@plt+0x7288>
  408c20:	mov	x0, x19
  408c24:	ldp	x19, x20, [sp, #16]
  408c28:	ldp	x21, x22, [sp, #32]
  408c2c:	ldp	x23, x24, [sp, #48]
  408c30:	ldp	x29, x30, [sp], #96
  408c34:	ret
  408c38:	mov	x0, #0x1038                	// #4152
  408c3c:	bl	40a040 <__fxstatat@plt+0x80f0>
  408c40:	adrp	x1, 408000 <__fxstatat@plt+0x60b0>
  408c44:	add	x1, x1, #0xab0
  408c48:	stp	xzr, x1, [x0]
  408c4c:	mov	x19, x0
  408c50:	str	xzr, [x0, #16]
  408c54:	mov	x0, x19
  408c58:	ldp	x19, x20, [sp, #16]
  408c5c:	ldp	x29, x30, [sp], #96
  408c60:	ret
  408c64:	add	x21, sp, #0x50
  408c68:	mov	x1, #0x0                   	// #0
  408c6c:	mov	x0, x21
  408c70:	stp	x25, x26, [sp, #64]
  408c74:	bl	401c80 <gettimeofday@plt>
  408c78:	ldp	x0, x1, [sp, #80]
  408c7c:	stp	x0, x1, [x19, #32]
  408c80:	mov	x25, #0x14                  	// #20
  408c84:	bl	401b90 <getpid@plt>
  408c88:	mov	w3, w0
  408c8c:	mov	x1, x21
  408c90:	add	x0, x19, #0x30
  408c94:	mov	x2, #0x4                   	// #4
  408c98:	str	w3, [sp, #80]
  408c9c:	bl	401a70 <memcpy@plt>
  408ca0:	mov	x20, #0x800                 	// #2048
  408ca4:	sub	x23, x20, x25
  408ca8:	cmp	x23, #0x4
  408cac:	mov	x26, #0x4                   	// #4
  408cb0:	csel	x23, x23, x26, ls  // ls = plast
  408cb4:	add	x24, x23, x25
  408cb8:	bl	401c10 <getppid@plt>
  408cbc:	mov	w3, w0
  408cc0:	mov	x2, x23
  408cc4:	add	x0, x22, x25
  408cc8:	mov	x1, x21
  408ccc:	str	w3, [sp, #80]
  408cd0:	bl	401a70 <memcpy@plt>
  408cd4:	cmp	x24, #0x7ff
  408cd8:	b.hi	408dcc <__fxstatat@plt+0x6e7c>  // b.pmore
  408cdc:	sub	x23, x20, x24
  408ce0:	cmp	x23, x26
  408ce4:	csel	x23, x23, x26, ls  // ls = plast
  408ce8:	add	x25, x24, x23
  408cec:	bl	401af0 <getuid@plt>
  408cf0:	mov	w3, w0
  408cf4:	mov	x2, x23
  408cf8:	add	x0, x22, x24
  408cfc:	mov	x1, x21
  408d00:	str	w3, [sp, #80]
  408d04:	bl	401a70 <memcpy@plt>
  408d08:	cmp	x25, #0x7ff
  408d0c:	b.hi	408dcc <__fxstatat@plt+0x6e7c>  // b.pmore
  408d10:	bl	401e00 <getgid@plt>
  408d14:	mov	w3, w0
  408d18:	sub	x2, x20, x25
  408d1c:	add	x0, x22, x25
  408d20:	cmp	x2, x26
  408d24:	mov	x1, x21
  408d28:	csel	x2, x2, x26, ls  // ls = plast
  408d2c:	str	w3, [sp, #80]
  408d30:	bl	401a70 <memcpy@plt>
  408d34:	ldp	x25, x26, [sp, #64]
  408d38:	b	408c18 <__fxstatat@plt+0x6cc8>
  408d3c:	mov	x19, #0x0                   	// #0
  408d40:	ldp	x21, x22, [sp, #32]
  408d44:	b	408ba0 <__fxstatat@plt+0x6c50>
  408d48:	cmp	x20, #0x0
  408d4c:	mov	x1, #0x10                  	// #16
  408d50:	csel	x20, x20, xzr, ge  // ge = tcont
  408d54:	add	x21, sp, #0x50
  408d58:	sub	x24, x23, x20
  408d5c:	mov	x0, x21
  408d60:	cmp	x24, x1
  408d64:	stp	x25, x26, [sp, #64]
  408d68:	csel	x24, x24, x1, ls  // ls = plast
  408d6c:	add	x25, x22, x20
  408d70:	mov	x1, #0x0                   	// #0
  408d74:	bl	401c80 <gettimeofday@plt>
  408d78:	add	x20, x24, x20
  408d7c:	mov	x2, x24
  408d80:	mov	x1, x21
  408d84:	mov	x0, x25
  408d88:	bl	401a70 <memcpy@plt>
  408d8c:	cmp	x20, #0x7ff
  408d90:	b.hi	408dcc <__fxstatat@plt+0x6e7c>  // b.pmore
  408d94:	sub	x23, x23, x20
  408d98:	mov	x0, #0x4                   	// #4
  408d9c:	cmp	x23, x0
  408da0:	csel	x23, x23, x0, ls  // ls = plast
  408da4:	add	x25, x20, x23
  408da8:	bl	401b90 <getpid@plt>
  408dac:	mov	w3, w0
  408db0:	mov	x2, x23
  408db4:	add	x0, x22, x20
  408db8:	mov	x1, x21
  408dbc:	str	w3, [sp, #80]
  408dc0:	bl	401a70 <memcpy@plt>
  408dc4:	cmp	x25, #0x7ff
  408dc8:	b.ls	408ca0 <__fxstatat@plt+0x6d50>  // b.plast
  408dcc:	ldp	x25, x26, [sp, #64]
  408dd0:	b	408c18 <__fxstatat@plt+0x6cc8>
  408dd4:	nop
  408dd8:	str	x1, [x0, #8]
  408ddc:	ret
  408de0:	str	x1, [x0, #16]
  408de4:	ret
  408de8:	stp	x29, x30, [sp, #-80]!
  408dec:	mov	x29, sp
  408df0:	stp	x23, x24, [sp, #48]
  408df4:	ldr	x23, [x0]
  408df8:	stp	x19, x20, [sp, #16]
  408dfc:	mov	x20, x1
  408e00:	stp	x21, x22, [sp, #32]
  408e04:	mov	x19, x2
  408e08:	mov	x21, x0
  408e0c:	cbz	x23, 408e74 <__fxstatat@plt+0x6f24>
  408e10:	bl	401f00 <__errno_location@plt>
  408e14:	mov	x22, x0
  408e18:	b	408e3c <__fxstatat@plt+0x6eec>
  408e1c:	ldp	x0, x2, [x21]
  408e20:	ldr	w3, [x0]
  408e24:	ldr	x0, [x21, #16]
  408e28:	tst	x3, #0x20
  408e2c:	csel	w1, w1, wzr, ne  // ne = any
  408e30:	str	w1, [x22]
  408e34:	blr	x2
  408e38:	ldr	x23, [x21]
  408e3c:	mov	x2, x19
  408e40:	mov	x0, x20
  408e44:	mov	x1, #0x1                   	// #1
  408e48:	mov	x3, x23
  408e4c:	bl	401d40 <fread_unlocked@plt>
  408e50:	ldr	w1, [x22]
  408e54:	add	x20, x20, x0
  408e58:	subs	x19, x19, x0
  408e5c:	b.ne	408e1c <__fxstatat@plt+0x6ecc>  // b.any
  408e60:	ldp	x19, x20, [sp, #16]
  408e64:	ldp	x21, x22, [sp, #32]
  408e68:	ldp	x23, x24, [sp, #48]
  408e6c:	ldp	x29, x30, [sp], #80
  408e70:	ret
  408e74:	ldr	x23, [x0, #24]
  408e78:	str	x25, [sp, #64]
  408e7c:	add	x24, x0, #0x838
  408e80:	add	x25, x0, #0x20
  408e84:	cmp	x2, x23
  408e88:	mov	x22, #0x800                 	// #2048
  408e8c:	b.ls	408f4c <__fxstatat@plt+0x6ffc>  // b.plast
  408e90:	mov	x0, x20
  408e94:	sub	x1, x22, x23
  408e98:	add	x20, x20, x23
  408e9c:	add	x1, x24, x1
  408ea0:	mov	x2, x23
  408ea4:	bl	401a70 <memcpy@plt>
  408ea8:	mov	x1, x24
  408eac:	mov	x0, x25
  408eb0:	sub	x19, x19, x23
  408eb4:	tst	x20, #0x7
  408eb8:	b.eq	408ef4 <__fxstatat@plt+0x6fa4>  // b.none
  408ebc:	bl	408fb0 <__fxstatat@plt+0x7060>
  408ec0:	mov	x23, #0x800                 	// #2048
  408ec4:	cmp	x19, x23
  408ec8:	b.hi	408e90 <__fxstatat@plt+0x6f40>  // b.pmore
  408ecc:	mov	x22, x19
  408ed0:	mov	x23, #0x800                 	// #2048
  408ed4:	mov	x2, x22
  408ed8:	mov	x1, x24
  408edc:	mov	x0, x20
  408ee0:	sub	x22, x23, x22
  408ee4:	bl	401a70 <memcpy@plt>
  408ee8:	ldr	x25, [sp, #64]
  408eec:	str	x22, [x21, #24]
  408ef0:	b	408e60 <__fxstatat@plt+0x6f10>
  408ef4:	mov	x22, x19
  408ef8:	and	x19, x19, #0x7ff
  408efc:	add	x23, x20, x22
  408f00:	b	408f14 <__fxstatat@plt+0x6fc4>
  408f04:	mov	x1, x20
  408f08:	bl	408fb0 <__fxstatat@plt+0x7060>
  408f0c:	subs	x22, x22, #0x800
  408f10:	b.eq	408f30 <__fxstatat@plt+0x6fe0>  // b.none
  408f14:	mov	x0, x25
  408f18:	cmp	x19, x22
  408f1c:	sub	x20, x23, x22
  408f20:	b.ne	408f04 <__fxstatat@plt+0x6fb4>  // b.any
  408f24:	mov	x1, x24
  408f28:	bl	408fb0 <__fxstatat@plt+0x7060>
  408f2c:	b	408ed0 <__fxstatat@plt+0x6f80>
  408f30:	ldr	x25, [sp, #64]
  408f34:	str	xzr, [x21, #24]
  408f38:	ldp	x19, x20, [sp, #16]
  408f3c:	ldp	x21, x22, [sp, #32]
  408f40:	ldp	x23, x24, [sp, #48]
  408f44:	ldp	x29, x30, [sp], #80
  408f48:	ret
  408f4c:	sub	x24, x24, x23
  408f50:	mov	x22, x2
  408f54:	add	x24, x24, #0x800
  408f58:	b	408ed4 <__fxstatat@plt+0x6f84>
  408f5c:	nop
  408f60:	stp	x29, x30, [sp, #-32]!
  408f64:	mov	x2, #0xffffffffffffffff    	// #-1
  408f68:	mov	x1, #0x1038                	// #4152
  408f6c:	mov	x29, sp
  408f70:	stp	x19, x20, [sp, #16]
  408f74:	mov	x19, x0
  408f78:	ldr	x20, [x0]
  408f7c:	bl	401e70 <__explicit_bzero_chk@plt>
  408f80:	mov	x0, x19
  408f84:	bl	401dc0 <free@plt>
  408f88:	cbz	x20, 408f9c <__fxstatat@plt+0x704c>
  408f8c:	mov	x0, x20
  408f90:	ldp	x19, x20, [sp, #16]
  408f94:	ldp	x29, x30, [sp], #32
  408f98:	b	40a950 <__fxstatat@plt+0x8a00>
  408f9c:	mov	w0, #0x0                   	// #0
  408fa0:	ldp	x19, x20, [sp, #16]
  408fa4:	ldp	x29, x30, [sp], #32
  408fa8:	ret
  408fac:	nop
  408fb0:	ldr	x8, [x0, #2064]
  408fb4:	add	x6, x0, #0x400
  408fb8:	ldr	x4, [x0, #2056]
  408fbc:	add	x8, x8, #0x1
  408fc0:	ldr	x2, [x0, #2048]
  408fc4:	mov	x5, x1
  408fc8:	mov	x3, x0
  408fcc:	add	x7, x4, x8
  408fd0:	str	x8, [x0, #2064]
  408fd4:	nop
  408fd8:	ldr	x8, [x3]
  408fdc:	eor	x9, x2, x2, lsl #21
  408fe0:	ldr	x2, [x3, #1024]
  408fe4:	and	x4, x8, #0x7f8
  408fe8:	add	x3, x3, #0x20
  408fec:	add	x5, x5, #0x20
  408ff0:	sub	x2, x2, #0x1
  408ff4:	ldr	x4, [x0, x4]
  408ff8:	sub	x2, x2, x9
  408ffc:	add	x4, x2, x4
  409000:	eor	x2, x2, x2, lsr #5
  409004:	add	x4, x4, x7
  409008:	stur	x4, [x3, #-32]
  40900c:	lsr	x4, x4, #8
  409010:	and	x4, x4, #0x7f8
  409014:	ldr	x4, [x0, x4]
  409018:	add	x8, x8, x4
  40901c:	stur	x8, [x5, #-32]
  409020:	ldur	x7, [x3, #-24]
  409024:	ldr	x9, [x3, #1000]
  409028:	and	x4, x7, #0x7f8
  40902c:	add	x2, x2, x9
  409030:	ldr	x9, [x0, x4]
  409034:	eor	x4, x2, x2, lsl #12
  409038:	add	x2, x2, x9
  40903c:	add	x2, x2, x8
  409040:	stur	x2, [x3, #-24]
  409044:	lsr	x2, x2, #8
  409048:	and	x2, x2, #0x7f8
  40904c:	ldr	x2, [x0, x2]
  409050:	add	x7, x7, x2
  409054:	stur	x7, [x5, #-24]
  409058:	ldur	x8, [x3, #-16]
  40905c:	ldr	x9, [x3, #1008]
  409060:	and	x2, x8, #0x7f8
  409064:	add	x4, x4, x9
  409068:	ldr	x2, [x0, x2]
  40906c:	eor	x9, x4, x4, lsr #33
  409070:	add	x4, x4, x2
  409074:	add	x4, x4, x7
  409078:	stur	x4, [x3, #-16]
  40907c:	lsr	x4, x4, #8
  409080:	and	x4, x4, #0x7f8
  409084:	ldr	x4, [x0, x4]
  409088:	add	x8, x8, x4
  40908c:	stur	x8, [x5, #-16]
  409090:	ldur	x7, [x3, #-8]
  409094:	ldr	x2, [x3, #1016]
  409098:	and	x4, x7, #0x7f8
  40909c:	add	x2, x9, x2
  4090a0:	ldr	x4, [x0, x4]
  4090a4:	add	x4, x2, x4
  4090a8:	add	x4, x4, x8
  4090ac:	stur	x4, [x3, #-8]
  4090b0:	cmp	x3, x6
  4090b4:	lsr	x4, x4, #8
  4090b8:	and	x4, x4, #0x7f8
  4090bc:	ldr	x4, [x0, x4]
  4090c0:	add	x7, x7, x4
  4090c4:	stur	x7, [x5, #-8]
  4090c8:	b.ne	408fd8 <__fxstatat@plt+0x7088>  // b.any
  4090cc:	add	x6, x1, #0x400
  4090d0:	mov	x5, x0
  4090d4:	add	x1, x1, #0x800
  4090d8:	ldr	x8, [x5, #1024]
  4090dc:	eor	x2, x2, x2, lsl #21
  4090e0:	ldr	x3, [x5]
  4090e4:	and	x4, x8, #0x7f8
  4090e8:	add	x6, x6, #0x20
  4090ec:	add	x5, x5, #0x20
  4090f0:	sub	x3, x3, #0x1
  4090f4:	ldr	x4, [x0, x4]
  4090f8:	sub	x2, x3, x2
  4090fc:	add	x4, x2, x4
  409100:	eor	x2, x2, x2, lsr #5
  409104:	add	x4, x4, x7
  409108:	str	x4, [x5, #992]
  40910c:	lsr	x4, x4, #8
  409110:	and	x4, x4, #0x7f8
  409114:	ldr	x7, [x0, x4]
  409118:	add	x7, x8, x7
  40911c:	stur	x7, [x6, #-32]
  409120:	ldr	x4, [x5, #1000]
  409124:	ldur	x8, [x5, #-24]
  409128:	and	x3, x4, #0x7f8
  40912c:	add	x2, x2, x8
  409130:	ldr	x8, [x0, x3]
  409134:	eor	x3, x2, x2, lsl #12
  409138:	add	x2, x2, x8
  40913c:	add	x2, x2, x7
  409140:	str	x2, [x5, #1000]
  409144:	lsr	x2, x2, #8
  409148:	and	x2, x2, #0x7f8
  40914c:	ldr	x2, [x0, x2]
  409150:	add	x4, x4, x2
  409154:	stur	x4, [x6, #-24]
  409158:	ldr	x7, [x5, #1008]
  40915c:	ldur	x8, [x5, #-16]
  409160:	and	x2, x7, #0x7f8
  409164:	add	x3, x3, x8
  409168:	ldr	x2, [x0, x2]
  40916c:	eor	x8, x3, x3, lsr #33
  409170:	add	x3, x3, x2
  409174:	add	x3, x3, x4
  409178:	str	x3, [x5, #1008]
  40917c:	lsr	x3, x3, #8
  409180:	and	x3, x3, #0x7f8
  409184:	ldr	x3, [x0, x3]
  409188:	add	x7, x7, x3
  40918c:	stur	x7, [x6, #-16]
  409190:	ldr	x4, [x5, #1016]
  409194:	ldur	x2, [x5, #-8]
  409198:	and	x3, x4, #0x7f8
  40919c:	add	x2, x8, x2
  4091a0:	ldr	x3, [x0, x3]
  4091a4:	add	x3, x2, x3
  4091a8:	add	x3, x3, x7
  4091ac:	str	x3, [x5, #1016]
  4091b0:	lsr	x3, x3, #8
  4091b4:	and	x3, x3, #0x7f8
  4091b8:	ldr	x7, [x0, x3]
  4091bc:	add	x7, x4, x7
  4091c0:	stur	x7, [x6, #-8]
  4091c4:	cmp	x6, x1
  4091c8:	b.ne	4090d8 <__fxstatat@plt+0x7188>  // b.any
  4091cc:	str	x2, [x0, #2048]
  4091d0:	str	x7, [x0, #2056]
  4091d4:	ret
  4091d8:	mov	x3, #0xc0ab                	// #49323
  4091dc:	mov	x14, #0x89ed                	// #35309
  4091e0:	mov	x1, #0x9315                	// #37653
  4091e4:	mov	x2, #0xe0ce                	// #57550
  4091e8:	mov	x7, #0x5524                	// #21796
  4091ec:	mov	x6, #0x12a0                	// #4768
  4091f0:	mov	x10, #0xc862                	// #51298
  4091f4:	mov	x9, #0x4b7c                	// #19324
  4091f8:	movk	x3, #0x6c44, lsl #16
  4091fc:	movk	x14, #0xcbfc, lsl #16
  409200:	movk	x1, #0xa5a0, lsl #16
  409204:	movk	x2, #0x8355, lsl #16
  409208:	movk	x7, #0x4a59, lsl #16
  40920c:	movk	x6, #0x3d47, lsl #16
  409210:	movk	x10, #0xc73a, lsl #16
  409214:	movk	x9, #0xa288, lsl #16
  409218:	movk	x3, #0x704f, lsl #32
  40921c:	movk	x14, #0x5bf2, lsl #32
  409220:	movk	x1, #0x4a0f, lsl #32
  409224:	movk	x2, #0x53db, lsl #32
  409228:	movk	x7, #0x2e82, lsl #32
  40922c:	movk	x6, #0xa505, lsl #32
  409230:	movk	x10, #0xb322, lsl #32
  409234:	movk	x9, #0x4677, lsl #32
  409238:	mov	x5, x0
  40923c:	add	x8, x0, #0x800
  409240:	mov	x4, x0
  409244:	movk	x3, #0x98f5, lsl #48
  409248:	movk	x14, #0xae98, lsl #48
  40924c:	movk	x1, #0x48fe, lsl #48
  409250:	movk	x2, #0x82f0, lsl #48
  409254:	movk	x7, #0xb29b, lsl #48
  409258:	movk	x6, #0x8c0e, lsl #48
  40925c:	movk	x10, #0xb9f8, lsl #48
  409260:	movk	x9, #0x647c, lsl #48
  409264:	nop
  409268:	ldr	x12, [x4, #32]
  40926c:	ldr	x13, [x4]
  409270:	add	x2, x2, x12
  409274:	ldr	x11, [x4, #56]
  409278:	sub	x13, x13, x2
  40927c:	add	x9, x13, x9
  409280:	ldp	x12, x13, [x4, #8]
  409284:	add	x3, x3, x11
  409288:	ldr	x11, [x4, #40]
  40928c:	add	x1, x1, x11
  409290:	ldr	x11, [x4, #48]
  409294:	eor	x1, x1, x3, lsr #9
  409298:	sub	x12, x12, x1
  40929c:	add	x3, x3, x9
  4092a0:	add	x10, x12, x10
  4092a4:	add	x11, x14, x11
  4092a8:	ldr	x12, [x4, #24]
  4092ac:	eor	x11, x11, x9, lsl #9
  4092b0:	eor	x3, x3, x10, lsr #23
  4092b4:	sub	x13, x13, x11
  4092b8:	add	x6, x13, x6
  4092bc:	sub	x12, x12, x3
  4092c0:	add	x7, x12, x7
  4092c4:	add	x9, x9, x10
  4092c8:	eor	x9, x9, x6, lsl #15
  4092cc:	add	x10, x10, x6
  4092d0:	eor	x10, x10, x7, lsr #14
  4092d4:	sub	x2, x2, x9
  4092d8:	sub	x1, x1, x10
  4092dc:	add	x6, x6, x7
  4092e0:	eor	x6, x6, x2, lsl #20
  4092e4:	add	x7, x7, x2
  4092e8:	eor	x7, x7, x1, lsr #17
  4092ec:	sub	x11, x11, x6
  4092f0:	sub	x3, x3, x7
  4092f4:	add	x2, x2, x1
  4092f8:	eor	x2, x2, x11, lsl #14
  4092fc:	add	x1, x1, x11
  409300:	add	x14, x11, x3
  409304:	stp	x9, x10, [x4]
  409308:	stp	x6, x7, [x4, #16]
  40930c:	stp	x2, x1, [x4, #32]
  409310:	stp	x14, x3, [x4, #48]
  409314:	add	x4, x4, #0x40
  409318:	cmp	x8, x4
  40931c:	b.ne	409268 <__fxstatat@plt+0x7318>  // b.any
  409320:	ldp	x12, x13, [x5]
  409324:	ldr	x11, [x5, #32]
  409328:	ldr	x4, [x5, #56]
  40932c:	add	x2, x2, x11
  409330:	sub	x12, x12, x2
  409334:	add	x3, x3, x4
  409338:	add	x9, x12, x9
  40933c:	ldr	x4, [x5, #40]
  409340:	ldp	x12, x11, [x5, #16]
  409344:	add	x1, x1, x4
  409348:	ldr	x4, [x5, #48]
  40934c:	eor	x1, x1, x3, lsr #9
  409350:	sub	x13, x13, x1
  409354:	add	x3, x3, x9
  409358:	add	x10, x13, x10
  40935c:	add	x4, x14, x4
  409360:	eor	x4, x4, x9, lsl #9
  409364:	add	x9, x9, x10
  409368:	eor	x3, x3, x10, lsr #23
  40936c:	sub	x12, x12, x4
  409370:	add	x6, x12, x6
  409374:	sub	x11, x11, x3
  409378:	add	x7, x11, x7
  40937c:	add	x10, x10, x6
  409380:	eor	x9, x9, x6, lsl #15
  409384:	add	x6, x6, x7
  409388:	eor	x10, x10, x7, lsr #14
  40938c:	sub	x2, x2, x9
  409390:	sub	x1, x1, x10
  409394:	add	x7, x7, x2
  409398:	eor	x6, x6, x2, lsl #20
  40939c:	add	x2, x2, x1
  4093a0:	eor	x7, x7, x1, lsr #17
  4093a4:	sub	x4, x4, x6
  4093a8:	sub	x3, x3, x7
  4093ac:	add	x1, x1, x4
  4093b0:	eor	x2, x2, x4, lsl #14
  4093b4:	add	x14, x4, x3
  4093b8:	stp	x9, x10, [x5]
  4093bc:	stp	x6, x7, [x5, #16]
  4093c0:	stp	x2, x1, [x5, #32]
  4093c4:	stp	x14, x3, [x5, #48]
  4093c8:	add	x5, x5, #0x40
  4093cc:	cmp	x5, x8
  4093d0:	b.ne	409320 <__fxstatat@plt+0x73d0>  // b.any
  4093d4:	add	x1, x0, #0x800
  4093d8:	stp	xzr, xzr, [x1]
  4093dc:	str	xzr, [x0, #2064]
  4093e0:	ret
  4093e4:	nop
  4093e8:	stp	x29, x30, [sp, #-336]!
  4093ec:	mov	x29, sp
  4093f0:	stp	x19, x20, [sp, #16]
  4093f4:	mov	x20, x3
  4093f8:	stp	x21, x22, [sp, #32]
  4093fc:	mov	x21, x1
  409400:	stp	x23, x24, [sp, #48]
  409404:	mov	w24, w2
  409408:	stp	x25, x26, [sp, #64]
  40940c:	mov	w25, w0
  409410:	mov	w26, w4
  409414:	bl	401de0 <renameat2@plt>
  409418:	mov	w19, w0
  40941c:	tbz	w0, #31, 40945c <__fxstatat@plt+0x750c>
  409420:	bl	401f00 <__errno_location@plt>
  409424:	mov	x22, x0
  409428:	ldr	w0, [x0]
  40942c:	sub	w1, w0, #0x16
  409430:	tst	w1, #0xffffffef
  409434:	cset	w23, ne  // ne = any
  409438:	cmp	w0, #0x5f
  40943c:	csel	w23, w23, wzr, ne  // ne = any
  409440:	cbnz	w23, 40945c <__fxstatat@plt+0x750c>
  409444:	cbz	w26, 4094b0 <__fxstatat@plt+0x7560>
  409448:	tst	w26, #0xfffffffe
  40944c:	b.eq	409478 <__fxstatat@plt+0x7528>  // b.none
  409450:	mov	w0, #0x5f                  	// #95
  409454:	mov	w19, #0xffffffff            	// #-1
  409458:	str	w0, [x22]
  40945c:	mov	w0, w19
  409460:	ldp	x19, x20, [sp, #16]
  409464:	ldp	x21, x22, [sp, #32]
  409468:	ldp	x23, x24, [sp, #48]
  40946c:	ldp	x25, x26, [sp, #64]
  409470:	ldp	x29, x30, [sp], #336
  409474:	ret
  409478:	add	x3, sp, #0xd0
  40947c:	mov	x2, x20
  409480:	mov	w1, w24
  409484:	mov	w4, #0x100                 	// #256
  409488:	mov	w0, #0x0                   	// #0
  40948c:	bl	401f50 <__fxstatat@plt>
  409490:	cbz	w0, 4095a0 <__fxstatat@plt+0x7650>
  409494:	ldr	w0, [x22]
  409498:	cmp	w0, #0x4b
  40949c:	b.eq	4095a0 <__fxstatat@plt+0x7650>  // b.none
  4094a0:	cmp	w0, #0x2
  4094a4:	b.ne	409598 <__fxstatat@plt+0x7648>  // b.any
  4094a8:	mov	w23, #0x1                   	// #1
  4094ac:	nop
  4094b0:	mov	x0, x21
  4094b4:	bl	401aa0 <strlen@plt>
  4094b8:	mov	x19, x0
  4094bc:	mov	x0, x20
  4094c0:	bl	401aa0 <strlen@plt>
  4094c4:	cmp	x19, #0x0
  4094c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4094cc:	b.eq	409564 <__fxstatat@plt+0x7614>  // b.none
  4094d0:	add	x19, x21, x19
  4094d4:	add	x0, x20, x0
  4094d8:	mov	w1, #0x2f                  	// #47
  4094dc:	ldurb	w2, [x19, #-1]
  4094e0:	ldurb	w0, [x0, #-1]
  4094e4:	cmp	w2, w1
  4094e8:	ccmp	w0, w1, #0x4, ne  // ne = any
  4094ec:	b.ne	409564 <__fxstatat@plt+0x7614>  // b.any
  4094f0:	add	x3, sp, #0x50
  4094f4:	mov	x2, x21
  4094f8:	mov	w1, w25
  4094fc:	mov	w4, #0x100                 	// #256
  409500:	mov	w0, #0x0                   	// #0
  409504:	bl	401f50 <__fxstatat@plt>
  409508:	cbnz	w0, 409598 <__fxstatat@plt+0x7648>
  40950c:	cbz	w23, 409530 <__fxstatat@plt+0x75e0>
  409510:	ldr	w0, [sp, #96]
  409514:	and	w0, w0, #0xf000
  409518:	cmp	w0, #0x4, lsl #12
  40951c:	b.eq	409564 <__fxstatat@plt+0x7614>  // b.none
  409520:	mov	w0, #0x2                   	// #2
  409524:	mov	w19, #0xffffffff            	// #-1
  409528:	str	w0, [x22]
  40952c:	b	40945c <__fxstatat@plt+0x750c>
  409530:	add	x3, sp, #0xd0
  409534:	mov	x2, x20
  409538:	mov	w1, w24
  40953c:	mov	w4, #0x100                 	// #256
  409540:	bl	401f50 <__fxstatat@plt>
  409544:	cbz	w0, 4095b0 <__fxstatat@plt+0x7660>
  409548:	ldr	w0, [x22]
  40954c:	cmp	w0, #0x2
  409550:	b.ne	409598 <__fxstatat@plt+0x7648>  // b.any
  409554:	ldr	w0, [sp, #96]
  409558:	and	w0, w0, #0xf000
  40955c:	cmp	w0, #0x4, lsl #12
  409560:	b.ne	409598 <__fxstatat@plt+0x7648>  // b.any
  409564:	mov	x3, x20
  409568:	mov	w2, w24
  40956c:	mov	x1, x21
  409570:	mov	w0, w25
  409574:	bl	401e10 <renameat@plt>
  409578:	mov	w19, w0
  40957c:	mov	w0, w19
  409580:	ldp	x19, x20, [sp, #16]
  409584:	ldp	x21, x22, [sp, #32]
  409588:	ldp	x23, x24, [sp, #48]
  40958c:	ldp	x25, x26, [sp, #64]
  409590:	ldp	x29, x30, [sp], #336
  409594:	ret
  409598:	mov	w19, #0xffffffff            	// #-1
  40959c:	b	40945c <__fxstatat@plt+0x750c>
  4095a0:	mov	w0, #0x11                  	// #17
  4095a4:	mov	w19, #0xffffffff            	// #-1
  4095a8:	str	w0, [x22]
  4095ac:	b	40945c <__fxstatat@plt+0x750c>
  4095b0:	ldr	w0, [sp, #224]
  4095b4:	and	w0, w0, #0xf000
  4095b8:	cmp	w0, #0x4, lsl #12
  4095bc:	b.eq	4095d0 <__fxstatat@plt+0x7680>  // b.none
  4095c0:	mov	w0, #0x14                  	// #20
  4095c4:	mov	w19, #0xffffffff            	// #-1
  4095c8:	str	w0, [x22]
  4095cc:	b	40945c <__fxstatat@plt+0x750c>
  4095d0:	ldr	w0, [sp, #96]
  4095d4:	and	w0, w0, #0xf000
  4095d8:	cmp	w0, #0x4, lsl #12
  4095dc:	b.eq	409564 <__fxstatat@plt+0x7614>  // b.none
  4095e0:	mov	w0, #0x15                  	// #21
  4095e4:	mov	w19, #0xffffffff            	// #-1
  4095e8:	str	w0, [x22]
  4095ec:	b	40945c <__fxstatat@plt+0x750c>
  4095f0:	stp	x29, x30, [sp, #-48]!
  4095f4:	cmp	w0, #0x2
  4095f8:	mov	x29, sp
  4095fc:	stp	x19, x20, [sp, #16]
  409600:	mov	w19, w0
  409604:	b.ls	409618 <__fxstatat@plt+0x76c8>  // b.plast
  409608:	mov	w0, w19
  40960c:	ldp	x19, x20, [sp, #16]
  409610:	ldp	x29, x30, [sp], #48
  409614:	ret
  409618:	str	x21, [sp, #32]
  40961c:	bl	40af70 <__fxstatat@plt+0x9020>
  409620:	mov	w21, w0
  409624:	bl	401f00 <__errno_location@plt>
  409628:	mov	x20, x0
  40962c:	mov	w0, w19
  409630:	mov	w19, w21
  409634:	ldr	w21, [x20]
  409638:	bl	401cd0 <close@plt>
  40963c:	str	w21, [x20]
  409640:	mov	w0, w19
  409644:	ldp	x19, x20, [sp, #16]
  409648:	ldr	x21, [sp, #32]
  40964c:	ldp	x29, x30, [sp], #48
  409650:	ret
  409654:	nop
  409658:	sub	sp, sp, #0x50
  40965c:	stp	x29, x30, [sp, #32]
  409660:	add	x29, sp, #0x20
  409664:	stp	x19, x20, [sp, #48]
  409668:	mov	x19, x5
  40966c:	mov	x20, x4
  409670:	str	x21, [sp, #64]
  409674:	mov	x5, x3
  409678:	mov	x21, x0
  40967c:	cbz	x1, 409858 <__fxstatat@plt+0x7908>
  409680:	mov	x4, x2
  409684:	mov	x3, x1
  409688:	adrp	x2, 40e000 <__fxstatat@plt+0xc0b0>
  40968c:	mov	w1, #0x1                   	// #1
  409690:	add	x2, x2, #0x1c0
  409694:	bl	401d80 <__fprintf_chk@plt>
  409698:	mov	w2, #0x5                   	// #5
  40969c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  4096a0:	mov	x0, #0x0                   	// #0
  4096a4:	add	x1, x1, #0x1d8
  4096a8:	bl	401ea0 <dcgettext@plt>
  4096ac:	mov	x3, x0
  4096b0:	mov	w4, #0x7e3                 	// #2019
  4096b4:	mov	w1, #0x1                   	// #1
  4096b8:	mov	x0, x21
  4096bc:	adrp	x2, 40e000 <__fxstatat@plt+0xc0b0>
  4096c0:	add	x2, x2, #0x4d0
  4096c4:	bl	401d80 <__fprintf_chk@plt>
  4096c8:	mov	w2, #0x5                   	// #5
  4096cc:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  4096d0:	mov	x0, #0x0                   	// #0
  4096d4:	add	x1, x1, #0x1e0
  4096d8:	bl	401ea0 <dcgettext@plt>
  4096dc:	mov	x1, x21
  4096e0:	bl	401eb0 <fputs_unlocked@plt>
  4096e4:	cmp	x19, #0x5
  4096e8:	b.eq	409874 <__fxstatat@plt+0x7924>  // b.none
  4096ec:	b.hi	409740 <__fxstatat@plt+0x77f0>  // b.pmore
  4096f0:	cmp	x19, #0x2
  4096f4:	b.eq	4098b4 <__fxstatat@plt+0x7964>  // b.none
  4096f8:	b.ls	4097b4 <__fxstatat@plt+0x7864>  // b.plast
  4096fc:	cmp	x19, #0x3
  409700:	b.eq	409934 <__fxstatat@plt+0x79e4>  // b.none
  409704:	mov	w2, #0x5                   	// #5
  409708:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40970c:	mov	x0, #0x0                   	// #0
  409710:	add	x1, x1, #0x2f8
  409714:	bl	401ea0 <dcgettext@plt>
  409718:	mov	x2, x0
  40971c:	ldp	x3, x4, [x20]
  409720:	mov	x0, x21
  409724:	ldp	x5, x6, [x20, #16]
  409728:	mov	w1, #0x1                   	// #1
  40972c:	ldp	x29, x30, [sp, #32]
  409730:	ldp	x19, x20, [sp, #48]
  409734:	ldr	x21, [sp, #64]
  409738:	add	sp, sp, #0x50
  40973c:	b	401d80 <__fprintf_chk@plt>
  409740:	cmp	x19, #0x8
  409744:	b.eq	409970 <__fxstatat@plt+0x7a20>  // b.none
  409748:	b.ls	4097f8 <__fxstatat@plt+0x78a8>  // b.plast
  40974c:	cmp	x19, #0x9
  409750:	b.ne	409924 <__fxstatat@plt+0x79d4>  // b.any
  409754:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409758:	add	x1, x1, #0x3c8
  40975c:	mov	w2, #0x5                   	// #5
  409760:	mov	x0, #0x0                   	// #0
  409764:	bl	401ea0 <dcgettext@plt>
  409768:	ldp	x7, x8, [x20, #32]
  40976c:	mov	x2, x0
  409770:	ldp	x3, x4, [x20]
  409774:	mov	x0, x21
  409778:	ldp	x5, x6, [x20, #16]
  40977c:	str	x8, [sp]
  409780:	mov	w1, #0x1                   	// #1
  409784:	ldr	x8, [x20, #48]
  409788:	str	x8, [sp, #8]
  40978c:	ldr	x8, [x20, #56]
  409790:	str	x8, [sp, #16]
  409794:	ldr	x8, [x20, #64]
  409798:	str	x8, [sp, #24]
  40979c:	bl	401d80 <__fprintf_chk@plt>
  4097a0:	ldp	x29, x30, [sp, #32]
  4097a4:	ldp	x19, x20, [sp, #48]
  4097a8:	ldr	x21, [sp, #64]
  4097ac:	add	sp, sp, #0x50
  4097b0:	ret
  4097b4:	cbz	x19, 409844 <__fxstatat@plt+0x78f4>
  4097b8:	cmp	x19, #0x1
  4097bc:	b.ne	409924 <__fxstatat@plt+0x79d4>  // b.any
  4097c0:	mov	w2, #0x5                   	// #5
  4097c4:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  4097c8:	mov	x0, #0x0                   	// #0
  4097cc:	add	x1, x1, #0x2b0
  4097d0:	bl	401ea0 <dcgettext@plt>
  4097d4:	mov	x2, x0
  4097d8:	mov	w1, w19
  4097dc:	mov	x0, x21
  4097e0:	ldr	x3, [x20]
  4097e4:	ldp	x29, x30, [sp, #32]
  4097e8:	ldp	x19, x20, [sp, #48]
  4097ec:	ldr	x21, [sp, #64]
  4097f0:	add	sp, sp, #0x50
  4097f4:	b	401d80 <__fprintf_chk@plt>
  4097f8:	cmp	x19, #0x6
  4097fc:	b.eq	4098ec <__fxstatat@plt+0x799c>  // b.none
  409800:	cmp	x19, #0x7
  409804:	b.ne	409924 <__fxstatat@plt+0x79d4>  // b.any
  409808:	mov	w2, #0x5                   	// #5
  40980c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409810:	mov	x0, #0x0                   	// #0
  409814:	add	x1, x1, #0x368
  409818:	bl	401ea0 <dcgettext@plt>
  40981c:	mov	x2, x0
  409820:	ldp	x7, x8, [x20, #32]
  409824:	mov	x0, x21
  409828:	ldp	x3, x4, [x20]
  40982c:	mov	w1, #0x1                   	// #1
  409830:	ldp	x5, x6, [x20, #16]
  409834:	str	x8, [sp]
  409838:	ldr	x8, [x20, #48]
  40983c:	str	x8, [sp, #8]
  409840:	bl	401d80 <__fprintf_chk@plt>
  409844:	ldp	x29, x30, [sp, #32]
  409848:	ldp	x19, x20, [sp, #48]
  40984c:	ldr	x21, [sp, #64]
  409850:	add	sp, sp, #0x50
  409854:	ret
  409858:	mov	x4, x3
  40985c:	mov	w1, #0x1                   	// #1
  409860:	mov	x3, x2
  409864:	adrp	x2, 40e000 <__fxstatat@plt+0xc0b0>
  409868:	add	x2, x2, #0x1d0
  40986c:	bl	401d80 <__fprintf_chk@plt>
  409870:	b	409698 <__fxstatat@plt+0x7748>
  409874:	mov	w2, w19
  409878:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40987c:	mov	x0, #0x0                   	// #0
  409880:	add	x1, x1, #0x318
  409884:	bl	401ea0 <dcgettext@plt>
  409888:	mov	x2, x0
  40988c:	ldp	x3, x4, [x20]
  409890:	mov	x0, x21
  409894:	ldp	x5, x6, [x20, #16]
  409898:	mov	w1, #0x1                   	// #1
  40989c:	ldp	x29, x30, [sp, #32]
  4098a0:	ldr	x7, [x20, #32]
  4098a4:	ldp	x19, x20, [sp, #48]
  4098a8:	ldr	x21, [sp, #64]
  4098ac:	add	sp, sp, #0x50
  4098b0:	b	401d80 <__fprintf_chk@plt>
  4098b4:	mov	w2, #0x5                   	// #5
  4098b8:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  4098bc:	mov	x0, #0x0                   	// #0
  4098c0:	add	x1, x1, #0x2c0
  4098c4:	bl	401ea0 <dcgettext@plt>
  4098c8:	mov	x2, x0
  4098cc:	ldp	x3, x4, [x20]
  4098d0:	mov	x0, x21
  4098d4:	ldp	x29, x30, [sp, #32]
  4098d8:	mov	w1, #0x1                   	// #1
  4098dc:	ldp	x19, x20, [sp, #48]
  4098e0:	ldr	x21, [sp, #64]
  4098e4:	add	sp, sp, #0x50
  4098e8:	b	401d80 <__fprintf_chk@plt>
  4098ec:	mov	w2, #0x5                   	// #5
  4098f0:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  4098f4:	mov	x0, #0x0                   	// #0
  4098f8:	add	x1, x1, #0x340
  4098fc:	bl	401ea0 <dcgettext@plt>
  409900:	mov	x2, x0
  409904:	ldp	x3, x4, [x20]
  409908:	mov	x0, x21
  40990c:	ldp	x5, x6, [x20, #16]
  409910:	mov	w1, #0x1                   	// #1
  409914:	ldp	x7, x8, [x20, #32]
  409918:	str	x8, [sp]
  40991c:	bl	401d80 <__fprintf_chk@plt>
  409920:	b	409844 <__fxstatat@plt+0x78f4>
  409924:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409928:	mov	w2, #0x5                   	// #5
  40992c:	add	x1, x1, #0x400
  409930:	b	409760 <__fxstatat@plt+0x7810>
  409934:	mov	w2, #0x5                   	// #5
  409938:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40993c:	mov	x0, #0x0                   	// #0
  409940:	add	x1, x1, #0x2d8
  409944:	bl	401ea0 <dcgettext@plt>
  409948:	mov	x2, x0
  40994c:	ldp	x3, x4, [x20]
  409950:	mov	x0, x21
  409954:	ldr	x5, [x20, #16]
  409958:	mov	w1, #0x1                   	// #1
  40995c:	ldp	x29, x30, [sp, #32]
  409960:	ldp	x19, x20, [sp, #48]
  409964:	ldr	x21, [sp, #64]
  409968:	add	sp, sp, #0x50
  40996c:	b	401d80 <__fprintf_chk@plt>
  409970:	mov	w2, #0x5                   	// #5
  409974:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409978:	mov	x0, #0x0                   	// #0
  40997c:	add	x1, x1, #0x398
  409980:	bl	401ea0 <dcgettext@plt>
  409984:	mov	x2, x0
  409988:	ldp	x7, x8, [x20, #32]
  40998c:	mov	x0, x21
  409990:	ldp	x3, x4, [x20]
  409994:	mov	w1, #0x1                   	// #1
  409998:	ldp	x5, x6, [x20, #16]
  40999c:	str	x8, [sp]
  4099a0:	ldr	x8, [x20, #48]
  4099a4:	str	x8, [sp, #8]
  4099a8:	ldr	x8, [x20, #56]
  4099ac:	str	x8, [sp, #16]
  4099b0:	bl	401d80 <__fprintf_chk@plt>
  4099b4:	b	409844 <__fxstatat@plt+0x78f4>
  4099b8:	ldr	x5, [x4]
  4099bc:	cbz	x5, 4099d8 <__fxstatat@plt+0x7a88>
  4099c0:	mov	x5, #0x0                   	// #0
  4099c4:	nop
  4099c8:	add	x5, x5, #0x1
  4099cc:	ldr	x6, [x4, x5, lsl #3]
  4099d0:	cbnz	x6, 4099c8 <__fxstatat@plt+0x7a78>
  4099d4:	b	409658 <__fxstatat@plt+0x7708>
  4099d8:	mov	x5, #0x0                   	// #0
  4099dc:	b	409658 <__fxstatat@plt+0x7708>
  4099e0:	stp	x29, x30, [sp, #-96]!
  4099e4:	mov	x29, sp
  4099e8:	ldp	x6, x8, [x4]
  4099ec:	ldr	w7, [x4, #24]
  4099f0:	add	x5, x6, #0xf
  4099f4:	and	x5, x5, #0xfffffffffffffff8
  4099f8:	tbnz	w7, #31, 409ae0 <__fxstatat@plt+0x7b90>
  4099fc:	ldr	x4, [x6]
  409a00:	str	x4, [sp, #16]
  409a04:	cbz	x4, 409b30 <__fxstatat@plt+0x7be0>
  409a08:	add	x4, x5, #0xf
  409a0c:	ldr	x5, [x5]
  409a10:	str	x5, [sp, #24]
  409a14:	and	x4, x4, #0xfffffffffffffff8
  409a18:	cbz	x5, 409b1c <__fxstatat@plt+0x7bcc>
  409a1c:	add	x5, x4, #0xf
  409a20:	and	x5, x5, #0xfffffffffffffff8
  409a24:	ldr	x4, [x4]
  409a28:	str	x4, [sp, #32]
  409a2c:	cbz	x4, 409acc <__fxstatat@plt+0x7b7c>
  409a30:	add	x6, x5, #0xf
  409a34:	and	x6, x6, #0xfffffffffffffff8
  409a38:	ldr	x4, [x5]
  409a3c:	str	x4, [sp, #40]
  409a40:	cbz	x4, 409b44 <__fxstatat@plt+0x7bf4>
  409a44:	ldr	x5, [x6]
  409a48:	str	x5, [sp, #48]
  409a4c:	add	x4, x6, #0xf
  409a50:	and	x4, x4, #0xfffffffffffffff8
  409a54:	cbz	x5, 409b58 <__fxstatat@plt+0x7c08>
  409a58:	add	x6, x4, #0xf
  409a5c:	and	x6, x6, #0xfffffffffffffff8
  409a60:	ldr	x4, [x4]
  409a64:	str	x4, [sp, #56]
  409a68:	cbz	x4, 409b60 <__fxstatat@plt+0x7c10>
  409a6c:	ldr	x5, [x6]
  409a70:	str	x5, [sp, #64]
  409a74:	add	x4, x6, #0xf
  409a78:	and	x4, x4, #0xfffffffffffffff8
  409a7c:	cbz	x5, 409b68 <__fxstatat@plt+0x7c18>
  409a80:	add	x5, x4, #0xf
  409a84:	and	x5, x5, #0xfffffffffffffff8
  409a88:	ldr	x4, [x4]
  409a8c:	str	x4, [sp, #72]
  409a90:	cbz	x4, 409b70 <__fxstatat@plt+0x7c20>
  409a94:	add	x6, x5, #0xf
  409a98:	and	x6, x6, #0xfffffffffffffff8
  409a9c:	ldr	x4, [x5]
  409aa0:	str	x4, [sp, #80]
  409aa4:	cbz	x4, 409b78 <__fxstatat@plt+0x7c28>
  409aa8:	ldr	x4, [x6]
  409aac:	str	x4, [sp, #88]
  409ab0:	cmp	x4, #0x0
  409ab4:	cset	x5, ne  // ne = any
  409ab8:	add	x5, x5, #0x9
  409abc:	add	x4, sp, #0x10
  409ac0:	bl	409658 <__fxstatat@plt+0x7708>
  409ac4:	ldp	x29, x30, [sp], #96
  409ac8:	ret
  409acc:	add	x4, sp, #0x10
  409ad0:	mov	x5, #0x2                   	// #2
  409ad4:	bl	409658 <__fxstatat@plt+0x7708>
  409ad8:	ldp	x29, x30, [sp], #96
  409adc:	ret
  409ae0:	add	w4, w7, #0x8
  409ae4:	cmp	w4, #0x0
  409ae8:	b.gt	4099fc <__fxstatat@plt+0x7aac>
  409aec:	ldr	x9, [x8, w7, sxtw]
  409af0:	str	x9, [sp, #16]
  409af4:	cbz	x9, 409b30 <__fxstatat@plt+0x7be0>
  409af8:	cbz	w4, 409ca8 <__fxstatat@plt+0x7d58>
  409afc:	add	w9, w7, #0x10
  409b00:	cmp	w9, #0x0
  409b04:	b.le	409b80 <__fxstatat@plt+0x7c30>
  409b08:	mov	x4, x5
  409b0c:	mov	x5, x6
  409b10:	ldr	x5, [x5]
  409b14:	str	x5, [sp, #24]
  409b18:	cbnz	x5, 409a1c <__fxstatat@plt+0x7acc>
  409b1c:	add	x4, sp, #0x10
  409b20:	mov	x5, #0x1                   	// #1
  409b24:	bl	409658 <__fxstatat@plt+0x7708>
  409b28:	ldp	x29, x30, [sp], #96
  409b2c:	ret
  409b30:	add	x4, sp, #0x10
  409b34:	mov	x5, #0x0                   	// #0
  409b38:	bl	409658 <__fxstatat@plt+0x7708>
  409b3c:	ldp	x29, x30, [sp], #96
  409b40:	ret
  409b44:	add	x4, sp, #0x10
  409b48:	mov	x5, #0x3                   	// #3
  409b4c:	bl	409658 <__fxstatat@plt+0x7708>
  409b50:	ldp	x29, x30, [sp], #96
  409b54:	ret
  409b58:	mov	x5, #0x4                   	// #4
  409b5c:	b	409abc <__fxstatat@plt+0x7b6c>
  409b60:	mov	x5, #0x5                   	// #5
  409b64:	b	409abc <__fxstatat@plt+0x7b6c>
  409b68:	mov	x5, #0x6                   	// #6
  409b6c:	b	409abc <__fxstatat@plt+0x7b6c>
  409b70:	mov	x5, #0x7                   	// #7
  409b74:	b	409abc <__fxstatat@plt+0x7b6c>
  409b78:	mov	x5, #0x8                   	// #8
  409b7c:	b	409abc <__fxstatat@plt+0x7b6c>
  409b80:	ldr	x4, [x8, w4, sxtw]
  409b84:	str	x4, [sp, #24]
  409b88:	cbz	x4, 409b1c <__fxstatat@plt+0x7bcc>
  409b8c:	cbz	w9, 409cd0 <__fxstatat@plt+0x7d80>
  409b90:	add	w10, w7, #0x18
  409b94:	mov	x4, x6
  409b98:	cmp	w10, #0x0
  409b9c:	b.gt	409a24 <__fxstatat@plt+0x7ad4>
  409ba0:	ldr	x4, [x8, w9, sxtw]
  409ba4:	str	x4, [sp, #32]
  409ba8:	cbz	x4, 409acc <__fxstatat@plt+0x7b7c>
  409bac:	cbz	w10, 409cc8 <__fxstatat@plt+0x7d78>
  409bb0:	add	w4, w7, #0x20
  409bb4:	cmp	w4, #0x0
  409bb8:	b.le	409bcc <__fxstatat@plt+0x7c7c>
  409bbc:	add	x4, x6, #0xf
  409bc0:	mov	x5, x6
  409bc4:	and	x6, x4, #0xfffffffffffffff8
  409bc8:	b	409a38 <__fxstatat@plt+0x7ae8>
  409bcc:	ldr	x5, [x8, w10, sxtw]
  409bd0:	str	x5, [sp, #40]
  409bd4:	cbz	x5, 409b44 <__fxstatat@plt+0x7bf4>
  409bd8:	cbz	w4, 409a44 <__fxstatat@plt+0x7af4>
  409bdc:	add	w5, w7, #0x28
  409be0:	cmp	w5, #0x0
  409be4:	b.gt	409a44 <__fxstatat@plt+0x7af4>
  409be8:	ldr	x4, [x8, w4, sxtw]
  409bec:	str	x4, [sp, #48]
  409bf0:	cbz	x4, 409b58 <__fxstatat@plt+0x7c08>
  409bf4:	cbz	w5, 409cc0 <__fxstatat@plt+0x7d70>
  409bf8:	add	w4, w7, #0x30
  409bfc:	cmp	w4, #0x0
  409c00:	b.le	409c14 <__fxstatat@plt+0x7cc4>
  409c04:	add	x5, x6, #0xf
  409c08:	mov	x4, x6
  409c0c:	and	x6, x5, #0xfffffffffffffff8
  409c10:	b	409a60 <__fxstatat@plt+0x7b10>
  409c14:	ldr	x5, [x8, w5, sxtw]
  409c18:	str	x5, [sp, #56]
  409c1c:	cbz	x5, 409b60 <__fxstatat@plt+0x7c10>
  409c20:	cbz	w4, 409a6c <__fxstatat@plt+0x7b1c>
  409c24:	add	w5, w7, #0x38
  409c28:	cmp	w5, #0x0
  409c2c:	b.gt	409a6c <__fxstatat@plt+0x7b1c>
  409c30:	ldr	x4, [x8, w4, sxtw]
  409c34:	str	x4, [sp, #64]
  409c38:	cbz	x4, 409b68 <__fxstatat@plt+0x7c18>
  409c3c:	cbz	w5, 409cb8 <__fxstatat@plt+0x7d68>
  409c40:	add	w9, w7, #0x40
  409c44:	cmp	w9, #0x0
  409c48:	b.le	409c5c <__fxstatat@plt+0x7d0c>
  409c4c:	add	x5, x6, #0xf
  409c50:	mov	x4, x6
  409c54:	and	x5, x5, #0xfffffffffffffff8
  409c58:	b	409a88 <__fxstatat@plt+0x7b38>
  409c5c:	ldr	x4, [x8, w5, sxtw]
  409c60:	str	x4, [sp, #72]
  409c64:	cbz	x4, 409b70 <__fxstatat@plt+0x7c20>
  409c68:	cbz	w9, 409cb0 <__fxstatat@plt+0x7d60>
  409c6c:	add	w4, w7, #0x48
  409c70:	cmp	w4, #0x0
  409c74:	b.le	409c88 <__fxstatat@plt+0x7d38>
  409c78:	add	x4, x6, #0xf
  409c7c:	mov	x5, x6
  409c80:	and	x6, x4, #0xfffffffffffffff8
  409c84:	b	409a9c <__fxstatat@plt+0x7b4c>
  409c88:	ldr	x5, [x8, w9, sxtw]
  409c8c:	str	x5, [sp, #80]
  409c90:	cbz	x5, 409b78 <__fxstatat@plt+0x7c28>
  409c94:	cbz	w4, 409aa8 <__fxstatat@plt+0x7b58>
  409c98:	add	x8, x8, w4, sxtw
  409c9c:	cmn	w7, #0x4f
  409ca0:	csel	x6, x8, x6, lt  // lt = tstop
  409ca4:	b	409aa8 <__fxstatat@plt+0x7b58>
  409ca8:	mov	x5, x6
  409cac:	b	409a08 <__fxstatat@plt+0x7ab8>
  409cb0:	mov	x5, x6
  409cb4:	b	409a94 <__fxstatat@plt+0x7b44>
  409cb8:	mov	x4, x6
  409cbc:	b	409a80 <__fxstatat@plt+0x7b30>
  409cc0:	mov	x4, x6
  409cc4:	b	409a58 <__fxstatat@plt+0x7b08>
  409cc8:	mov	x5, x6
  409ccc:	b	409a30 <__fxstatat@plt+0x7ae0>
  409cd0:	mov	x4, x6
  409cd4:	b	409a1c <__fxstatat@plt+0x7acc>
  409cd8:	stp	x29, x30, [sp, #-288]!
  409cdc:	mov	w10, #0xffffffe0            	// #-32
  409ce0:	mov	w9, #0xffffff80            	// #-128
  409ce4:	mov	x29, sp
  409ce8:	add	x11, sp, #0x100
  409cec:	add	x12, sp, #0x120
  409cf0:	stp	x12, x12, [sp, #16]
  409cf4:	str	x11, [sp, #32]
  409cf8:	stp	w10, w9, [sp, #40]
  409cfc:	str	x4, [sp, #48]
  409d00:	str	q0, [sp, #128]
  409d04:	str	q1, [sp, #144]
  409d08:	str	q2, [sp, #160]
  409d0c:	str	q3, [sp, #176]
  409d10:	str	q4, [sp, #192]
  409d14:	str	q5, [sp, #208]
  409d18:	str	q6, [sp, #224]
  409d1c:	str	q7, [sp, #240]
  409d20:	stp	x4, x5, [sp, #256]
  409d24:	stp	x6, x7, [sp, #272]
  409d28:	cbz	x4, 409e18 <__fxstatat@plt+0x7ec8>
  409d2c:	str	x5, [sp, #56]
  409d30:	cbz	x5, 409e10 <__fxstatat@plt+0x7ec0>
  409d34:	str	x6, [sp, #64]
  409d38:	mov	x5, #0x2                   	// #2
  409d3c:	cbz	x6, 409db0 <__fxstatat@plt+0x7e60>
  409d40:	str	x7, [sp, #72]
  409d44:	mov	x5, #0x3                   	// #3
  409d48:	cbz	x7, 409db0 <__fxstatat@plt+0x7e60>
  409d4c:	ldr	x4, [sp, #288]
  409d50:	str	x4, [sp, #80]
  409d54:	mov	x5, #0x4                   	// #4
  409d58:	cbz	x4, 409db0 <__fxstatat@plt+0x7e60>
  409d5c:	ldr	x5, [sp, #296]
  409d60:	str	x5, [sp, #88]
  409d64:	add	x4, sp, #0x130
  409d68:	cbz	x5, 409dc0 <__fxstatat@plt+0x7e70>
  409d6c:	ldr	x5, [x4]
  409d70:	str	x5, [sp, #96]
  409d74:	add	x4, x4, #0x8
  409d78:	cbz	x5, 409dd4 <__fxstatat@plt+0x7e84>
  409d7c:	ldr	x5, [x4]
  409d80:	str	x5, [sp, #104]
  409d84:	add	x4, x4, #0x8
  409d88:	cbz	x5, 409de8 <__fxstatat@plt+0x7e98>
  409d8c:	ldr	x5, [x4]
  409d90:	str	x5, [sp, #112]
  409d94:	add	x4, x4, #0x8
  409d98:	cbz	x5, 409dfc <__fxstatat@plt+0x7eac>
  409d9c:	ldr	x4, [x4]
  409da0:	str	x4, [sp, #120]
  409da4:	cmp	x4, #0x0
  409da8:	cset	x5, ne  // ne = any
  409dac:	add	x5, x5, #0x9
  409db0:	add	x4, sp, #0x30
  409db4:	bl	409658 <__fxstatat@plt+0x7708>
  409db8:	ldp	x29, x30, [sp], #288
  409dbc:	ret
  409dc0:	add	x4, sp, #0x30
  409dc4:	mov	x5, #0x5                   	// #5
  409dc8:	bl	409658 <__fxstatat@plt+0x7708>
  409dcc:	ldp	x29, x30, [sp], #288
  409dd0:	ret
  409dd4:	add	x4, sp, #0x30
  409dd8:	mov	x5, #0x6                   	// #6
  409ddc:	bl	409658 <__fxstatat@plt+0x7708>
  409de0:	ldp	x29, x30, [sp], #288
  409de4:	ret
  409de8:	add	x4, sp, #0x30
  409dec:	mov	x5, #0x7                   	// #7
  409df0:	bl	409658 <__fxstatat@plt+0x7708>
  409df4:	ldp	x29, x30, [sp], #288
  409df8:	ret
  409dfc:	add	x4, sp, #0x30
  409e00:	mov	x5, #0x8                   	// #8
  409e04:	bl	409658 <__fxstatat@plt+0x7708>
  409e08:	ldp	x29, x30, [sp], #288
  409e0c:	ret
  409e10:	mov	x5, #0x1                   	// #1
  409e14:	b	409db0 <__fxstatat@plt+0x7e60>
  409e18:	mov	x5, #0x0                   	// #0
  409e1c:	b	409db0 <__fxstatat@plt+0x7e60>
  409e20:	stp	x29, x30, [sp, #-16]!
  409e24:	mov	w2, #0x5                   	// #5
  409e28:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409e2c:	mov	x29, sp
  409e30:	add	x1, x1, #0x440
  409e34:	mov	x0, #0x0                   	// #0
  409e38:	bl	401ea0 <dcgettext@plt>
  409e3c:	mov	x1, x0
  409e40:	adrp	x2, 40e000 <__fxstatat@plt+0xc0b0>
  409e44:	mov	w0, #0x1                   	// #1
  409e48:	add	x2, x2, #0x458
  409e4c:	bl	401c50 <__printf_chk@plt>
  409e50:	mov	w2, #0x5                   	// #5
  409e54:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409e58:	mov	x0, #0x0                   	// #0
  409e5c:	add	x1, x1, #0x470
  409e60:	bl	401ea0 <dcgettext@plt>
  409e64:	mov	x1, x0
  409e68:	adrp	x3, 40d000 <__fxstatat@plt+0xb0b0>
  409e6c:	add	x3, x3, #0x570
  409e70:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  409e74:	mov	w0, #0x1                   	// #1
  409e78:	add	x2, x2, #0x598
  409e7c:	bl	401c50 <__printf_chk@plt>
  409e80:	mov	w2, #0x5                   	// #5
  409e84:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  409e88:	mov	x0, #0x0                   	// #0
  409e8c:	add	x1, x1, #0x488
  409e90:	bl	401ea0 <dcgettext@plt>
  409e94:	ldp	x29, x30, [sp], #16
  409e98:	adrp	x1, 421000 <__fxstatat@plt+0x1f0b0>
  409e9c:	ldr	x1, [x1, #800]
  409ea0:	b	401eb0 <fputs_unlocked@plt>
  409ea4:	nop
  409ea8:	stp	x29, x30, [sp, #-32]!
  409eac:	umulh	x2, x0, x1
  409eb0:	mov	x29, sp
  409eb4:	str	x19, [sp, #16]
  409eb8:	mul	x19, x0, x1
  409ebc:	cmp	x2, #0x0
  409ec0:	cset	x0, ne  // ne = any
  409ec4:	tbnz	x19, #63, 409eec <__fxstatat@plt+0x7f9c>
  409ec8:	cbnz	x0, 409eec <__fxstatat@plt+0x7f9c>
  409ecc:	mov	x0, x19
  409ed0:	bl	401bd0 <malloc@plt>
  409ed4:	cmp	x0, #0x0
  409ed8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409edc:	b.ne	409eec <__fxstatat@plt+0x7f9c>  // b.any
  409ee0:	ldr	x19, [sp, #16]
  409ee4:	ldp	x29, x30, [sp], #32
  409ee8:	ret
  409eec:	bl	40a208 <__fxstatat@plt+0x82b8>
  409ef0:	stp	x29, x30, [sp, #-32]!
  409ef4:	umulh	x4, x1, x2
  409ef8:	mov	x29, sp
  409efc:	str	x19, [sp, #16]
  409f00:	mul	x19, x1, x2
  409f04:	cmp	x4, #0x0
  409f08:	cset	x1, ne  // ne = any
  409f0c:	tbnz	x19, #63, 409f54 <__fxstatat@plt+0x8004>
  409f10:	cbnz	x1, 409f54 <__fxstatat@plt+0x8004>
  409f14:	cmp	x19, #0x0
  409f18:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409f1c:	b.ne	409f40 <__fxstatat@plt+0x7ff0>  // b.any
  409f20:	mov	x1, x19
  409f24:	bl	401cb0 <realloc@plt>
  409f28:	cmp	x0, #0x0
  409f2c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409f30:	b.ne	409f54 <__fxstatat@plt+0x8004>  // b.any
  409f34:	ldr	x19, [sp, #16]
  409f38:	ldp	x29, x30, [sp], #32
  409f3c:	ret
  409f40:	bl	401dc0 <free@plt>
  409f44:	mov	x0, #0x0                   	// #0
  409f48:	ldr	x19, [sp, #16]
  409f4c:	ldp	x29, x30, [sp], #32
  409f50:	ret
  409f54:	bl	40a208 <__fxstatat@plt+0x82b8>
  409f58:	stp	x29, x30, [sp, #-32]!
  409f5c:	mov	x4, x0
  409f60:	mov	x29, sp
  409f64:	ldr	x3, [x1]
  409f68:	str	x19, [sp, #16]
  409f6c:	cbz	x0, 409fbc <__fxstatat@plt+0x806c>
  409f70:	mov	x5, #0x5555555555555555    	// #6148914691236517205
  409f74:	movk	x5, #0x5554
  409f78:	udiv	x5, x5, x2
  409f7c:	cmp	x5, x3
  409f80:	b.ls	40a008 <__fxstatat@plt+0x80b8>  // b.plast
  409f84:	add	x19, x3, #0x1
  409f88:	add	x19, x19, x3, lsr #1
  409f8c:	str	x19, [x1]
  409f90:	mul	x19, x2, x19
  409f94:	cbz	x19, 409ff4 <__fxstatat@plt+0x80a4>
  409f98:	mov	x0, x4
  409f9c:	mov	x1, x19
  409fa0:	bl	401cb0 <realloc@plt>
  409fa4:	cmp	x0, #0x0
  409fa8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  409fac:	b.ne	40a008 <__fxstatat@plt+0x80b8>  // b.any
  409fb0:	ldr	x19, [sp, #16]
  409fb4:	ldp	x29, x30, [sp], #32
  409fb8:	ret
  409fbc:	cbz	x3, 409fe0 <__fxstatat@plt+0x8090>
  409fc0:	umulh	x0, x3, x2
  409fc4:	mul	x19, x3, x2
  409fc8:	cmp	x0, #0x0
  409fcc:	cset	x0, ne  // ne = any
  409fd0:	tbnz	x19, #63, 40a008 <__fxstatat@plt+0x80b8>
  409fd4:	cbnz	x0, 40a008 <__fxstatat@plt+0x80b8>
  409fd8:	str	x3, [x1]
  409fdc:	b	409f98 <__fxstatat@plt+0x8048>
  409fe0:	mov	x3, #0x80                  	// #128
  409fe4:	cmp	x2, x3
  409fe8:	udiv	x3, x3, x2
  409fec:	cinc	x3, x3, hi  // hi = pmore
  409ff0:	b	409fc0 <__fxstatat@plt+0x8070>
  409ff4:	bl	401dc0 <free@plt>
  409ff8:	mov	x0, #0x0                   	// #0
  409ffc:	ldr	x19, [sp, #16]
  40a000:	ldp	x29, x30, [sp], #32
  40a004:	ret
  40a008:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a00c:	nop
  40a010:	stp	x29, x30, [sp, #-32]!
  40a014:	mov	x29, sp
  40a018:	str	x19, [sp, #16]
  40a01c:	mov	x19, x0
  40a020:	bl	401bd0 <malloc@plt>
  40a024:	cmp	x0, #0x0
  40a028:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a02c:	b.ne	40a03c <__fxstatat@plt+0x80ec>  // b.any
  40a030:	ldr	x19, [sp, #16]
  40a034:	ldp	x29, x30, [sp], #32
  40a038:	ret
  40a03c:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a040:	stp	x29, x30, [sp, #-32]!
  40a044:	mov	x29, sp
  40a048:	str	x19, [sp, #16]
  40a04c:	mov	x19, x0
  40a050:	bl	401bd0 <malloc@plt>
  40a054:	cmp	x0, #0x0
  40a058:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a05c:	b.ne	40a06c <__fxstatat@plt+0x811c>  // b.any
  40a060:	ldr	x19, [sp, #16]
  40a064:	ldp	x29, x30, [sp], #32
  40a068:	ret
  40a06c:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a070:	stp	x29, x30, [sp, #-32]!
  40a074:	cmp	x1, #0x0
  40a078:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40a07c:	mov	x29, sp
  40a080:	b.ne	40a0a8 <__fxstatat@plt+0x8158>  // b.any
  40a084:	str	x19, [sp, #16]
  40a088:	mov	x19, x1
  40a08c:	bl	401cb0 <realloc@plt>
  40a090:	cmp	x0, #0x0
  40a094:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a098:	b.ne	40a0b8 <__fxstatat@plt+0x8168>  // b.any
  40a09c:	ldr	x19, [sp, #16]
  40a0a0:	ldp	x29, x30, [sp], #32
  40a0a4:	ret
  40a0a8:	bl	401dc0 <free@plt>
  40a0ac:	mov	x0, #0x0                   	// #0
  40a0b0:	ldp	x29, x30, [sp], #32
  40a0b4:	ret
  40a0b8:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a0bc:	nop
  40a0c0:	stp	x29, x30, [sp, #-16]!
  40a0c4:	mov	x2, x1
  40a0c8:	mov	x29, sp
  40a0cc:	ldr	x1, [x1]
  40a0d0:	cbz	x0, 40a100 <__fxstatat@plt+0x81b0>
  40a0d4:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  40a0d8:	movk	x3, #0x5553
  40a0dc:	cmp	x1, x3
  40a0e0:	b.hi	40a114 <__fxstatat@plt+0x81c4>  // b.pmore
  40a0e4:	add	x3, x1, #0x1
  40a0e8:	add	x1, x3, x1, lsr #1
  40a0ec:	str	x1, [x2]
  40a0f0:	bl	401cb0 <realloc@plt>
  40a0f4:	cbz	x0, 40a114 <__fxstatat@plt+0x81c4>
  40a0f8:	ldp	x29, x30, [sp], #16
  40a0fc:	ret
  40a100:	cmp	x1, #0x0
  40a104:	cbnz	x1, 40a110 <__fxstatat@plt+0x81c0>
  40a108:	mov	x1, #0x80                  	// #128
  40a10c:	b	40a0ec <__fxstatat@plt+0x819c>
  40a110:	b.ge	40a0ec <__fxstatat@plt+0x819c>  // b.tcont
  40a114:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a118:	stp	x29, x30, [sp, #-32]!
  40a11c:	mov	x1, #0x1                   	// #1
  40a120:	mov	x29, sp
  40a124:	str	x19, [sp, #16]
  40a128:	mov	x19, x0
  40a12c:	bl	401ca0 <calloc@plt>
  40a130:	cmp	x0, #0x0
  40a134:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a138:	b.ne	40a148 <__fxstatat@plt+0x81f8>  // b.any
  40a13c:	ldr	x19, [sp, #16]
  40a140:	ldp	x29, x30, [sp], #32
  40a144:	ret
  40a148:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a14c:	nop
  40a150:	umulh	x4, x0, x1
  40a154:	stp	x29, x30, [sp, #-16]!
  40a158:	mul	x2, x0, x1
  40a15c:	cmp	x4, #0x0
  40a160:	mov	x29, sp
  40a164:	cset	x3, ne  // ne = any
  40a168:	tbnz	x2, #63, 40a180 <__fxstatat@plt+0x8230>
  40a16c:	cbnz	x3, 40a180 <__fxstatat@plt+0x8230>
  40a170:	bl	401ca0 <calloc@plt>
  40a174:	cbz	x0, 40a180 <__fxstatat@plt+0x8230>
  40a178:	ldp	x29, x30, [sp], #16
  40a17c:	ret
  40a180:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a184:	nop
  40a188:	stp	x29, x30, [sp, #-32]!
  40a18c:	mov	x29, sp
  40a190:	stp	x19, x20, [sp, #16]
  40a194:	mov	x19, x1
  40a198:	mov	x20, x0
  40a19c:	mov	x0, x1
  40a1a0:	bl	401bd0 <malloc@plt>
  40a1a4:	cmp	x0, #0x0
  40a1a8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  40a1ac:	b.ne	40a1c4 <__fxstatat@plt+0x8274>  // b.any
  40a1b0:	mov	x2, x19
  40a1b4:	mov	x1, x20
  40a1b8:	ldp	x19, x20, [sp, #16]
  40a1bc:	ldp	x29, x30, [sp], #32
  40a1c0:	b	401a70 <memcpy@plt>
  40a1c4:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a1c8:	stp	x29, x30, [sp, #-32]!
  40a1cc:	mov	x29, sp
  40a1d0:	stp	x19, x20, [sp, #16]
  40a1d4:	mov	x20, x0
  40a1d8:	bl	401aa0 <strlen@plt>
  40a1dc:	add	x19, x0, #0x1
  40a1e0:	mov	x0, x19
  40a1e4:	bl	401bd0 <malloc@plt>
  40a1e8:	cbz	x0, 40a200 <__fxstatat@plt+0x82b0>
  40a1ec:	mov	x2, x19
  40a1f0:	mov	x1, x20
  40a1f4:	ldp	x19, x20, [sp, #16]
  40a1f8:	ldp	x29, x30, [sp], #32
  40a1fc:	b	401a70 <memcpy@plt>
  40a200:	bl	40a208 <__fxstatat@plt+0x82b8>
  40a204:	nop
  40a208:	stp	x29, x30, [sp, #-32]!
  40a20c:	adrp	x0, 421000 <__fxstatat@plt+0x1f0b0>
  40a210:	mov	w2, #0x5                   	// #5
  40a214:	mov	x29, sp
  40a218:	str	x19, [sp, #16]
  40a21c:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40a220:	ldr	w19, [x0, #672]
  40a224:	add	x1, x1, #0x500
  40a228:	mov	x0, #0x0                   	// #0
  40a22c:	bl	401ea0 <dcgettext@plt>
  40a230:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  40a234:	mov	x3, x0
  40a238:	add	x2, x2, #0xbe0
  40a23c:	mov	w0, w19
  40a240:	mov	w1, #0x0                   	// #0
  40a244:	bl	401ad0 <error@plt>
  40a248:	bl	401d10 <abort@plt>
  40a24c:	nop
  40a250:	stp	x29, x30, [sp, #-80]!
  40a254:	mov	x29, sp
  40a258:	stp	x19, x20, [sp, #16]
  40a25c:	mov	w19, w6
  40a260:	stp	x21, x22, [sp, #32]
  40a264:	mov	x22, x5
  40a268:	mov	x21, x0
  40a26c:	stp	x23, x24, [sp, #48]
  40a270:	mov	x24, x2
  40a274:	mov	x23, x3
  40a278:	mov	w2, w1
  40a27c:	add	x3, sp, #0x48
  40a280:	mov	x1, #0x0                   	// #0
  40a284:	bl	40a498 <__fxstatat@plt+0x8548>
  40a288:	cbnz	w0, 40a2c0 <__fxstatat@plt+0x8370>
  40a28c:	ldr	x20, [sp, #72]
  40a290:	cmp	x20, x24
  40a294:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  40a298:	b.ls	40a314 <__fxstatat@plt+0x83c4>  // b.plast
  40a29c:	bl	401f00 <__errno_location@plt>
  40a2a0:	mov	x1, #0x3fffffff            	// #1073741823
  40a2a4:	cmp	x20, x1
  40a2a8:	b.ls	40a32c <__fxstatat@plt+0x83dc>  // b.plast
  40a2ac:	mov	w20, #0x4b                  	// #75
  40a2b0:	str	w20, [x0]
  40a2b4:	cbnz	w19, 40a2ec <__fxstatat@plt+0x839c>
  40a2b8:	mov	w19, #0x1                   	// #1
  40a2bc:	b	40a2ec <__fxstatat@plt+0x839c>
  40a2c0:	mov	w20, w0
  40a2c4:	bl	401f00 <__errno_location@plt>
  40a2c8:	cmp	w20, #0x1
  40a2cc:	b.eq	40a340 <__fxstatat@plt+0x83f0>  // b.none
  40a2d0:	cmp	w20, #0x3
  40a2d4:	b.eq	40a358 <__fxstatat@plt+0x8408>  // b.none
  40a2d8:	ldr	w20, [x0]
  40a2dc:	cmp	w19, #0x0
  40a2e0:	csinc	w19, w19, wzr, ne  // ne = any
  40a2e4:	cmp	w20, #0x16
  40a2e8:	csel	w20, w20, wzr, ne  // ne = any
  40a2ec:	mov	x0, x21
  40a2f0:	bl	4086c0 <__fxstatat@plt+0x6770>
  40a2f4:	mov	w1, w20
  40a2f8:	mov	x4, x0
  40a2fc:	mov	x3, x22
  40a300:	mov	w0, w19
  40a304:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  40a308:	add	x2, x2, #0xc40
  40a30c:	bl	401ad0 <error@plt>
  40a310:	ldr	x20, [sp, #72]
  40a314:	mov	x0, x20
  40a318:	ldp	x19, x20, [sp, #16]
  40a31c:	ldp	x21, x22, [sp, #32]
  40a320:	ldp	x23, x24, [sp, #48]
  40a324:	ldp	x29, x30, [sp], #80
  40a328:	ret
  40a32c:	mov	w20, #0x22                  	// #34
  40a330:	str	w20, [x0]
  40a334:	cbnz	w19, 40a2ec <__fxstatat@plt+0x839c>
  40a338:	mov	w19, #0x1                   	// #1
  40a33c:	b	40a2ec <__fxstatat@plt+0x839c>
  40a340:	cmp	w19, #0x0
  40a344:	mov	w1, #0x4b                  	// #75
  40a348:	csel	w19, w19, w20, ne  // ne = any
  40a34c:	mov	w20, w1
  40a350:	str	w1, [x0]
  40a354:	b	40a2ec <__fxstatat@plt+0x839c>
  40a358:	str	wzr, [x0]
  40a35c:	mov	w20, #0x0                   	// #0
  40a360:	cbnz	w19, 40a2ec <__fxstatat@plt+0x839c>
  40a364:	mov	w20, w19
  40a368:	mov	w19, #0x1                   	// #1
  40a36c:	b	40a2ec <__fxstatat@plt+0x839c>
  40a370:	stp	x29, x30, [sp, #-80]!
  40a374:	mov	x29, sp
  40a378:	stp	x19, x20, [sp, #16]
  40a37c:	mov	w19, w5
  40a380:	stp	x21, x22, [sp, #32]
  40a384:	mov	x22, x4
  40a388:	mov	x21, x0
  40a38c:	mov	x4, x3
  40a390:	add	x3, sp, #0x48
  40a394:	stp	x23, x24, [sp, #48]
  40a398:	mov	x24, x1
  40a39c:	mov	x23, x2
  40a3a0:	mov	x1, #0x0                   	// #0
  40a3a4:	mov	w2, #0xa                   	// #10
  40a3a8:	bl	40a498 <__fxstatat@plt+0x8548>
  40a3ac:	cbnz	w0, 40a3e4 <__fxstatat@plt+0x8494>
  40a3b0:	ldr	x20, [sp, #72]
  40a3b4:	cmp	x24, x20
  40a3b8:	ccmp	x23, x20, #0x0, ls  // ls = plast
  40a3bc:	b.cs	40a438 <__fxstatat@plt+0x84e8>  // b.hs, b.nlast
  40a3c0:	bl	401f00 <__errno_location@plt>
  40a3c4:	mov	x1, #0x3fffffff            	// #1073741823
  40a3c8:	cmp	x20, x1
  40a3cc:	b.ls	40a450 <__fxstatat@plt+0x8500>  // b.plast
  40a3d0:	mov	w20, #0x4b                  	// #75
  40a3d4:	str	w20, [x0]
  40a3d8:	cbnz	w19, 40a410 <__fxstatat@plt+0x84c0>
  40a3dc:	mov	w19, #0x1                   	// #1
  40a3e0:	b	40a410 <__fxstatat@plt+0x84c0>
  40a3e4:	mov	w20, w0
  40a3e8:	bl	401f00 <__errno_location@plt>
  40a3ec:	cmp	w20, #0x1
  40a3f0:	b.eq	40a464 <__fxstatat@plt+0x8514>  // b.none
  40a3f4:	cmp	w20, #0x3
  40a3f8:	b.eq	40a47c <__fxstatat@plt+0x852c>  // b.none
  40a3fc:	ldr	w20, [x0]
  40a400:	cmp	w19, #0x0
  40a404:	csinc	w19, w19, wzr, ne  // ne = any
  40a408:	cmp	w20, #0x16
  40a40c:	csel	w20, w20, wzr, ne  // ne = any
  40a410:	mov	x0, x21
  40a414:	bl	4086c0 <__fxstatat@plt+0x6770>
  40a418:	mov	w1, w20
  40a41c:	mov	x4, x0
  40a420:	mov	x3, x22
  40a424:	mov	w0, w19
  40a428:	adrp	x2, 40d000 <__fxstatat@plt+0xb0b0>
  40a42c:	add	x2, x2, #0xc40
  40a430:	bl	401ad0 <error@plt>
  40a434:	ldr	x20, [sp, #72]
  40a438:	mov	x0, x20
  40a43c:	ldp	x19, x20, [sp, #16]
  40a440:	ldp	x21, x22, [sp, #32]
  40a444:	ldp	x23, x24, [sp, #48]
  40a448:	ldp	x29, x30, [sp], #80
  40a44c:	ret
  40a450:	mov	w20, #0x22                  	// #34
  40a454:	str	w20, [x0]
  40a458:	cbnz	w19, 40a410 <__fxstatat@plt+0x84c0>
  40a45c:	mov	w19, #0x1                   	// #1
  40a460:	b	40a410 <__fxstatat@plt+0x84c0>
  40a464:	cmp	w19, #0x0
  40a468:	mov	w1, #0x4b                  	// #75
  40a46c:	csel	w19, w19, w20, ne  // ne = any
  40a470:	mov	w20, w1
  40a474:	str	w1, [x0]
  40a478:	b	40a410 <__fxstatat@plt+0x84c0>
  40a47c:	str	wzr, [x0]
  40a480:	mov	w20, #0x0                   	// #0
  40a484:	cbnz	w19, 40a410 <__fxstatat@plt+0x84c0>
  40a488:	mov	w20, w19
  40a48c:	mov	w19, #0x1                   	// #1
  40a490:	b	40a410 <__fxstatat@plt+0x84c0>
  40a494:	nop
  40a498:	stp	x29, x30, [sp, #-112]!
  40a49c:	cmp	w2, #0x24
  40a4a0:	mov	x29, sp
  40a4a4:	stp	x19, x20, [sp, #16]
  40a4a8:	stp	x21, x22, [sp, #32]
  40a4ac:	stp	x23, x24, [sp, #48]
  40a4b0:	stp	x25, x26, [sp, #64]
  40a4b4:	b.hi	40a92c <__fxstatat@plt+0x89dc>  // b.pmore
  40a4b8:	cmp	x1, #0x0
  40a4bc:	mov	x19, x0
  40a4c0:	add	x0, sp, #0x68
  40a4c4:	mov	w24, w2
  40a4c8:	mov	x21, x3
  40a4cc:	mov	x20, x4
  40a4d0:	csel	x23, x0, x1, eq  // eq = none
  40a4d4:	bl	401f00 <__errno_location@plt>
  40a4d8:	str	wzr, [x0]
  40a4dc:	mov	x22, x0
  40a4e0:	bl	401da0 <__ctype_b_loc@plt>
  40a4e4:	ldrb	w5, [x19]
  40a4e8:	ldr	x6, [x0]
  40a4ec:	ubfiz	x0, x5, #1, #8
  40a4f0:	ldrh	w0, [x6, x0]
  40a4f4:	tbz	w0, #13, 40a510 <__fxstatat@plt+0x85c0>
  40a4f8:	mov	x3, x19
  40a4fc:	nop
  40a500:	ldrb	w5, [x3, #1]!
  40a504:	ubfiz	x4, x5, #1, #8
  40a508:	ldrh	w4, [x6, x4]
  40a50c:	tbnz	w4, #13, 40a500 <__fxstatat@plt+0x85b0>
  40a510:	cmp	w5, #0x2d
  40a514:	b.eq	40a590 <__fxstatat@plt+0x8640>  // b.none
  40a518:	mov	w2, w24
  40a51c:	mov	x1, x23
  40a520:	mov	x0, x19
  40a524:	mov	w3, #0x0                   	// #0
  40a528:	bl	401c90 <__strtoul_internal@plt>
  40a52c:	mov	x24, x0
  40a530:	ldr	x25, [x23]
  40a534:	cmp	x25, x19
  40a538:	b.eq	40a584 <__fxstatat@plt+0x8634>  // b.none
  40a53c:	ldr	w0, [x22]
  40a540:	cbz	w0, 40a57c <__fxstatat@plt+0x862c>
  40a544:	cmp	w0, #0x22
  40a548:	mov	w26, #0x1                   	// #1
  40a54c:	b.ne	40a590 <__fxstatat@plt+0x8640>  // b.any
  40a550:	cbz	x20, 40a55c <__fxstatat@plt+0x860c>
  40a554:	ldrb	w22, [x25]
  40a558:	cbnz	w22, 40a654 <__fxstatat@plt+0x8704>
  40a55c:	str	x24, [x21]
  40a560:	mov	w0, w26
  40a564:	ldp	x19, x20, [sp, #16]
  40a568:	ldp	x21, x22, [sp, #32]
  40a56c:	ldp	x23, x24, [sp, #48]
  40a570:	ldp	x25, x26, [sp, #64]
  40a574:	ldp	x29, x30, [sp], #112
  40a578:	ret
  40a57c:	mov	w26, #0x0                   	// #0
  40a580:	b	40a550 <__fxstatat@plt+0x8600>
  40a584:	cbz	x20, 40a590 <__fxstatat@plt+0x8640>
  40a588:	ldrb	w22, [x19]
  40a58c:	cbnz	w22, 40a5b0 <__fxstatat@plt+0x8660>
  40a590:	mov	w26, #0x4                   	// #4
  40a594:	mov	w0, w26
  40a598:	ldp	x19, x20, [sp, #16]
  40a59c:	ldp	x21, x22, [sp, #32]
  40a5a0:	ldp	x23, x24, [sp, #48]
  40a5a4:	ldp	x25, x26, [sp, #64]
  40a5a8:	ldp	x29, x30, [sp], #112
  40a5ac:	ret
  40a5b0:	mov	w1, w22
  40a5b4:	mov	x0, x20
  40a5b8:	mov	w26, #0x0                   	// #0
  40a5bc:	mov	x24, #0x1                   	// #1
  40a5c0:	bl	401e20 <strchr@plt>
  40a5c4:	cbz	x0, 40a590 <__fxstatat@plt+0x8640>
  40a5c8:	sub	w2, w22, #0x45
  40a5cc:	and	w2, w2, #0xff
  40a5d0:	cmp	w2, #0x2f
  40a5d4:	b.hi	40a66c <__fxstatat@plt+0x871c>  // b.pmore
  40a5d8:	mov	x6, #0x8945                	// #35141
  40a5dc:	mov	x5, #0x1                   	// #1
  40a5e0:	movk	x6, #0x30, lsl #16
  40a5e4:	lsl	x2, x5, x2
  40a5e8:	movk	x6, #0x8144, lsl #32
  40a5ec:	mov	x19, #0x400                 	// #1024
  40a5f0:	tst	x2, x6
  40a5f4:	b.ne	40a7b0 <__fxstatat@plt+0x8860>  // b.any
  40a5f8:	cmp	w22, #0x5a
  40a5fc:	b.eq	40a6b4 <__fxstatat@plt+0x8764>  // b.none
  40a600:	b.hi	40a6d0 <__fxstatat@plt+0x8780>  // b.pmore
  40a604:	cmp	w22, #0x4d
  40a608:	b.eq	40a790 <__fxstatat@plt+0x8840>  // b.none
  40a60c:	b.hi	40a698 <__fxstatat@plt+0x8748>  // b.pmore
  40a610:	cmp	w22, #0x45
  40a614:	b.eq	40a8f4 <__fxstatat@plt+0x89a4>  // b.none
  40a618:	b.ls	40a678 <__fxstatat@plt+0x8728>  // b.plast
  40a61c:	cmp	w22, #0x47
  40a620:	b.eq	40a6ec <__fxstatat@plt+0x879c>  // b.none
  40a624:	cmp	w22, #0x4b
  40a628:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a62c:	umulh	x0, x24, x19
  40a630:	cbnz	x0, 40a7a4 <__fxstatat@plt+0x8854>
  40a634:	mul	x24, x24, x19
  40a638:	add	x0, x25, x5
  40a63c:	str	x0, [x23]
  40a640:	orr	w0, w26, #0x2
  40a644:	ldrb	w1, [x25, x5]
  40a648:	cmp	w1, #0x0
  40a64c:	csel	w26, w0, w26, ne  // ne = any
  40a650:	b	40a55c <__fxstatat@plt+0x860c>
  40a654:	mov	w1, w22
  40a658:	mov	x0, x20
  40a65c:	bl	401e20 <strchr@plt>
  40a660:	cbnz	x0, 40a5c8 <__fxstatat@plt+0x8678>
  40a664:	orr	w26, w26, #0x2
  40a668:	b	40a55c <__fxstatat@plt+0x860c>
  40a66c:	mov	x19, #0x400                 	// #1024
  40a670:	mov	x5, #0x1                   	// #1
  40a674:	b	40a5f8 <__fxstatat@plt+0x86a8>
  40a678:	cmp	w22, #0x42
  40a67c:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a680:	lsr	x0, x24, #54
  40a684:	lsl	x24, x24, #10
  40a688:	cmp	x0, #0x0
  40a68c:	csinc	w26, w26, wzr, eq  // eq = none
  40a690:	csinv	x24, x24, xzr, eq  // eq = none
  40a694:	b	40a638 <__fxstatat@plt+0x86e8>
  40a698:	cmp	w22, #0x54
  40a69c:	b.eq	40a778 <__fxstatat@plt+0x8828>  // b.none
  40a6a0:	cmp	w22, #0x59
  40a6a4:	b.ne	40a764 <__fxstatat@plt+0x8814>  // b.any
  40a6a8:	umulh	x0, x24, x19
  40a6ac:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a6b0:	mul	x24, x19, x24
  40a6b4:	umulh	x0, x24, x19
  40a6b8:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a6bc:	mul	x24, x19, x24
  40a6c0:	umulh	x0, x24, x19
  40a6c4:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a6c8:	mul	x24, x19, x24
  40a6cc:	b	40a76c <__fxstatat@plt+0x881c>
  40a6d0:	cmp	w22, #0x6b
  40a6d4:	b.eq	40a62c <__fxstatat@plt+0x86dc>  // b.none
  40a6d8:	b.hi	40a73c <__fxstatat@plt+0x87ec>  // b.pmore
  40a6dc:	cmp	w22, #0x63
  40a6e0:	b.eq	40a638 <__fxstatat@plt+0x86e8>  // b.none
  40a6e4:	cmp	w22, #0x67
  40a6e8:	b.ne	40a71c <__fxstatat@plt+0x87cc>  // b.any
  40a6ec:	umulh	x0, x24, x19
  40a6f0:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a6f4:	mul	x24, x24, x19
  40a6f8:	umulh	x0, x24, x19
  40a6fc:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a700:	mul	x24, x24, x19
  40a704:	umulh	x0, x24, x19
  40a708:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a70c:	mov	w0, #0x0                   	// #0
  40a710:	mul	x24, x24, x19
  40a714:	orr	w26, w26, w0
  40a718:	b	40a638 <__fxstatat@plt+0x86e8>
  40a71c:	cmp	w22, #0x62
  40a720:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a724:	lsr	x0, x24, #55
  40a728:	lsl	x24, x24, #9
  40a72c:	cmp	x0, #0x0
  40a730:	csinc	w26, w26, wzr, eq  // eq = none
  40a734:	csinv	x24, x24, xzr, eq  // eq = none
  40a738:	b	40a638 <__fxstatat@plt+0x86e8>
  40a73c:	cmp	w22, #0x74
  40a740:	b.eq	40a778 <__fxstatat@plt+0x8828>  // b.none
  40a744:	cmp	w22, #0x77
  40a748:	b.ne	40a788 <__fxstatat@plt+0x8838>  // b.any
  40a74c:	lsr	x0, x24, #63
  40a750:	lsl	x24, x24, #1
  40a754:	cmp	x0, #0x0
  40a758:	csinc	w26, w26, wzr, eq  // eq = none
  40a75c:	csinv	x24, x24, xzr, eq  // eq = none
  40a760:	b	40a638 <__fxstatat@plt+0x86e8>
  40a764:	cmp	w22, #0x50
  40a768:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a76c:	umulh	x0, x24, x19
  40a770:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a774:	mul	x24, x24, x19
  40a778:	umulh	x0, x24, x19
  40a77c:	cbnz	x0, 40a8fc <__fxstatat@plt+0x89ac>
  40a780:	mul	x24, x24, x19
  40a784:	b	40a6ec <__fxstatat@plt+0x879c>
  40a788:	cmp	w22, #0x6d
  40a78c:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a790:	umulh	x0, x24, x19
  40a794:	cbnz	x0, 40a7a4 <__fxstatat@plt+0x8854>
  40a798:	mul	x24, x19, x24
  40a79c:	umulh	x0, x24, x19
  40a7a0:	cbz	x0, 40a634 <__fxstatat@plt+0x86e4>
  40a7a4:	mov	w26, #0x1                   	// #1
  40a7a8:	mov	x24, #0xffffffffffffffff    	// #-1
  40a7ac:	b	40a638 <__fxstatat@plt+0x86e8>
  40a7b0:	mov	x0, x20
  40a7b4:	mov	w1, #0x30                  	// #48
  40a7b8:	str	x5, [sp, #88]
  40a7bc:	bl	401e20 <strchr@plt>
  40a7c0:	ldr	x5, [sp, #88]
  40a7c4:	cbz	x0, 40a5f8 <__fxstatat@plt+0x86a8>
  40a7c8:	ldrb	w0, [x25, #1]
  40a7cc:	cmp	w0, #0x44
  40a7d0:	b.eq	40a838 <__fxstatat@plt+0x88e8>  // b.none
  40a7d4:	cmp	w0, #0x69
  40a7d8:	b.eq	40a824 <__fxstatat@plt+0x88d4>  // b.none
  40a7dc:	cmp	w0, #0x42
  40a7e0:	b.eq	40a838 <__fxstatat@plt+0x88e8>  // b.none
  40a7e4:	cmp	w22, #0x5a
  40a7e8:	b.eq	40a6b4 <__fxstatat@plt+0x8764>  // b.none
  40a7ec:	b.hi	40a874 <__fxstatat@plt+0x8924>  // b.pmore
  40a7f0:	cmp	w22, #0x4d
  40a7f4:	b.eq	40a790 <__fxstatat@plt+0x8840>  // b.none
  40a7f8:	b.hi	40a858 <__fxstatat@plt+0x8908>  // b.pmore
  40a7fc:	cmp	w22, #0x45
  40a800:	b.eq	40a8ec <__fxstatat@plt+0x899c>  // b.none
  40a804:	b.ls	40a844 <__fxstatat@plt+0x88f4>  // b.plast
  40a808:	cmp	w22, #0x47
  40a80c:	b.eq	40a90c <__fxstatat@plt+0x89bc>  // b.none
  40a810:	cmp	w22, #0x4b
  40a814:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a818:	mov	x5, #0x1                   	// #1
  40a81c:	mov	x19, #0x400                 	// #1024
  40a820:	b	40a62c <__fxstatat@plt+0x86dc>
  40a824:	ldrb	w1, [x25, #2]
  40a828:	mov	x0, #0x3                   	// #3
  40a82c:	cmp	w1, #0x42
  40a830:	csel	x5, x5, x0, ne  // ne = any
  40a834:	b	40a5f8 <__fxstatat@plt+0x86a8>
  40a838:	mov	x19, #0x3e8                 	// #1000
  40a83c:	mov	x5, #0x2                   	// #2
  40a840:	b	40a5f8 <__fxstatat@plt+0x86a8>
  40a844:	cmp	w22, #0x42
  40a848:	mov	x5, #0x1                   	// #1
  40a84c:	b.eq	40a680 <__fxstatat@plt+0x8730>  // b.none
  40a850:	orr	w26, w26, #0x2
  40a854:	b	40a55c <__fxstatat@plt+0x860c>
  40a858:	cmp	w22, #0x54
  40a85c:	b.eq	40a920 <__fxstatat@plt+0x89d0>  // b.none
  40a860:	cmp	w22, #0x59
  40a864:	b.ne	40a8a0 <__fxstatat@plt+0x8950>  // b.any
  40a868:	mov	x5, #0x1                   	// #1
  40a86c:	mov	x19, #0x400                 	// #1024
  40a870:	b	40a6a8 <__fxstatat@plt+0x8758>
  40a874:	cmp	w22, #0x67
  40a878:	b.eq	40a6ec <__fxstatat@plt+0x879c>  // b.none
  40a87c:	b.ls	40a8d0 <__fxstatat@plt+0x8980>  // b.plast
  40a880:	cmp	w22, #0x74
  40a884:	b.eq	40a920 <__fxstatat@plt+0x89d0>  // b.none
  40a888:	b.ls	40a8b4 <__fxstatat@plt+0x8964>  // b.plast
  40a88c:	cmp	w22, #0x77
  40a890:	mov	x5, #0x1                   	// #1
  40a894:	b.eq	40a74c <__fxstatat@plt+0x87fc>  // b.none
  40a898:	orr	w26, w26, #0x2
  40a89c:	b	40a55c <__fxstatat@plt+0x860c>
  40a8a0:	cmp	w22, #0x50
  40a8a4:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a8a8:	mov	x5, #0x1                   	// #1
  40a8ac:	mov	x19, #0x400                 	// #1024
  40a8b0:	b	40a76c <__fxstatat@plt+0x881c>
  40a8b4:	cmp	w22, #0x6b
  40a8b8:	b.eq	40a818 <__fxstatat@plt+0x88c8>  // b.none
  40a8bc:	cmp	w22, #0x6d
  40a8c0:	b.ne	40a664 <__fxstatat@plt+0x8714>  // b.any
  40a8c4:	mov	x5, #0x1                   	// #1
  40a8c8:	mov	x19, #0x400                 	// #1024
  40a8cc:	b	40a790 <__fxstatat@plt+0x8840>
  40a8d0:	cmp	w22, #0x62
  40a8d4:	b.eq	40a918 <__fxstatat@plt+0x89c8>  // b.none
  40a8d8:	cmp	w22, #0x63
  40a8dc:	mov	x5, #0x1                   	// #1
  40a8e0:	b.eq	40a638 <__fxstatat@plt+0x86e8>  // b.none
  40a8e4:	orr	w26, w26, #0x2
  40a8e8:	b	40a55c <__fxstatat@plt+0x860c>
  40a8ec:	mov	x5, #0x1                   	// #1
  40a8f0:	mov	x19, #0x400                 	// #1024
  40a8f4:	umulh	x0, x24, x19
  40a8f8:	cbz	x0, 40a6c8 <__fxstatat@plt+0x8778>
  40a8fc:	mov	w0, #0x1                   	// #1
  40a900:	mov	x24, #0xffffffffffffffff    	// #-1
  40a904:	orr	w26, w26, w0
  40a908:	b	40a638 <__fxstatat@plt+0x86e8>
  40a90c:	mov	x5, #0x1                   	// #1
  40a910:	mov	x19, #0x400                 	// #1024
  40a914:	b	40a6ec <__fxstatat@plt+0x879c>
  40a918:	mov	x5, #0x1                   	// #1
  40a91c:	b	40a724 <__fxstatat@plt+0x87d4>
  40a920:	mov	x5, #0x1                   	// #1
  40a924:	mov	x19, #0x400                 	// #1024
  40a928:	b	40a778 <__fxstatat@plt+0x8828>
  40a92c:	adrp	x3, 40e000 <__fxstatat@plt+0xc0b0>
  40a930:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40a934:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  40a938:	add	x3, x3, #0x550
  40a93c:	add	x1, x1, #0x518
  40a940:	add	x0, x0, #0x528
  40a944:	mov	w2, #0x54                  	// #84
  40a948:	bl	401ef0 <__assert_fail@plt>
  40a94c:	nop
  40a950:	stp	x29, x30, [sp, #-32]!
  40a954:	mov	x29, sp
  40a958:	stp	x19, x20, [sp, #16]
  40a95c:	mov	x19, x0
  40a960:	bl	401b50 <fileno@plt>
  40a964:	tbnz	w0, #31, 40a9c0 <__fxstatat@plt+0x8a70>
  40a968:	mov	x0, x19
  40a96c:	bl	401ec0 <__freading@plt>
  40a970:	cbnz	w0, 40a9a4 <__fxstatat@plt+0x8a54>
  40a974:	mov	x0, x19
  40a978:	bl	40ac38 <__fxstatat@plt+0x8ce8>
  40a97c:	cbz	w0, 40a9c0 <__fxstatat@plt+0x8a70>
  40a980:	bl	401f00 <__errno_location@plt>
  40a984:	mov	x20, x0
  40a988:	mov	x0, x19
  40a98c:	ldr	w19, [x20]
  40a990:	bl	401b70 <fclose@plt>
  40a994:	cbnz	w19, 40a9d0 <__fxstatat@plt+0x8a80>
  40a998:	ldp	x19, x20, [sp, #16]
  40a99c:	ldp	x29, x30, [sp], #32
  40a9a0:	ret
  40a9a4:	mov	x0, x19
  40a9a8:	bl	401b50 <fileno@plt>
  40a9ac:	mov	w2, #0x1                   	// #1
  40a9b0:	mov	x1, #0x0                   	// #0
  40a9b4:	bl	401b20 <lseek@plt>
  40a9b8:	cmn	x0, #0x1
  40a9bc:	b.ne	40a974 <__fxstatat@plt+0x8a24>  // b.any
  40a9c0:	mov	x0, x19
  40a9c4:	ldp	x19, x20, [sp, #16]
  40a9c8:	ldp	x29, x30, [sp], #32
  40a9cc:	b	401b70 <fclose@plt>
  40a9d0:	mov	w0, #0xffffffff            	// #-1
  40a9d4:	str	w19, [x20]
  40a9d8:	b	40a998 <__fxstatat@plt+0x8a48>
  40a9dc:	nop
  40a9e0:	stp	x29, x30, [sp, #-112]!
  40a9e4:	mov	w6, #0xffffffe0            	// #-32
  40a9e8:	mov	x29, sp
  40a9ec:	add	x7, sp, #0x50
  40a9f0:	stp	x19, x20, [sp, #16]
  40a9f4:	str	x7, [sp, #64]
  40a9f8:	stp	w6, wzr, [sp, #72]
  40a9fc:	stp	x2, x3, [sp, #80]
  40aa00:	add	x2, sp, #0x70
  40aa04:	stp	x2, x2, [sp, #48]
  40aa08:	stp	x4, x5, [sp, #96]
  40aa0c:	cbz	w1, 40aacc <__fxstatat@plt+0x8b7c>
  40aa10:	mov	w20, w0
  40aa14:	mov	w3, w1
  40aa18:	cmp	w1, #0x406
  40aa1c:	b.eq	40aae8 <__fxstatat@plt+0x8b98>  // b.none
  40aa20:	cmp	w1, #0xb
  40aa24:	b.gt	40aa70 <__fxstatat@plt+0x8b20>
  40aa28:	cmp	w1, #0x0
  40aa2c:	b.le	40aa9c <__fxstatat@plt+0x8b4c>
  40aa30:	mov	x1, #0x1                   	// #1
  40aa34:	mov	x2, #0x514                 	// #1300
  40aa38:	lsl	x1, x1, x3
  40aa3c:	tst	x1, x2
  40aa40:	b.ne	40ab64 <__fxstatat@plt+0x8c14>  // b.any
  40aa44:	mov	x2, #0xa0a                 	// #2570
  40aa48:	tst	x1, x2
  40aa4c:	b.eq	40aa9c <__fxstatat@plt+0x8b4c>  // b.none
  40aa50:	mov	w1, w3
  40aa54:	mov	w0, w20
  40aa58:	bl	401e50 <fcntl@plt>
  40aa5c:	mov	w19, w0
  40aa60:	mov	w0, w19
  40aa64:	ldp	x19, x20, [sp, #16]
  40aa68:	ldp	x29, x30, [sp], #112
  40aa6c:	ret
  40aa70:	sub	w0, w1, #0x400
  40aa74:	cmp	w0, #0xa
  40aa78:	b.hi	40aa9c <__fxstatat@plt+0x8b4c>  // b.pmore
  40aa7c:	mov	x1, #0x1                   	// #1
  40aa80:	mov	x2, #0x2c5                 	// #709
  40aa84:	lsl	x1, x1, x0
  40aa88:	tst	x1, x2
  40aa8c:	b.ne	40ab64 <__fxstatat@plt+0x8c14>  // b.any
  40aa90:	mov	x2, #0x502                 	// #1282
  40aa94:	tst	x1, x2
  40aa98:	b.ne	40aa50 <__fxstatat@plt+0x8b00>  // b.any
  40aa9c:	ldr	w0, [sp, #72]
  40aaa0:	ldr	x1, [sp, #48]
  40aaa4:	tbnz	w0, #31, 40ac10 <__fxstatat@plt+0x8cc0>
  40aaa8:	ldr	x2, [x1]
  40aaac:	mov	w0, w20
  40aab0:	mov	w1, w3
  40aab4:	bl	401e50 <fcntl@plt>
  40aab8:	mov	w19, w0
  40aabc:	mov	w0, w19
  40aac0:	ldp	x19, x20, [sp, #16]
  40aac4:	ldp	x29, x30, [sp], #112
  40aac8:	ret
  40aacc:	ldr	w2, [sp, #80]
  40aad0:	bl	401e50 <fcntl@plt>
  40aad4:	mov	w19, w0
  40aad8:	mov	w0, w19
  40aadc:	ldp	x19, x20, [sp, #16]
  40aae0:	ldp	x29, x30, [sp], #112
  40aae4:	ret
  40aae8:	stp	x21, x22, [sp, #32]
  40aaec:	adrp	x21, 421000 <__fxstatat@plt+0x1f0b0>
  40aaf0:	mov	w2, #0xffffffe8            	// #-24
  40aaf4:	str	w2, [sp, #72]
  40aaf8:	ldr	w2, [x21, #1176]
  40aafc:	ldr	w22, [sp, #80]
  40ab00:	tbnz	w2, #31, 40ab30 <__fxstatat@plt+0x8be0>
  40ab04:	mov	w2, w22
  40ab08:	bl	401e50 <fcntl@plt>
  40ab0c:	mov	w19, w0
  40ab10:	tbnz	w0, #31, 40ab94 <__fxstatat@plt+0x8c44>
  40ab14:	mov	w0, #0x1                   	// #1
  40ab18:	str	w0, [x21, #1176]
  40ab1c:	mov	w0, w19
  40ab20:	ldp	x19, x20, [sp, #16]
  40ab24:	ldp	x21, x22, [sp, #32]
  40ab28:	ldp	x29, x30, [sp], #112
  40ab2c:	ret
  40ab30:	mov	w2, w22
  40ab34:	mov	w1, #0x0                   	// #0
  40ab38:	bl	401e50 <fcntl@plt>
  40ab3c:	mov	w19, w0
  40ab40:	tbnz	w0, #31, 40ab50 <__fxstatat@plt+0x8c00>
  40ab44:	ldr	w0, [x21, #1176]
  40ab48:	cmn	w0, #0x1
  40ab4c:	b.eq	40abc4 <__fxstatat@plt+0x8c74>  // b.none
  40ab50:	mov	w0, w19
  40ab54:	ldp	x19, x20, [sp, #16]
  40ab58:	ldp	x21, x22, [sp, #32]
  40ab5c:	ldp	x29, x30, [sp], #112
  40ab60:	ret
  40ab64:	ldr	w0, [sp, #72]
  40ab68:	ldr	x1, [sp, #48]
  40ab6c:	tbnz	w0, #31, 40ac24 <__fxstatat@plt+0x8cd4>
  40ab70:	ldr	w2, [x1]
  40ab74:	mov	w0, w20
  40ab78:	mov	w1, w3
  40ab7c:	bl	401e50 <fcntl@plt>
  40ab80:	mov	w19, w0
  40ab84:	mov	w0, w19
  40ab88:	ldp	x19, x20, [sp, #16]
  40ab8c:	ldp	x29, x30, [sp], #112
  40ab90:	ret
  40ab94:	bl	401f00 <__errno_location@plt>
  40ab98:	ldr	w0, [x0]
  40ab9c:	cmp	w0, #0x16
  40aba0:	b.ne	40ab14 <__fxstatat@plt+0x8bc4>  // b.any
  40aba4:	mov	w2, w22
  40aba8:	mov	w0, w20
  40abac:	mov	w1, #0x0                   	// #0
  40abb0:	bl	401e50 <fcntl@plt>
  40abb4:	mov	w19, w0
  40abb8:	tbnz	w0, #31, 40ab50 <__fxstatat@plt+0x8c00>
  40abbc:	mov	w0, #0xffffffff            	// #-1
  40abc0:	str	w0, [x21, #1176]
  40abc4:	mov	w0, w19
  40abc8:	mov	w1, #0x1                   	// #1
  40abcc:	bl	401e50 <fcntl@plt>
  40abd0:	tbnz	w0, #31, 40abec <__fxstatat@plt+0x8c9c>
  40abd4:	orr	w2, w0, #0x1
  40abd8:	mov	w1, #0x2                   	// #2
  40abdc:	mov	w0, w19
  40abe0:	bl	401e50 <fcntl@plt>
  40abe4:	cmn	w0, #0x1
  40abe8:	b.ne	40ab50 <__fxstatat@plt+0x8c00>  // b.any
  40abec:	bl	401f00 <__errno_location@plt>
  40abf0:	mov	x20, x0
  40abf4:	mov	w0, w19
  40abf8:	mov	w19, #0xffffffff            	// #-1
  40abfc:	ldr	w21, [x20]
  40ac00:	bl	401cd0 <close@plt>
  40ac04:	str	w21, [x20]
  40ac08:	ldp	x21, x22, [sp, #32]
  40ac0c:	b	40aa60 <__fxstatat@plt+0x8b10>
  40ac10:	cmn	w0, #0x7
  40ac14:	b.ge	40aaa8 <__fxstatat@plt+0x8b58>  // b.tcont
  40ac18:	ldr	x1, [sp, #56]
  40ac1c:	add	x1, x1, w0, sxtw
  40ac20:	b	40aaa8 <__fxstatat@plt+0x8b58>
  40ac24:	cmn	w0, #0x7
  40ac28:	b.ge	40ab70 <__fxstatat@plt+0x8c20>  // b.tcont
  40ac2c:	ldr	x1, [sp, #56]
  40ac30:	add	x1, x1, w0, sxtw
  40ac34:	b	40ab70 <__fxstatat@plt+0x8c20>
  40ac38:	stp	x29, x30, [sp, #-32]!
  40ac3c:	mov	x29, sp
  40ac40:	str	x19, [sp, #16]
  40ac44:	mov	x19, x0
  40ac48:	cbz	x0, 40ac5c <__fxstatat@plt+0x8d0c>
  40ac4c:	bl	401ec0 <__freading@plt>
  40ac50:	cbz	w0, 40ac5c <__fxstatat@plt+0x8d0c>
  40ac54:	ldr	w0, [x19]
  40ac58:	tbnz	w0, #8, 40ac6c <__fxstatat@plt+0x8d1c>
  40ac5c:	mov	x0, x19
  40ac60:	ldr	x19, [sp, #16]
  40ac64:	ldp	x29, x30, [sp], #32
  40ac68:	b	401e60 <fflush@plt>
  40ac6c:	mov	x0, x19
  40ac70:	mov	w2, #0x1                   	// #1
  40ac74:	mov	x1, #0x0                   	// #0
  40ac78:	bl	40ac90 <__fxstatat@plt+0x8d40>
  40ac7c:	mov	x0, x19
  40ac80:	ldr	x19, [sp, #16]
  40ac84:	ldp	x29, x30, [sp], #32
  40ac88:	b	401e60 <fflush@plt>
  40ac8c:	nop
  40ac90:	stp	x29, x30, [sp, #-48]!
  40ac94:	mov	x29, sp
  40ac98:	ldp	x3, x4, [x0, #8]
  40ac9c:	str	x19, [sp, #16]
  40aca0:	mov	x19, x0
  40aca4:	cmp	x4, x3
  40aca8:	b.eq	40acbc <__fxstatat@plt+0x8d6c>  // b.none
  40acac:	mov	x0, x19
  40acb0:	ldr	x19, [sp, #16]
  40acb4:	ldp	x29, x30, [sp], #48
  40acb8:	b	401db0 <fseeko@plt>
  40acbc:	ldp	x3, x4, [x0, #32]
  40acc0:	cmp	x4, x3
  40acc4:	b.ne	40acac <__fxstatat@plt+0x8d5c>  // b.any
  40acc8:	ldr	x3, [x0, #72]
  40accc:	cbnz	x3, 40acac <__fxstatat@plt+0x8d5c>
  40acd0:	str	x1, [sp, #32]
  40acd4:	str	w2, [sp, #44]
  40acd8:	bl	401b50 <fileno@plt>
  40acdc:	ldr	w2, [sp, #44]
  40ace0:	ldr	x1, [sp, #32]
  40ace4:	bl	401b20 <lseek@plt>
  40ace8:	mov	x1, x0
  40acec:	cmn	x0, #0x1
  40acf0:	b.eq	40ad08 <__fxstatat@plt+0x8db8>  // b.none
  40acf4:	ldr	w2, [x19]
  40acf8:	mov	w0, #0x0                   	// #0
  40acfc:	str	x1, [x19, #144]
  40ad00:	and	w1, w2, #0xffffffef
  40ad04:	str	w1, [x19]
  40ad08:	ldr	x19, [sp, #16]
  40ad0c:	ldp	x29, x30, [sp], #48
  40ad10:	ret
  40ad14:	nop
  40ad18:	stp	x29, x30, [sp, #-64]!
  40ad1c:	cmp	x0, #0x0
  40ad20:	add	x4, sp, #0x3c
  40ad24:	mov	x29, sp
  40ad28:	stp	x19, x20, [sp, #16]
  40ad2c:	csel	x19, x4, x0, eq  // eq = none
  40ad30:	mov	x20, x2
  40ad34:	mov	x0, x19
  40ad38:	str	x21, [sp, #32]
  40ad3c:	mov	x21, x1
  40ad40:	bl	401a60 <mbrtowc@plt>
  40ad44:	cmp	x20, #0x0
  40ad48:	mov	x20, x0
  40ad4c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  40ad50:	b.hi	40ad68 <__fxstatat@plt+0x8e18>  // b.pmore
  40ad54:	mov	x0, x20
  40ad58:	ldp	x19, x20, [sp, #16]
  40ad5c:	ldr	x21, [sp, #32]
  40ad60:	ldp	x29, x30, [sp], #64
  40ad64:	ret
  40ad68:	mov	w0, #0x0                   	// #0
  40ad6c:	bl	40aed0 <__fxstatat@plt+0x8f80>
  40ad70:	tst	w0, #0xff
  40ad74:	b.ne	40ad54 <__fxstatat@plt+0x8e04>  // b.any
  40ad78:	ldrb	w0, [x21]
  40ad7c:	mov	x20, #0x1                   	// #1
  40ad80:	str	w0, [x19]
  40ad84:	mov	x0, x20
  40ad88:	ldp	x19, x20, [sp, #16]
  40ad8c:	ldr	x21, [sp, #32]
  40ad90:	ldp	x29, x30, [sp], #64
  40ad94:	ret
  40ad98:	stp	x29, x30, [sp, #-32]!
  40ad9c:	mov	x29, sp
  40ada0:	stp	x19, x20, [sp, #16]
  40ada4:	mov	x19, x0
  40ada8:	bl	401b30 <__fpending@plt>
  40adac:	mov	x20, x0
  40adb0:	mov	x0, x19
  40adb4:	ldr	w19, [x19]
  40adb8:	and	w19, w19, #0x20
  40adbc:	bl	40a950 <__fxstatat@plt+0x8a00>
  40adc0:	cbnz	w19, 40ade8 <__fxstatat@plt+0x8e98>
  40adc4:	cbz	w0, 40addc <__fxstatat@plt+0x8e8c>
  40adc8:	cbnz	x20, 40ae00 <__fxstatat@plt+0x8eb0>
  40adcc:	bl	401f00 <__errno_location@plt>
  40add0:	ldr	w0, [x0]
  40add4:	cmp	w0, #0x9
  40add8:	csetm	w0, ne  // ne = any
  40addc:	ldp	x19, x20, [sp, #16]
  40ade0:	ldp	x29, x30, [sp], #32
  40ade4:	ret
  40ade8:	cbnz	w0, 40ae00 <__fxstatat@plt+0x8eb0>
  40adec:	bl	401f00 <__errno_location@plt>
  40adf0:	mov	x1, x0
  40adf4:	mov	w0, #0xffffffff            	// #-1
  40adf8:	str	wzr, [x1]
  40adfc:	b	40addc <__fxstatat@plt+0x8e8c>
  40ae00:	mov	w0, #0xffffffff            	// #-1
  40ae04:	b	40addc <__fxstatat@plt+0x8e8c>
  40ae08:	stp	x29, x30, [sp, #-48]!
  40ae0c:	mov	x29, sp
  40ae10:	stp	x19, x20, [sp, #16]
  40ae14:	mov	x20, x1
  40ae18:	bl	401bb0 <fopen@plt>
  40ae1c:	mov	x19, x0
  40ae20:	cbz	x0, 40ae30 <__fxstatat@plt+0x8ee0>
  40ae24:	bl	401b50 <fileno@plt>
  40ae28:	cmp	w0, #0x2
  40ae2c:	b.ls	40ae40 <__fxstatat@plt+0x8ef0>  // b.plast
  40ae30:	mov	x0, x19
  40ae34:	ldp	x19, x20, [sp, #16]
  40ae38:	ldp	x29, x30, [sp], #48
  40ae3c:	ret
  40ae40:	str	x21, [sp, #32]
  40ae44:	bl	40af70 <__fxstatat@plt+0x9020>
  40ae48:	mov	w21, w0
  40ae4c:	tbnz	w0, #31, 40aea8 <__fxstatat@plt+0x8f58>
  40ae50:	mov	x0, x19
  40ae54:	bl	40a950 <__fxstatat@plt+0x8a00>
  40ae58:	cbnz	w0, 40ae84 <__fxstatat@plt+0x8f34>
  40ae5c:	mov	x1, x20
  40ae60:	mov	w0, w21
  40ae64:	bl	401c70 <fdopen@plt>
  40ae68:	mov	x19, x0
  40ae6c:	cbz	x0, 40ae84 <__fxstatat@plt+0x8f34>
  40ae70:	mov	x0, x19
  40ae74:	ldp	x19, x20, [sp, #16]
  40ae78:	ldr	x21, [sp, #32]
  40ae7c:	ldp	x29, x30, [sp], #48
  40ae80:	ret
  40ae84:	bl	401f00 <__errno_location@plt>
  40ae88:	mov	x20, x0
  40ae8c:	mov	w0, w21
  40ae90:	mov	x19, #0x0                   	// #0
  40ae94:	ldr	w21, [x20]
  40ae98:	bl	401cd0 <close@plt>
  40ae9c:	str	w21, [x20]
  40aea0:	ldr	x21, [sp, #32]
  40aea4:	b	40ae30 <__fxstatat@plt+0x8ee0>
  40aea8:	bl	401f00 <__errno_location@plt>
  40aeac:	mov	x20, x0
  40aeb0:	mov	x0, x19
  40aeb4:	mov	x19, #0x0                   	// #0
  40aeb8:	ldr	w21, [x20]
  40aebc:	bl	40a950 <__fxstatat@plt+0x8a00>
  40aec0:	str	w21, [x20]
  40aec4:	ldr	x21, [sp, #32]
  40aec8:	b	40ae30 <__fxstatat@plt+0x8ee0>
  40aecc:	nop
  40aed0:	stp	x29, x30, [sp, #-16]!
  40aed4:	mov	x1, #0x0                   	// #0
  40aed8:	mov	x29, sp
  40aedc:	bl	401f40 <setlocale@plt>
  40aee0:	mov	w1, #0x1                   	// #1
  40aee4:	cbz	x0, 40af08 <__fxstatat@plt+0x8fb8>
  40aee8:	ldrb	w1, [x0]
  40aeec:	cmp	w1, #0x43
  40aef0:	b.eq	40af14 <__fxstatat@plt+0x8fc4>  // b.none
  40aef4:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40aef8:	add	x1, x1, #0x560
  40aefc:	bl	401d90 <strcmp@plt>
  40af00:	cmp	w0, #0x0
  40af04:	cset	w1, ne  // ne = any
  40af08:	mov	w0, w1
  40af0c:	ldp	x29, x30, [sp], #16
  40af10:	ret
  40af14:	ldrb	w2, [x0, #1]
  40af18:	mov	w1, #0x0                   	// #0
  40af1c:	cbnz	w2, 40aef4 <__fxstatat@plt+0x8fa4>
  40af20:	mov	w0, w1
  40af24:	ldp	x29, x30, [sp], #16
  40af28:	ret
  40af2c:	nop
  40af30:	stp	x29, x30, [sp, #-16]!
  40af34:	mov	w0, #0xe                   	// #14
  40af38:	mov	x29, sp
  40af3c:	bl	401ba0 <nl_langinfo@plt>
  40af40:	cbz	x0, 40af60 <__fxstatat@plt+0x9010>
  40af44:	ldrb	w2, [x0]
  40af48:	adrp	x1, 40e000 <__fxstatat@plt+0xc0b0>
  40af4c:	add	x1, x1, #0x568
  40af50:	cmp	w2, #0x0
  40af54:	csel	x0, x1, x0, eq  // eq = none
  40af58:	ldp	x29, x30, [sp], #16
  40af5c:	ret
  40af60:	ldp	x29, x30, [sp], #16
  40af64:	adrp	x0, 40e000 <__fxstatat@plt+0xc0b0>
  40af68:	add	x0, x0, #0x568
  40af6c:	ret
  40af70:	mov	w2, #0x3                   	// #3
  40af74:	mov	w1, #0x0                   	// #0
  40af78:	b	40a9e0 <__fxstatat@plt+0x8a90>
  40af7c:	nop
  40af80:	stp	x29, x30, [sp, #-48]!
  40af84:	mov	x29, sp
  40af88:	str	q0, [sp, #16]
  40af8c:	str	q1, [sp, #32]
  40af90:	ldp	x2, x0, [sp, #16]
  40af94:	ldp	x5, x3, [sp, #32]
  40af98:	mrs	x11, fpcr
  40af9c:	lsr	x1, x0, #63
  40afa0:	ubfx	x6, x0, #0, #48
  40afa4:	and	w13, w1, #0xff
  40afa8:	mov	x9, x1
  40afac:	ubfx	x7, x0, #48, #15
  40afb0:	cbz	w7, 40b3c8 <__fxstatat@plt+0x9478>
  40afb4:	mov	w1, #0x7fff                	// #32767
  40afb8:	cmp	w7, w1
  40afbc:	b.eq	40b408 <__fxstatat@plt+0x94b8>  // b.none
  40afc0:	and	x7, x7, #0xffff
  40afc4:	extr	x6, x6, x2, #61
  40afc8:	mov	x15, #0xffffffffffffc001    	// #-16383
  40afcc:	orr	x4, x6, #0x8000000000000
  40afd0:	add	x7, x7, x15
  40afd4:	lsl	x2, x2, #3
  40afd8:	mov	x14, #0x2                   	// #2
  40afdc:	mov	x12, #0x1                   	// #1
  40afe0:	mov	x1, #0x3                   	// #3
  40afe4:	mov	x16, #0x0                   	// #0
  40afe8:	mov	x17, #0x0                   	// #0
  40afec:	mov	w0, #0x0                   	// #0
  40aff0:	lsr	x8, x3, #63
  40aff4:	ubfx	x6, x3, #0, #48
  40aff8:	and	w15, w8, #0xff
  40affc:	ubfx	x10, x3, #48, #15
  40b000:	cbz	w10, 40b380 <__fxstatat@plt+0x9430>
  40b004:	mov	w12, #0x7fff                	// #32767
  40b008:	cmp	w10, w12
  40b00c:	b.eq	40b34c <__fxstatat@plt+0x93fc>  // b.none
  40b010:	and	x10, x10, #0xffff
  40b014:	extr	x6, x6, x5, #61
  40b018:	mov	x14, #0xffffffffffffc001    	// #-16383
  40b01c:	add	x10, x10, x14
  40b020:	orr	x6, x6, #0x8000000000000
  40b024:	sub	x7, x7, x10
  40b028:	lsl	x5, x5, #3
  40b02c:	mov	x1, x16
  40b030:	mov	x3, #0x0                   	// #0
  40b034:	eor	w10, w13, w15
  40b038:	cmp	x1, #0x9
  40b03c:	and	x12, x10, #0xff
  40b040:	mov	x14, x12
  40b044:	b.gt	40b10c <__fxstatat@plt+0x91bc>
  40b048:	cmp	x1, #0x7
  40b04c:	b.gt	40b4c4 <__fxstatat@plt+0x9574>
  40b050:	cmp	x1, #0x3
  40b054:	b.eq	40b070 <__fxstatat@plt+0x9120>  // b.none
  40b058:	b.le	40b134 <__fxstatat@plt+0x91e4>
  40b05c:	cmp	x1, #0x5
  40b060:	b.eq	40b11c <__fxstatat@plt+0x91cc>  // b.none
  40b064:	b.le	40b164 <__fxstatat@plt+0x9214>
  40b068:	cmp	x1, #0x6
  40b06c:	b.eq	40b0d8 <__fxstatat@plt+0x9188>  // b.none
  40b070:	cmp	x3, #0x1
  40b074:	b.eq	40b0d4 <__fxstatat@plt+0x9184>  // b.none
  40b078:	cbz	x3, 40b08c <__fxstatat@plt+0x913c>
  40b07c:	cmp	x3, #0x2
  40b080:	b.eq	40b4c0 <__fxstatat@plt+0x9570>  // b.none
  40b084:	cmp	x3, #0x3
  40b088:	b.eq	40b6b8 <__fxstatat@plt+0x9768>  // b.none
  40b08c:	mov	x1, #0x3fff                	// #16383
  40b090:	mov	w10, w15
  40b094:	mov	x14, x8
  40b098:	add	x3, x7, x1
  40b09c:	cmp	x3, #0x0
  40b0a0:	b.le	40b590 <__fxstatat@plt+0x9640>
  40b0a4:	tst	x5, #0x7
  40b0a8:	b.ne	40b4f0 <__fxstatat@plt+0x95a0>  // b.any
  40b0ac:	tbz	x6, #52, 40b0b8 <__fxstatat@plt+0x9168>
  40b0b0:	and	x6, x6, #0xffefffffffffffff
  40b0b4:	add	x3, x7, #0x4, lsl #12
  40b0b8:	mov	x1, #0x7ffe                	// #32766
  40b0bc:	cmp	x3, x1
  40b0c0:	b.gt	40b674 <__fxstatat@plt+0x9724>
  40b0c4:	and	w1, w3, #0x7fff
  40b0c8:	extr	x2, x6, x5, #3
  40b0cc:	ubfx	x6, x6, #3, #48
  40b0d0:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b0d4:	mov	w10, w15
  40b0d8:	mov	w1, #0x0                   	// #0
  40b0dc:	mov	x6, #0x0                   	// #0
  40b0e0:	mov	x2, #0x0                   	// #0
  40b0e4:	mov	x5, #0x0                   	// #0
  40b0e8:	orr	w1, w1, w10, lsl #15
  40b0ec:	bfxil	x5, x6, #0, #48
  40b0f0:	fmov	d0, x2
  40b0f4:	bfi	x5, x1, #48, #16
  40b0f8:	fmov	v0.d[1], x5
  40b0fc:	cbnz	w0, 40b154 <__fxstatat@plt+0x9204>
  40b100:	ldp	x29, x30, [sp], #48
  40b104:	ret
  40b108:	mov	x3, #0x3                   	// #3
  40b10c:	cmp	x1, #0xb
  40b110:	b.gt	40b434 <__fxstatat@plt+0x94e4>
  40b114:	cmp	x1, #0xa
  40b118:	b.ne	40b070 <__fxstatat@plt+0x9120>  // b.any
  40b11c:	mov	w10, #0x0                   	// #0
  40b120:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b124:	mov	x2, #0xffffffffffffffff    	// #-1
  40b128:	mov	w0, #0x1                   	// #1
  40b12c:	mov	w1, #0x7fff                	// #32767
  40b130:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b134:	cmp	x1, #0x1
  40b138:	b.ne	40b340 <__fxstatat@plt+0x93f0>  // b.any
  40b13c:	mov	x4, #0x0                   	// #0
  40b140:	fmov	d0, x4
  40b144:	lsl	x12, x12, #63
  40b148:	orr	w0, w0, #0x2
  40b14c:	orr	x5, x12, #0x7fff000000000000
  40b150:	fmov	v0.d[1], x5
  40b154:	str	q0, [sp, #16]
  40b158:	bl	40c650 <__fxstatat@plt+0xa700>
  40b15c:	ldr	q0, [sp, #16]
  40b160:	b	40b100 <__fxstatat@plt+0x91b0>
  40b164:	cmp	x1, #0x4
  40b168:	b.eq	40b0d8 <__fxstatat@plt+0x9188>  // b.none
  40b16c:	cmp	x4, x6
  40b170:	b.ls	40b4d4 <__fxstatat@plt+0x9584>  // b.plast
  40b174:	lsr	x3, x4, #1
  40b178:	extr	x8, x4, x2, #1
  40b17c:	lsl	x2, x2, #63
  40b180:	ubfx	x13, x6, #20, #32
  40b184:	extr	x9, x6, x5, #52
  40b188:	lsl	x12, x5, #12
  40b18c:	and	x15, x9, #0xffffffff
  40b190:	udiv	x5, x3, x13
  40b194:	msub	x3, x5, x13, x3
  40b198:	mul	x1, x15, x5
  40b19c:	extr	x3, x3, x8, #32
  40b1a0:	cmp	x1, x3
  40b1a4:	b.ls	40b1b8 <__fxstatat@plt+0x9268>  // b.plast
  40b1a8:	adds	x3, x9, x3
  40b1ac:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40b1b0:	b.hi	40b790 <__fxstatat@plt+0x9840>  // b.pmore
  40b1b4:	sub	x5, x5, #0x1
  40b1b8:	sub	x3, x3, x1
  40b1bc:	mov	x4, x8
  40b1c0:	udiv	x1, x3, x13
  40b1c4:	msub	x3, x1, x13, x3
  40b1c8:	mul	x6, x15, x1
  40b1cc:	bfi	x4, x3, #32, #32
  40b1d0:	cmp	x6, x4
  40b1d4:	b.ls	40b1e8 <__fxstatat@plt+0x9298>  // b.plast
  40b1d8:	adds	x4, x9, x4
  40b1dc:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40b1e0:	b.hi	40b79c <__fxstatat@plt+0x984c>  // b.pmore
  40b1e4:	sub	x1, x1, #0x1
  40b1e8:	orr	x8, x1, x5, lsl #32
  40b1ec:	and	x17, x12, #0xffffffff
  40b1f0:	and	x1, x8, #0xffffffff
  40b1f4:	lsr	x16, x12, #32
  40b1f8:	lsr	x5, x8, #32
  40b1fc:	sub	x4, x4, x6
  40b200:	mov	x18, #0x100000000           	// #4294967296
  40b204:	mul	x3, x1, x17
  40b208:	mul	x30, x5, x17
  40b20c:	madd	x6, x16, x1, x30
  40b210:	and	x1, x3, #0xffffffff
  40b214:	mul	x5, x5, x16
  40b218:	add	x3, x6, x3, lsr #32
  40b21c:	add	x6, x5, x18
  40b220:	cmp	x30, x3
  40b224:	csel	x5, x6, x5, hi  // hi = pmore
  40b228:	add	x1, x1, x3, lsl #32
  40b22c:	add	x5, x5, x3, lsr #32
  40b230:	cmp	x4, x5
  40b234:	b.cc	40b55c <__fxstatat@plt+0x960c>  // b.lo, b.ul, b.last
  40b238:	ccmp	x2, x1, #0x2, eq  // eq = none
  40b23c:	mov	x6, x8
  40b240:	b.cc	40b55c <__fxstatat@plt+0x960c>  // b.lo, b.ul, b.last
  40b244:	subs	x8, x2, x1
  40b248:	mov	x3, #0x3fff                	// #16383
  40b24c:	cmp	x2, x1
  40b250:	add	x3, x7, x3
  40b254:	sbc	x4, x4, x5
  40b258:	cmp	x9, x4
  40b25c:	b.eq	40b7a8 <__fxstatat@plt+0x9858>  // b.none
  40b260:	udiv	x5, x4, x13
  40b264:	msub	x4, x5, x13, x4
  40b268:	mul	x2, x15, x5
  40b26c:	extr	x1, x4, x8, #32
  40b270:	cmp	x2, x1
  40b274:	b.ls	40b288 <__fxstatat@plt+0x9338>  // b.plast
  40b278:	adds	x1, x9, x1
  40b27c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40b280:	b.hi	40b860 <__fxstatat@plt+0x9910>  // b.pmore
  40b284:	sub	x5, x5, #0x1
  40b288:	sub	x1, x1, x2
  40b28c:	udiv	x2, x1, x13
  40b290:	msub	x1, x2, x13, x1
  40b294:	mul	x15, x15, x2
  40b298:	bfi	x8, x1, #32, #32
  40b29c:	mov	x1, x8
  40b2a0:	cmp	x15, x8
  40b2a4:	b.ls	40b2b8 <__fxstatat@plt+0x9368>  // b.plast
  40b2a8:	adds	x1, x9, x8
  40b2ac:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40b2b0:	b.hi	40b86c <__fxstatat@plt+0x991c>  // b.pmore
  40b2b4:	sub	x2, x2, #0x1
  40b2b8:	orr	x5, x2, x5, lsl #32
  40b2bc:	sub	x1, x1, x15
  40b2c0:	and	x4, x5, #0xffffffff
  40b2c4:	mov	x13, #0x100000000           	// #4294967296
  40b2c8:	lsr	x15, x5, #32
  40b2cc:	mul	x2, x17, x4
  40b2d0:	mul	x17, x15, x17
  40b2d4:	madd	x4, x16, x4, x17
  40b2d8:	and	x8, x2, #0xffffffff
  40b2dc:	mul	x16, x16, x15
  40b2e0:	add	x2, x4, x2, lsr #32
  40b2e4:	add	x4, x16, x13
  40b2e8:	cmp	x17, x2
  40b2ec:	csel	x16, x4, x16, hi  // hi = pmore
  40b2f0:	add	x4, x8, x2, lsl #32
  40b2f4:	add	x16, x16, x2, lsr #32
  40b2f8:	cmp	x1, x16
  40b2fc:	b.cs	40b6e0 <__fxstatat@plt+0x9790>  // b.hs, b.nlast
  40b300:	adds	x2, x9, x1
  40b304:	sub	x8, x5, #0x1
  40b308:	mov	x1, x2
  40b30c:	b.cs	40b320 <__fxstatat@plt+0x93d0>  // b.hs, b.nlast
  40b310:	cmp	x2, x16
  40b314:	b.cc	40b7e0 <__fxstatat@plt+0x9890>  // b.lo, b.ul, b.last
  40b318:	ccmp	x12, x4, #0x2, eq  // eq = none
  40b31c:	b.cc	40b7e0 <__fxstatat@plt+0x9890>  // b.lo, b.ul, b.last
  40b320:	cmp	x12, x4
  40b324:	mov	x5, x8
  40b328:	cset	w2, ne  // ne = any
  40b32c:	cmp	w2, #0x0
  40b330:	orr	x2, x5, #0x1
  40b334:	ccmp	x1, x16, #0x0, eq  // eq = none
  40b338:	csel	x5, x2, x5, ne  // ne = any
  40b33c:	b	40b09c <__fxstatat@plt+0x914c>
  40b340:	cmp	x1, #0x2
  40b344:	b.eq	40b0d8 <__fxstatat@plt+0x9188>  // b.none
  40b348:	b	40b16c <__fxstatat@plt+0x921c>
  40b34c:	mov	x10, #0xffffffffffff8001    	// #-32767
  40b350:	orr	x3, x6, x5
  40b354:	add	x7, x7, x10
  40b358:	cbz	x3, 40b4ac <__fxstatat@plt+0x955c>
  40b35c:	eor	w10, w13, w15
  40b360:	ands	x3, x6, #0x800000000000
  40b364:	and	x12, x10, #0xff
  40b368:	csinc	w0, w0, wzr, ne  // ne = any
  40b36c:	mov	x14, x12
  40b370:	cmp	x1, #0x9
  40b374:	b.gt	40b524 <__fxstatat@plt+0x95d4>
  40b378:	mov	x3, #0x3                   	// #3
  40b37c:	b	40b048 <__fxstatat@plt+0x90f8>
  40b380:	orr	x1, x6, x5
  40b384:	cbz	x1, 40b498 <__fxstatat@plt+0x9548>
  40b388:	cbz	x6, 40b62c <__fxstatat@plt+0x96dc>
  40b38c:	clz	x1, x6
  40b390:	sub	x3, x1, #0xf
  40b394:	add	w12, w3, #0x3
  40b398:	mov	w10, #0x3d                  	// #61
  40b39c:	sub	w3, w10, w3
  40b3a0:	lsl	x6, x6, x12
  40b3a4:	lsr	x3, x5, x3
  40b3a8:	orr	x6, x3, x6
  40b3ac:	lsl	x5, x5, x12
  40b3b0:	add	x7, x1, x7
  40b3b4:	mov	x12, #0x3fef                	// #16367
  40b3b8:	mov	x1, x16
  40b3bc:	add	x7, x7, x12
  40b3c0:	mov	x3, #0x0                   	// #0
  40b3c4:	b	40b034 <__fxstatat@plt+0x90e4>
  40b3c8:	orr	x4, x6, x2
  40b3cc:	cbz	x4, 40b474 <__fxstatat@plt+0x9524>
  40b3d0:	cbz	x6, 40b650 <__fxstatat@plt+0x9700>
  40b3d4:	clz	x0, x6
  40b3d8:	sub	x4, x0, #0xf
  40b3dc:	add	w7, w4, #0x3
  40b3e0:	mov	w1, #0x3d                  	// #61
  40b3e4:	sub	w4, w1, w4
  40b3e8:	lsl	x6, x6, x7
  40b3ec:	lsr	x4, x2, x4
  40b3f0:	orr	x4, x4, x6
  40b3f4:	lsl	x2, x2, x7
  40b3f8:	mov	x7, #0xffffffffffffc011    	// #-16367
  40b3fc:	mov	x14, #0x2                   	// #2
  40b400:	sub	x7, x7, x0
  40b404:	b	40afdc <__fxstatat@plt+0x908c>
  40b408:	orr	x4, x6, x2
  40b40c:	cbnz	x4, 40b44c <__fxstatat@plt+0x94fc>
  40b410:	mov	x2, #0x0                   	// #0
  40b414:	mov	x14, #0xa                   	// #10
  40b418:	mov	x12, #0x9                   	// #9
  40b41c:	mov	x1, #0xb                   	// #11
  40b420:	mov	x16, #0x8                   	// #8
  40b424:	mov	x7, #0x7fff                	// #32767
  40b428:	mov	x17, #0x2                   	// #2
  40b42c:	mov	w0, #0x0                   	// #0
  40b430:	b	40aff0 <__fxstatat@plt+0x90a0>
  40b434:	mov	w15, w13
  40b438:	mov	x6, x4
  40b43c:	mov	x5, x2
  40b440:	mov	x8, x9
  40b444:	mov	x3, x17
  40b448:	b	40b070 <__fxstatat@plt+0x9120>
  40b44c:	lsr	x0, x6, #47
  40b450:	mov	x4, x6
  40b454:	eor	w0, w0, #0x1
  40b458:	mov	x14, #0xe                   	// #14
  40b45c:	mov	x12, #0xd                   	// #13
  40b460:	mov	x1, #0xf                   	// #15
  40b464:	mov	x16, #0xc                   	// #12
  40b468:	mov	x7, #0x7fff                	// #32767
  40b46c:	mov	x17, #0x3                   	// #3
  40b470:	b	40aff0 <__fxstatat@plt+0x90a0>
  40b474:	mov	x2, #0x0                   	// #0
  40b478:	mov	x14, #0x6                   	// #6
  40b47c:	mov	x12, #0x5                   	// #5
  40b480:	mov	x1, #0x7                   	// #7
  40b484:	mov	x16, #0x4                   	// #4
  40b488:	mov	x7, #0x0                   	// #0
  40b48c:	mov	x17, #0x1                   	// #1
  40b490:	mov	w0, #0x0                   	// #0
  40b494:	b	40aff0 <__fxstatat@plt+0x90a0>
  40b498:	mov	x1, x12
  40b49c:	mov	x6, #0x0                   	// #0
  40b4a0:	mov	x5, #0x0                   	// #0
  40b4a4:	mov	x3, #0x1                   	// #1
  40b4a8:	b	40b034 <__fxstatat@plt+0x90e4>
  40b4ac:	mov	x1, x14
  40b4b0:	mov	x6, #0x0                   	// #0
  40b4b4:	mov	x5, #0x0                   	// #0
  40b4b8:	mov	x3, #0x2                   	// #2
  40b4bc:	b	40b034 <__fxstatat@plt+0x90e4>
  40b4c0:	mov	w10, w15
  40b4c4:	mov	w1, #0x7fff                	// #32767
  40b4c8:	mov	x6, #0x0                   	// #0
  40b4cc:	mov	x2, #0x0                   	// #0
  40b4d0:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b4d4:	ccmp	x5, x2, #0x2, eq  // eq = none
  40b4d8:	b.ls	40b174 <__fxstatat@plt+0x9224>  // b.plast
  40b4dc:	mov	x8, x2
  40b4e0:	sub	x7, x7, #0x1
  40b4e4:	mov	x3, x4
  40b4e8:	mov	x2, #0x0                   	// #0
  40b4ec:	b	40b180 <__fxstatat@plt+0x9230>
  40b4f0:	and	x1, x11, #0xc00000
  40b4f4:	orr	w0, w0, #0x10
  40b4f8:	cmp	x1, #0x400, lsl #12
  40b4fc:	b.eq	40b82c <__fxstatat@plt+0x98dc>  // b.none
  40b500:	cmp	x1, #0x800, lsl #12
  40b504:	b.eq	40b75c <__fxstatat@plt+0x980c>  // b.none
  40b508:	cbnz	x1, 40b0ac <__fxstatat@plt+0x915c>
  40b50c:	and	x1, x5, #0xf
  40b510:	cmp	x1, #0x4
  40b514:	b.eq	40b0ac <__fxstatat@plt+0x915c>  // b.none
  40b518:	adds	x5, x5, #0x4
  40b51c:	cinc	x6, x6, cs  // cs = hs, nlast
  40b520:	b	40b0ac <__fxstatat@plt+0x915c>
  40b524:	cmp	x1, #0xf
  40b528:	b.ne	40b108 <__fxstatat@plt+0x91b8>  // b.any
  40b52c:	tbz	x4, #47, 40b548 <__fxstatat@plt+0x95f8>
  40b530:	cbnz	x3, 40b548 <__fxstatat@plt+0x95f8>
  40b534:	orr	x6, x6, #0x800000000000
  40b538:	mov	w10, w15
  40b53c:	mov	x2, x5
  40b540:	mov	w1, #0x7fff                	// #32767
  40b544:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b548:	orr	x6, x4, #0x800000000000
  40b54c:	mov	w10, w13
  40b550:	and	x6, x6, #0xffffffffffff
  40b554:	mov	w1, #0x7fff                	// #32767
  40b558:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b55c:	adds	x3, x2, x12
  40b560:	sub	x6, x8, #0x1
  40b564:	adc	x4, x4, x9
  40b568:	cset	x18, cs  // cs = hs, nlast
  40b56c:	mov	x2, x3
  40b570:	cmp	x9, x4
  40b574:	b.cs	40b6d0 <__fxstatat@plt+0x9780>  // b.hs, b.nlast
  40b578:	cmp	x5, x4
  40b57c:	b.ls	40b6f8 <__fxstatat@plt+0x97a8>  // b.plast
  40b580:	adds	x2, x12, x3
  40b584:	sub	x6, x8, #0x2
  40b588:	adc	x4, x4, x9
  40b58c:	b	40b244 <__fxstatat@plt+0x92f4>
  40b590:	mov	x1, #0x1                   	// #1
  40b594:	sub	x1, x1, x3
  40b598:	cmp	x1, #0x74
  40b59c:	b.le	40b5b8 <__fxstatat@plt+0x9668>
  40b5a0:	orr	x2, x5, x6
  40b5a4:	cbnz	x2, 40b7c4 <__fxstatat@plt+0x9874>
  40b5a8:	orr	w0, w0, #0x8
  40b5ac:	mov	w1, #0x0                   	// #0
  40b5b0:	mov	x6, #0x0                   	// #0
  40b5b4:	b	40b69c <__fxstatat@plt+0x974c>
  40b5b8:	cmp	x1, #0x3f
  40b5bc:	b.le	40b704 <__fxstatat@plt+0x97b4>
  40b5c0:	mov	w2, #0x80                  	// #128
  40b5c4:	sub	w2, w2, w1
  40b5c8:	cmp	x1, #0x40
  40b5cc:	sub	w1, w1, #0x40
  40b5d0:	lsl	x2, x6, x2
  40b5d4:	orr	x2, x5, x2
  40b5d8:	csel	x5, x2, x5, ne  // ne = any
  40b5dc:	lsr	x6, x6, x1
  40b5e0:	cmp	x5, #0x0
  40b5e4:	cset	x2, ne  // ne = any
  40b5e8:	orr	x2, x2, x6
  40b5ec:	ands	x6, x2, #0x7
  40b5f0:	b.eq	40b738 <__fxstatat@plt+0x97e8>  // b.none
  40b5f4:	mov	x6, #0x0                   	// #0
  40b5f8:	and	x11, x11, #0xc00000
  40b5fc:	orr	w0, w0, #0x10
  40b600:	cmp	x11, #0x400, lsl #12
  40b604:	b.eq	40b878 <__fxstatat@plt+0x9928>  // b.none
  40b608:	cmp	x11, #0x800, lsl #12
  40b60c:	b.eq	40b898 <__fxstatat@plt+0x9948>  // b.none
  40b610:	cbz	x11, 40b800 <__fxstatat@plt+0x98b0>
  40b614:	tbnz	x6, #51, 40b818 <__fxstatat@plt+0x98c8>
  40b618:	orr	w0, w0, #0x8
  40b61c:	extr	x2, x6, x2, #3
  40b620:	mov	w1, #0x0                   	// #0
  40b624:	ubfx	x6, x6, #3, #48
  40b628:	b	40b69c <__fxstatat@plt+0x974c>
  40b62c:	clz	x1, x5
  40b630:	add	x3, x1, #0x31
  40b634:	add	x1, x1, #0x40
  40b638:	cmp	x3, #0x3c
  40b63c:	b.le	40b394 <__fxstatat@plt+0x9444>
  40b640:	sub	w6, w3, #0x3d
  40b644:	lsl	x6, x5, x6
  40b648:	mov	x5, #0x0                   	// #0
  40b64c:	b	40b3b0 <__fxstatat@plt+0x9460>
  40b650:	clz	x7, x2
  40b654:	add	x4, x7, #0x31
  40b658:	add	x0, x7, #0x40
  40b65c:	cmp	x4, #0x3c
  40b660:	b.le	40b3dc <__fxstatat@plt+0x948c>
  40b664:	sub	w4, w4, #0x3d
  40b668:	lsl	x4, x2, x4
  40b66c:	mov	x2, #0x0                   	// #0
  40b670:	b	40b3f8 <__fxstatat@plt+0x94a8>
  40b674:	and	x2, x11, #0xc00000
  40b678:	cmp	x2, #0x400, lsl #12
  40b67c:	b.eq	40b844 <__fxstatat@plt+0x98f4>  // b.none
  40b680:	cmp	x2, #0x800, lsl #12
  40b684:	b.eq	40b774 <__fxstatat@plt+0x9824>  // b.none
  40b688:	cbz	x2, 40b750 <__fxstatat@plt+0x9800>
  40b68c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b690:	mov	x2, #0xffffffffffffffff    	// #-1
  40b694:	mov	w3, #0x14                  	// #20
  40b698:	orr	w0, w0, w3
  40b69c:	mov	x5, #0x0                   	// #0
  40b6a0:	orr	w1, w1, w10, lsl #15
  40b6a4:	bfxil	x5, x6, #0, #48
  40b6a8:	fmov	d0, x2
  40b6ac:	bfi	x5, x1, #48, #16
  40b6b0:	fmov	v0.d[1], x5
  40b6b4:	b	40b154 <__fxstatat@plt+0x9204>
  40b6b8:	orr	x6, x6, #0x800000000000
  40b6bc:	mov	w10, w15
  40b6c0:	and	x6, x6, #0xffffffffffff
  40b6c4:	mov	x2, x5
  40b6c8:	mov	w1, #0x7fff                	// #32767
  40b6cc:	b	40b0e4 <__fxstatat@plt+0x9194>
  40b6d0:	cmp	x18, #0x0
  40b6d4:	ccmp	x9, x4, #0x0, eq  // eq = none
  40b6d8:	b.ne	40b244 <__fxstatat@plt+0x92f4>  // b.any
  40b6dc:	b	40b578 <__fxstatat@plt+0x9628>
  40b6e0:	cmp	x4, #0x0
  40b6e4:	cset	w2, ne  // ne = any
  40b6e8:	cmp	w2, #0x0
  40b6ec:	ccmp	x1, x16, #0x0, ne  // ne = any
  40b6f0:	b.ne	40b32c <__fxstatat@plt+0x93dc>  // b.any
  40b6f4:	b	40b300 <__fxstatat@plt+0x93b0>
  40b6f8:	ccmp	x1, x3, #0x0, eq  // eq = none
  40b6fc:	b.ls	40b244 <__fxstatat@plt+0x92f4>  // b.plast
  40b700:	b	40b580 <__fxstatat@plt+0x9630>
  40b704:	mov	w2, #0x40                  	// #64
  40b708:	sub	w2, w2, w1
  40b70c:	lsr	x4, x5, x1
  40b710:	lsl	x5, x5, x2
  40b714:	cmp	x5, #0x0
  40b718:	cset	x3, ne  // ne = any
  40b71c:	lsl	x2, x6, x2
  40b720:	orr	x2, x2, x4
  40b724:	lsr	x6, x6, x1
  40b728:	orr	x2, x2, x3
  40b72c:	tst	x2, #0x7
  40b730:	b.ne	40b5f8 <__fxstatat@plt+0x96a8>  // b.any
  40b734:	tbnz	x6, #51, 40b8a4 <__fxstatat@plt+0x9954>
  40b738:	mov	w1, #0x0                   	// #0
  40b73c:	extr	x2, x6, x2, #3
  40b740:	ubfx	x6, x6, #3, #48
  40b744:	tbz	w11, #11, 40b0e4 <__fxstatat@plt+0x9194>
  40b748:	orr	w0, w0, #0x8
  40b74c:	b	40b69c <__fxstatat@plt+0x974c>
  40b750:	mov	w1, #0x7fff                	// #32767
  40b754:	mov	x6, #0x0                   	// #0
  40b758:	b	40b694 <__fxstatat@plt+0x9744>
  40b75c:	mov	w10, #0x0                   	// #0
  40b760:	cbz	x14, 40b0ac <__fxstatat@plt+0x915c>
  40b764:	adds	x5, x5, #0x8
  40b768:	mov	w10, #0x1                   	// #1
  40b76c:	cinc	x6, x6, cs  // cs = hs, nlast
  40b770:	b	40b0ac <__fxstatat@plt+0x915c>
  40b774:	cmp	x14, #0x0
  40b778:	mov	w2, #0x7fff                	// #32767
  40b77c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b780:	csel	w1, w1, w2, eq  // eq = none
  40b784:	csel	x6, x6, xzr, eq  // eq = none
  40b788:	csetm	x2, eq  // eq = none
  40b78c:	b	40b694 <__fxstatat@plt+0x9744>
  40b790:	sub	x5, x5, #0x2
  40b794:	add	x3, x3, x9
  40b798:	b	40b1b8 <__fxstatat@plt+0x9268>
  40b79c:	sub	x1, x1, #0x2
  40b7a0:	add	x4, x4, x9
  40b7a4:	b	40b1e8 <__fxstatat@plt+0x9298>
  40b7a8:	cmp	x3, #0x0
  40b7ac:	mov	x5, #0xffffffffffffffff    	// #-1
  40b7b0:	b.gt	40b4f0 <__fxstatat@plt+0x95a0>
  40b7b4:	mov	x1, #0x1                   	// #1
  40b7b8:	sub	x1, x1, x3
  40b7bc:	cmp	x1, #0x74
  40b7c0:	b.le	40b5b8 <__fxstatat@plt+0x9668>
  40b7c4:	and	x11, x11, #0xc00000
  40b7c8:	orr	w0, w0, #0x10
  40b7cc:	cmp	x11, #0x400, lsl #12
  40b7d0:	b.eq	40b88c <__fxstatat@plt+0x993c>  // b.none
  40b7d4:	cmp	x11, #0x800, lsl #12
  40b7d8:	csel	x2, x14, xzr, eq  // eq = none
  40b7dc:	b	40b5a8 <__fxstatat@plt+0x9658>
  40b7e0:	lsl	x8, x12, #1
  40b7e4:	sub	x5, x5, #0x2
  40b7e8:	cmp	x12, x8
  40b7ec:	cinc	x1, x9, hi  // hi = pmore
  40b7f0:	cmp	x4, x8
  40b7f4:	add	x1, x2, x1
  40b7f8:	cset	w2, ne  // ne = any
  40b7fc:	b	40b32c <__fxstatat@plt+0x93dc>
  40b800:	and	x1, x2, #0xf
  40b804:	cmp	x1, #0x4
  40b808:	b.eq	40b814 <__fxstatat@plt+0x98c4>  // b.none
  40b80c:	adds	x2, x2, #0x4
  40b810:	cinc	x6, x6, cs  // cs = hs, nlast
  40b814:	tbz	x6, #51, 40b618 <__fxstatat@plt+0x96c8>
  40b818:	orr	w0, w0, #0x8
  40b81c:	mov	w1, #0x1                   	// #1
  40b820:	mov	x6, #0x0                   	// #0
  40b824:	mov	x2, #0x0                   	// #0
  40b828:	b	40b69c <__fxstatat@plt+0x974c>
  40b82c:	mov	w10, #0x1                   	// #1
  40b830:	cbnz	x14, 40b0ac <__fxstatat@plt+0x915c>
  40b834:	adds	x5, x5, #0x8
  40b838:	mov	w10, #0x0                   	// #0
  40b83c:	cinc	x6, x6, cs  // cs = hs, nlast
  40b840:	b	40b0ac <__fxstatat@plt+0x915c>
  40b844:	cmp	x14, #0x0
  40b848:	mov	w2, #0x7fff                	// #32767
  40b84c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40b850:	csel	w1, w1, w2, ne  // ne = any
  40b854:	csel	x6, x6, xzr, ne  // ne = any
  40b858:	csetm	x2, ne  // ne = any
  40b85c:	b	40b694 <__fxstatat@plt+0x9744>
  40b860:	sub	x5, x5, #0x2
  40b864:	add	x1, x1, x9
  40b868:	b	40b288 <__fxstatat@plt+0x9338>
  40b86c:	sub	x2, x2, #0x2
  40b870:	add	x1, x1, x9
  40b874:	b	40b2b8 <__fxstatat@plt+0x9368>
  40b878:	cbnz	x14, 40b814 <__fxstatat@plt+0x98c4>
  40b87c:	adds	x2, x2, #0x8
  40b880:	cinc	x6, x6, cs  // cs = hs, nlast
  40b884:	tbnz	x6, #51, 40b818 <__fxstatat@plt+0x98c8>
  40b888:	b	40b618 <__fxstatat@plt+0x96c8>
  40b88c:	mov	x2, #0x1                   	// #1
  40b890:	sub	x2, x2, x14
  40b894:	b	40b5a8 <__fxstatat@plt+0x9658>
  40b898:	cbnz	x14, 40b87c <__fxstatat@plt+0x992c>
  40b89c:	tbnz	x6, #51, 40b818 <__fxstatat@plt+0x98c8>
  40b8a0:	b	40b618 <__fxstatat@plt+0x96c8>
  40b8a4:	orr	w0, w0, #0x10
  40b8a8:	b	40b818 <__fxstatat@plt+0x98c8>
  40b8ac:	nop
  40b8b0:	stp	x29, x30, [sp, #-48]!
  40b8b4:	mov	x29, sp
  40b8b8:	str	q0, [sp, #16]
  40b8bc:	str	q1, [sp, #32]
  40b8c0:	ldp	x6, x1, [sp, #16]
  40b8c4:	ldp	x7, x0, [sp, #32]
  40b8c8:	mrs	x2, fpcr
  40b8cc:	ubfx	x4, x1, #48, #15
  40b8d0:	lsr	x2, x1, #63
  40b8d4:	lsr	x3, x0, #63
  40b8d8:	ubfx	x9, x0, #0, #48
  40b8dc:	mov	x5, #0x7fff                	// #32767
  40b8e0:	mov	x10, x6
  40b8e4:	cmp	x4, x5
  40b8e8:	and	w2, w2, #0xff
  40b8ec:	ubfx	x1, x1, #0, #48
  40b8f0:	and	w3, w3, #0xff
  40b8f4:	ubfx	x0, x0, #48, #15
  40b8f8:	b.eq	40b92c <__fxstatat@plt+0x99dc>  // b.none
  40b8fc:	cmp	x0, x5
  40b900:	b.eq	40b918 <__fxstatat@plt+0x99c8>  // b.none
  40b904:	cmp	x4, x0
  40b908:	mov	w0, #0x1                   	// #1
  40b90c:	b.eq	40b944 <__fxstatat@plt+0x99f4>  // b.none
  40b910:	ldp	x29, x30, [sp], #48
  40b914:	ret
  40b918:	orr	x8, x9, x7
  40b91c:	cbnz	x8, 40b9a8 <__fxstatat@plt+0x9a58>
  40b920:	mov	w0, #0x1                   	// #1
  40b924:	ldp	x29, x30, [sp], #48
  40b928:	ret
  40b92c:	orr	x5, x1, x6
  40b930:	cbnz	x5, 40b978 <__fxstatat@plt+0x9a28>
  40b934:	cmp	x0, x4
  40b938:	b.ne	40b920 <__fxstatat@plt+0x99d0>  // b.any
  40b93c:	orr	x8, x9, x7
  40b940:	cbnz	x8, 40b9a8 <__fxstatat@plt+0x9a58>
  40b944:	cmp	x1, x9
  40b948:	mov	w0, #0x1                   	// #1
  40b94c:	ccmp	x6, x7, #0x0, eq  // eq = none
  40b950:	b.ne	40b910 <__fxstatat@plt+0x99c0>  // b.any
  40b954:	cmp	w2, w3
  40b958:	mov	w0, #0x0                   	// #0
  40b95c:	b.eq	40b910 <__fxstatat@plt+0x99c0>  // b.none
  40b960:	mov	w0, #0x1                   	// #1
  40b964:	cbnz	x4, 40b910 <__fxstatat@plt+0x99c0>
  40b968:	orr	x1, x1, x10
  40b96c:	cmp	x1, #0x0
  40b970:	cset	w0, ne  // ne = any
  40b974:	b	40b910 <__fxstatat@plt+0x99c0>
  40b978:	tst	x1, #0x800000000000
  40b97c:	b.ne	40b994 <__fxstatat@plt+0x9a44>  // b.any
  40b980:	mov	w0, #0x1                   	// #1
  40b984:	bl	40c650 <__fxstatat@plt+0xa700>
  40b988:	mov	w0, #0x1                   	// #1
  40b98c:	ldp	x29, x30, [sp], #48
  40b990:	ret
  40b994:	cmp	x0, x4
  40b998:	mov	w0, #0x1                   	// #1
  40b99c:	b.ne	40b910 <__fxstatat@plt+0x99c0>  // b.any
  40b9a0:	orr	x8, x9, x7
  40b9a4:	cbz	x8, 40b910 <__fxstatat@plt+0x99c0>
  40b9a8:	tst	x9, #0x800000000000
  40b9ac:	b.eq	40b980 <__fxstatat@plt+0x9a30>  // b.none
  40b9b0:	b	40b920 <__fxstatat@plt+0x99d0>
  40b9b4:	nop
  40b9b8:	stp	x29, x30, [sp, #-48]!
  40b9bc:	mov	x29, sp
  40b9c0:	str	q0, [sp, #16]
  40b9c4:	str	q1, [sp, #32]
  40b9c8:	ldp	x8, x1, [sp, #16]
  40b9cc:	ldp	x9, x0, [sp, #32]
  40b9d0:	mrs	x2, fpcr
  40b9d4:	ubfx	x4, x1, #48, #15
  40b9d8:	ubfx	x10, x1, #0, #48
  40b9dc:	lsr	x2, x1, #63
  40b9e0:	mov	x7, #0x7fff                	// #32767
  40b9e4:	mov	x5, x8
  40b9e8:	cmp	x4, x7
  40b9ec:	ubfx	x11, x0, #0, #48
  40b9f0:	ubfx	x6, x0, #48, #15
  40b9f4:	lsr	x1, x0, #63
  40b9f8:	mov	x3, x9
  40b9fc:	b.eq	40ba38 <__fxstatat@plt+0x9ae8>  // b.none
  40ba00:	cmp	x6, x7
  40ba04:	b.eq	40ba48 <__fxstatat@plt+0x9af8>  // b.none
  40ba08:	cbnz	x4, 40ba70 <__fxstatat@plt+0x9b20>
  40ba0c:	orr	x5, x10, x8
  40ba10:	cmp	x5, #0x0
  40ba14:	cset	w0, eq  // eq = none
  40ba18:	cbnz	x6, 40ba24 <__fxstatat@plt+0x9ad4>
  40ba1c:	orr	x3, x11, x9
  40ba20:	cbz	x3, 40ba90 <__fxstatat@plt+0x9b40>
  40ba24:	cbz	w0, 40ba54 <__fxstatat@plt+0x9b04>
  40ba28:	cmp	x1, #0x0
  40ba2c:	csinv	w0, w0, wzr, ne  // ne = any
  40ba30:	ldp	x29, x30, [sp], #48
  40ba34:	ret
  40ba38:	orr	x0, x10, x8
  40ba3c:	cbnz	x0, 40ba9c <__fxstatat@plt+0x9b4c>
  40ba40:	cmp	x6, x4
  40ba44:	b.ne	40ba70 <__fxstatat@plt+0x9b20>  // b.any
  40ba48:	orr	x3, x11, x3
  40ba4c:	cbnz	x3, 40ba9c <__fxstatat@plt+0x9b4c>
  40ba50:	cbz	x4, 40ba80 <__fxstatat@plt+0x9b30>
  40ba54:	cmp	x2, x1
  40ba58:	b.eq	40bab0 <__fxstatat@plt+0x9b60>  // b.none
  40ba5c:	cmp	x2, #0x0
  40ba60:	mov	w0, #0xffffffff            	// #-1
  40ba64:	cneg	w0, w0, eq  // eq = none
  40ba68:	ldp	x29, x30, [sp], #48
  40ba6c:	ret
  40ba70:	cbnz	x6, 40ba54 <__fxstatat@plt+0x9b04>
  40ba74:	orr	x3, x11, x3
  40ba78:	cbnz	x3, 40ba54 <__fxstatat@plt+0x9b04>
  40ba7c:	b	40ba5c <__fxstatat@plt+0x9b0c>
  40ba80:	orr	x5, x10, x5
  40ba84:	cmp	x5, #0x0
  40ba88:	cset	w0, eq  // eq = none
  40ba8c:	b	40ba24 <__fxstatat@plt+0x9ad4>
  40ba90:	mov	w0, #0x0                   	// #0
  40ba94:	cbz	x5, 40ba30 <__fxstatat@plt+0x9ae0>
  40ba98:	b	40ba5c <__fxstatat@plt+0x9b0c>
  40ba9c:	mov	w0, #0x1                   	// #1
  40baa0:	bl	40c650 <__fxstatat@plt+0xa700>
  40baa4:	mov	w0, #0xfffffffe            	// #-2
  40baa8:	ldp	x29, x30, [sp], #48
  40baac:	ret
  40bab0:	cmp	x4, x6
  40bab4:	b.gt	40ba5c <__fxstatat@plt+0x9b0c>
  40bab8:	b.lt	40baf0 <__fxstatat@plt+0x9ba0>  // b.tstop
  40babc:	cmp	x10, x11
  40bac0:	b.hi	40ba5c <__fxstatat@plt+0x9b0c>  // b.pmore
  40bac4:	cset	w0, eq  // eq = none
  40bac8:	cmp	w0, #0x0
  40bacc:	ccmp	x8, x9, #0x0, ne  // ne = any
  40bad0:	b.hi	40ba5c <__fxstatat@plt+0x9b0c>  // b.pmore
  40bad4:	cmp	x10, x11
  40bad8:	b.cc	40baf0 <__fxstatat@plt+0x9ba0>  // b.lo, b.ul, b.last
  40badc:	cmp	w0, #0x0
  40bae0:	mov	w0, #0x0                   	// #0
  40bae4:	ccmp	x8, x9, #0x2, ne  // ne = any
  40bae8:	b.cs	40ba30 <__fxstatat@plt+0x9ae0>  // b.hs, b.nlast
  40baec:	nop
  40baf0:	cmp	x2, #0x0
  40baf4:	mov	w0, #0x1                   	// #1
  40baf8:	cneg	w0, w0, eq  // eq = none
  40bafc:	b	40ba30 <__fxstatat@plt+0x9ae0>
  40bb00:	stp	x29, x30, [sp, #-48]!
  40bb04:	mov	x29, sp
  40bb08:	str	q0, [sp, #16]
  40bb0c:	str	q1, [sp, #32]
  40bb10:	ldp	x8, x1, [sp, #16]
  40bb14:	ldp	x9, x0, [sp, #32]
  40bb18:	mrs	x2, fpcr
  40bb1c:	ubfx	x4, x1, #48, #15
  40bb20:	ubfx	x10, x1, #0, #48
  40bb24:	lsr	x2, x1, #63
  40bb28:	mov	x5, #0x7fff                	// #32767
  40bb2c:	mov	x6, x8
  40bb30:	cmp	x4, x5
  40bb34:	ubfx	x11, x0, #0, #48
  40bb38:	ubfx	x7, x0, #48, #15
  40bb3c:	lsr	x1, x0, #63
  40bb40:	mov	x3, x9
  40bb44:	b.eq	40bb7c <__fxstatat@plt+0x9c2c>  // b.none
  40bb48:	cmp	x7, x5
  40bb4c:	b.eq	40bb8c <__fxstatat@plt+0x9c3c>  // b.none
  40bb50:	cbnz	x4, 40bbb8 <__fxstatat@plt+0x9c68>
  40bb54:	orr	x6, x10, x8
  40bb58:	cmp	x6, #0x0
  40bb5c:	cset	w0, eq  // eq = none
  40bb60:	cbnz	x7, 40bba4 <__fxstatat@plt+0x9c54>
  40bb64:	orr	x3, x11, x9
  40bb68:	cbnz	x3, 40bba4 <__fxstatat@plt+0x9c54>
  40bb6c:	mov	w0, #0x0                   	// #0
  40bb70:	cbnz	x6, 40bbcc <__fxstatat@plt+0x9c7c>
  40bb74:	ldp	x29, x30, [sp], #48
  40bb78:	ret
  40bb7c:	orr	x0, x10, x8
  40bb80:	cbnz	x0, 40bbe0 <__fxstatat@plt+0x9c90>
  40bb84:	cmp	x7, x4
  40bb88:	b.ne	40bbb8 <__fxstatat@plt+0x9c68>  // b.any
  40bb8c:	orr	x3, x11, x3
  40bb90:	cbnz	x3, 40bbe0 <__fxstatat@plt+0x9c90>
  40bb94:	cbnz	x4, 40bbc4 <__fxstatat@plt+0x9c74>
  40bb98:	orr	x6, x10, x6
  40bb9c:	cmp	x6, #0x0
  40bba0:	cset	w0, eq  // eq = none
  40bba4:	cbz	w0, 40bbc4 <__fxstatat@plt+0x9c74>
  40bba8:	cmp	x1, #0x0
  40bbac:	csinv	w0, w0, wzr, ne  // ne = any
  40bbb0:	ldp	x29, x30, [sp], #48
  40bbb4:	ret
  40bbb8:	cbnz	x7, 40bbc4 <__fxstatat@plt+0x9c74>
  40bbbc:	orr	x3, x11, x3
  40bbc0:	cbz	x3, 40bbcc <__fxstatat@plt+0x9c7c>
  40bbc4:	cmp	x2, x1
  40bbc8:	b.eq	40bbf4 <__fxstatat@plt+0x9ca4>  // b.none
  40bbcc:	cmp	x2, #0x0
  40bbd0:	mov	w0, #0xffffffff            	// #-1
  40bbd4:	cneg	w0, w0, eq  // eq = none
  40bbd8:	ldp	x29, x30, [sp], #48
  40bbdc:	ret
  40bbe0:	mov	w0, #0x1                   	// #1
  40bbe4:	bl	40c650 <__fxstatat@plt+0xa700>
  40bbe8:	mov	w0, #0x2                   	// #2
  40bbec:	ldp	x29, x30, [sp], #48
  40bbf0:	ret
  40bbf4:	cmp	x4, x7
  40bbf8:	b.gt	40bbcc <__fxstatat@plt+0x9c7c>
  40bbfc:	b.lt	40bc30 <__fxstatat@plt+0x9ce0>  // b.tstop
  40bc00:	cmp	x10, x11
  40bc04:	b.hi	40bbcc <__fxstatat@plt+0x9c7c>  // b.pmore
  40bc08:	cset	w0, eq  // eq = none
  40bc0c:	cmp	w0, #0x0
  40bc10:	ccmp	x8, x9, #0x0, ne  // ne = any
  40bc14:	b.hi	40bbcc <__fxstatat@plt+0x9c7c>  // b.pmore
  40bc18:	cmp	x10, x11
  40bc1c:	b.cc	40bc30 <__fxstatat@plt+0x9ce0>  // b.lo, b.ul, b.last
  40bc20:	cmp	w0, #0x0
  40bc24:	mov	w0, #0x0                   	// #0
  40bc28:	ccmp	x8, x9, #0x2, ne  // ne = any
  40bc2c:	b.cs	40bb74 <__fxstatat@plt+0x9c24>  // b.hs, b.nlast
  40bc30:	cmp	x2, #0x0
  40bc34:	mov	w0, #0x1                   	// #1
  40bc38:	cneg	w0, w0, eq  // eq = none
  40bc3c:	b	40bb74 <__fxstatat@plt+0x9c24>
  40bc40:	stp	x29, x30, [sp, #-80]!
  40bc44:	mov	x29, sp
  40bc48:	str	q0, [sp, #48]
  40bc4c:	str	q1, [sp, #64]
  40bc50:	ldp	x1, x0, [sp, #48]
  40bc54:	ldp	x3, x2, [sp, #64]
  40bc58:	mrs	x12, fpcr
  40bc5c:	lsr	x4, x0, #63
  40bc60:	ubfx	x8, x0, #0, #48
  40bc64:	and	w16, w4, #0xff
  40bc68:	mov	x14, x4
  40bc6c:	ubfx	x10, x0, #48, #15
  40bc70:	cbz	w10, 40bff4 <__fxstatat@plt+0xa0a4>
  40bc74:	mov	w4, #0x7fff                	// #32767
  40bc78:	cmp	w10, w4
  40bc7c:	b.eq	40c034 <__fxstatat@plt+0xa0e4>  // b.none
  40bc80:	and	x10, x10, #0xffff
  40bc84:	extr	x4, x8, x1, #61
  40bc88:	mov	x5, #0xffffffffffffc001    	// #-16383
  40bc8c:	orr	x8, x4, #0x8000000000000
  40bc90:	add	x10, x10, x5
  40bc94:	lsl	x7, x1, #3
  40bc98:	mov	x11, #0x2                   	// #2
  40bc9c:	mov	x9, #0x1                   	// #1
  40bca0:	mov	x6, #0x3                   	// #3
  40bca4:	mov	x1, #0x0                   	// #0
  40bca8:	mov	x17, #0x0                   	// #0
  40bcac:	mov	w0, #0x0                   	// #0
  40bcb0:	lsr	x5, x2, #63
  40bcb4:	ubfx	x4, x2, #0, #48
  40bcb8:	and	w15, w5, #0xff
  40bcbc:	mov	x13, x5
  40bcc0:	ubfx	x5, x2, #48, #15
  40bcc4:	cbz	w5, 40c078 <__fxstatat@plt+0xa128>
  40bcc8:	mov	w9, #0x7fff                	// #32767
  40bccc:	cmp	w5, w9
  40bcd0:	b.eq	40bd60 <__fxstatat@plt+0x9e10>  // b.none
  40bcd4:	and	x5, x5, #0xffff
  40bcd8:	extr	x2, x4, x3, #61
  40bcdc:	mov	x4, #0xffffffffffffc001    	// #-16383
  40bce0:	add	x5, x5, x4
  40bce4:	add	x10, x10, x5
  40bce8:	orr	x4, x2, #0x8000000000000
  40bcec:	lsl	x5, x3, #3
  40bcf0:	mov	x6, #0x0                   	// #0
  40bcf4:	eor	w3, w16, w15
  40bcf8:	cmp	x1, #0xa
  40bcfc:	and	w11, w3, #0xff
  40bd00:	and	x9, x3, #0xff
  40bd04:	add	x18, x10, #0x1
  40bd08:	b.gt	40bfe0 <__fxstatat@plt+0xa090>
  40bd0c:	cmp	x1, #0x2
  40bd10:	b.gt	40bda0 <__fxstatat@plt+0x9e50>
  40bd14:	sub	x1, x1, #0x1
  40bd18:	cmp	x1, #0x1
  40bd1c:	b.hi	40be00 <__fxstatat@plt+0x9eb0>  // b.pmore
  40bd20:	cmp	x6, #0x2
  40bd24:	b.eq	40c0bc <__fxstatat@plt+0xa16c>  // b.none
  40bd28:	cmp	x6, #0x1
  40bd2c:	b.ne	40bf60 <__fxstatat@plt+0xa010>  // b.any
  40bd30:	mov	w1, #0x0                   	// #0
  40bd34:	mov	x4, #0x0                   	// #0
  40bd38:	mov	x7, #0x0                   	// #0
  40bd3c:	mov	x3, #0x0                   	// #0
  40bd40:	orr	w1, w1, w11, lsl #15
  40bd44:	bfxil	x3, x4, #0, #48
  40bd48:	fmov	d0, x7
  40bd4c:	bfi	x3, x1, #48, #16
  40bd50:	fmov	v0.d[1], x3
  40bd54:	cbnz	w0, 40c268 <__fxstatat@plt+0xa318>
  40bd58:	ldp	x29, x30, [sp], #80
  40bd5c:	ret
  40bd60:	mov	x2, #0x7fff                	// #32767
  40bd64:	orr	x5, x4, x3
  40bd68:	add	x2, x10, x2
  40bd6c:	cbz	x5, 40c0cc <__fxstatat@plt+0xa17c>
  40bd70:	ands	x1, x4, #0x800000000000
  40bd74:	eor	w9, w16, w15
  40bd78:	csinc	w0, w0, wzr, ne  // ne = any
  40bd7c:	and	w11, w9, #0xff
  40bd80:	add	x18, x10, #0x8, lsl #12
  40bd84:	cmp	x6, #0xa
  40bd88:	and	x9, x9, #0xff
  40bd8c:	b.gt	40c1c4 <__fxstatat@plt+0xa274>
  40bd90:	mov	x10, x2
  40bd94:	mov	x5, x3
  40bd98:	mov	x1, x6
  40bd9c:	mov	x6, #0x3                   	// #3
  40bda0:	mov	x2, #0x1                   	// #1
  40bda4:	mov	x3, #0x530                 	// #1328
  40bda8:	lsl	x1, x2, x1
  40bdac:	tst	x1, x3
  40bdb0:	b.ne	40bfd4 <__fxstatat@plt+0xa084>  // b.any
  40bdb4:	mov	x3, #0x240                 	// #576
  40bdb8:	tst	x1, x3
  40bdbc:	b.ne	40bfbc <__fxstatat@plt+0xa06c>  // b.any
  40bdc0:	mov	x2, #0x88                  	// #136
  40bdc4:	tst	x1, x2
  40bdc8:	b.eq	40be00 <__fxstatat@plt+0x9eb0>  // b.none
  40bdcc:	mov	x8, x4
  40bdd0:	mov	x7, x5
  40bdd4:	mov	x17, x6
  40bdd8:	cmp	x17, #0x2
  40bddc:	b.eq	40c414 <__fxstatat@plt+0xa4c4>  // b.none
  40bde0:	mov	x6, x17
  40bde4:	mov	w11, w15
  40bde8:	cmp	x17, #0x3
  40bdec:	mov	x4, x8
  40bdf0:	mov	x5, x7
  40bdf4:	mov	x9, x13
  40bdf8:	b.ne	40bd28 <__fxstatat@plt+0x9dd8>  // b.any
  40bdfc:	b	40c20c <__fxstatat@plt+0xa2bc>
  40be00:	lsr	x13, x7, #32
  40be04:	and	x6, x5, #0xffffffff
  40be08:	and	x17, x4, #0xffffffff
  40be0c:	and	x7, x7, #0xffffffff
  40be10:	stp	x21, x22, [sp, #32]
  40be14:	lsr	x22, x5, #32
  40be18:	lsr	x2, x4, #32
  40be1c:	stp	x19, x20, [sp, #16]
  40be20:	mul	x19, x13, x6
  40be24:	lsr	x4, x8, #32
  40be28:	mul	x1, x13, x17
  40be2c:	and	x3, x8, #0xffffffff
  40be30:	madd	x5, x22, x7, x19
  40be34:	mov	x14, #0x100000000           	// #4294967296
  40be38:	mul	x15, x6, x7
  40be3c:	mul	x16, x7, x17
  40be40:	madd	x7, x2, x7, x1
  40be44:	and	x30, x15, #0xffffffff
  40be48:	mul	x21, x4, x6
  40be4c:	add	x15, x5, x15, lsr #32
  40be50:	mul	x20, x4, x17
  40be54:	cmp	x19, x15
  40be58:	mul	x5, x13, x22
  40be5c:	add	x30, x30, x15, lsl #32
  40be60:	mul	x19, x13, x2
  40be64:	add	x13, x7, x16, lsr #32
  40be68:	mul	x6, x6, x3
  40be6c:	add	x8, x5, x14
  40be70:	mul	x17, x3, x17
  40be74:	csel	x5, x8, x5, hi  // hi = pmore
  40be78:	madd	x7, x22, x3, x21
  40be7c:	cmp	x1, x13
  40be80:	madd	x3, x2, x3, x20
  40be84:	and	x16, x16, #0xffffffff
  40be88:	mul	x8, x22, x4
  40be8c:	add	x16, x16, x13, lsl #32
  40be90:	add	x7, x7, x6, lsr #32
  40be94:	mul	x2, x2, x4
  40be98:	add	x3, x3, x17, lsr #32
  40be9c:	add	x4, x19, x14
  40bea0:	csel	x19, x4, x19, hi  // hi = pmore
  40bea4:	and	x1, x17, #0xffffffff
  40bea8:	cmp	x21, x7
  40beac:	add	x4, x8, x14
  40beb0:	csel	x8, x4, x8, hi  // hi = pmore
  40beb4:	add	x1, x1, x3, lsl #32
  40beb8:	cmp	x20, x3
  40bebc:	add	x15, x16, x15, lsr #32
  40bec0:	add	x13, x19, x13, lsr #32
  40bec4:	add	x14, x2, x14
  40bec8:	add	x15, x5, x15
  40becc:	csel	x2, x14, x2, hi  // hi = pmore
  40bed0:	adds	x1, x1, x13
  40bed4:	and	x6, x6, #0xffffffff
  40bed8:	cset	x5, cs  // cs = hs, nlast
  40bedc:	cmp	x15, x16
  40bee0:	cset	x4, cc  // cc = lo, ul, last
  40bee4:	add	x6, x6, x7, lsl #32
  40bee8:	adds	x1, x1, x4
  40beec:	lsr	x3, x3, #32
  40bef0:	cset	x4, cs  // cs = hs, nlast
  40bef4:	cmp	x5, #0x0
  40bef8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40befc:	add	x7, x8, x7, lsr #32
  40bf00:	cinc	x3, x3, ne  // ne = any
  40bf04:	adds	x5, x15, x6
  40bf08:	cset	x4, cs  // cs = hs, nlast
  40bf0c:	adds	x1, x1, x7
  40bf10:	cset	x6, cs  // cs = hs, nlast
  40bf14:	adds	x1, x1, x4
  40bf18:	cset	x4, cs  // cs = hs, nlast
  40bf1c:	cmp	x6, #0x0
  40bf20:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40bf24:	orr	x30, x30, x5, lsl #13
  40bf28:	cinc	x2, x2, ne  // ne = any
  40bf2c:	cmp	x30, #0x0
  40bf30:	add	x2, x2, x3
  40bf34:	cset	x3, ne  // ne = any
  40bf38:	orr	x5, x3, x5, lsr #51
  40bf3c:	orr	x5, x5, x1, lsl #13
  40bf40:	extr	x4, x2, x1, #51
  40bf44:	tbz	x2, #39, 40c2f0 <__fxstatat@plt+0xa3a0>
  40bf48:	ldp	x19, x20, [sp, #16]
  40bf4c:	and	x1, x5, #0x1
  40bf50:	ldp	x21, x22, [sp, #32]
  40bf54:	orr	x5, x1, x5, lsr #1
  40bf58:	orr	x5, x5, x4, lsl #63
  40bf5c:	lsr	x4, x4, #1
  40bf60:	mov	x1, #0x3fff                	// #16383
  40bf64:	add	x2, x18, x1
  40bf68:	cmp	x2, #0x0
  40bf6c:	b.le	40c140 <__fxstatat@plt+0xa1f0>
  40bf70:	tst	x5, #0x7
  40bf74:	b.eq	40bf94 <__fxstatat@plt+0xa044>  // b.none
  40bf78:	and	x1, x12, #0xc00000
  40bf7c:	orr	w0, w0, #0x10
  40bf80:	cmp	x1, #0x400, lsl #12
  40bf84:	b.eq	40c3c8 <__fxstatat@plt+0xa478>  // b.none
  40bf88:	cmp	x1, #0x800, lsl #12
  40bf8c:	b.eq	40c358 <__fxstatat@plt+0xa408>  // b.none
  40bf90:	cbz	x1, 40c384 <__fxstatat@plt+0xa434>
  40bf94:	tbz	x4, #52, 40bfa0 <__fxstatat@plt+0xa050>
  40bf98:	and	x4, x4, #0xffefffffffffffff
  40bf9c:	add	x2, x18, #0x4, lsl #12
  40bfa0:	mov	x1, #0x7ffe                	// #32766
  40bfa4:	cmp	x2, x1
  40bfa8:	b.gt	40c2c4 <__fxstatat@plt+0xa374>
  40bfac:	and	w1, w2, #0x7fff
  40bfb0:	extr	x7, x4, x5, #3
  40bfb4:	ubfx	x4, x4, #3, #48
  40bfb8:	b	40bd3c <__fxstatat@plt+0x9dec>
  40bfbc:	mov	w0, w2
  40bfc0:	mov	w11, #0x0                   	// #0
  40bfc4:	mov	x4, #0xffffffffffff        	// #281474976710655
  40bfc8:	mov	x7, #0xffffffffffffffff    	// #-1
  40bfcc:	mov	w1, #0x7fff                	// #32767
  40bfd0:	b	40bd3c <__fxstatat@plt+0x9dec>
  40bfd4:	mov	w15, w11
  40bfd8:	mov	x13, x9
  40bfdc:	b	40bdd8 <__fxstatat@plt+0x9e88>
  40bfe0:	cmp	x1, #0xb
  40bfe4:	b.eq	40bdcc <__fxstatat@plt+0x9e7c>  // b.none
  40bfe8:	mov	w15, w16
  40bfec:	mov	x13, x14
  40bff0:	b	40bdd8 <__fxstatat@plt+0x9e88>
  40bff4:	orr	x7, x8, x1
  40bff8:	cbz	x7, 40c11c <__fxstatat@plt+0xa1cc>
  40bffc:	cbz	x8, 40c27c <__fxstatat@plt+0xa32c>
  40c000:	clz	x0, x8
  40c004:	sub	x4, x0, #0xf
  40c008:	add	w7, w4, #0x3
  40c00c:	mov	w5, #0x3d                  	// #61
  40c010:	sub	w5, w5, w4
  40c014:	lsl	x4, x8, x7
  40c018:	lsr	x5, x1, x5
  40c01c:	orr	x8, x5, x4
  40c020:	lsl	x7, x1, x7
  40c024:	mov	x10, #0xffffffffffffc011    	// #-16367
  40c028:	mov	x11, #0x2                   	// #2
  40c02c:	sub	x10, x10, x0
  40c030:	b	40bc9c <__fxstatat@plt+0x9d4c>
  40c034:	orr	x7, x8, x1
  40c038:	cbnz	x7, 40c0f0 <__fxstatat@plt+0xa1a0>
  40c03c:	lsr	x5, x2, #63
  40c040:	ubfx	x4, x2, #0, #48
  40c044:	and	w15, w5, #0xff
  40c048:	mov	x13, x5
  40c04c:	mov	x8, #0x0                   	// #0
  40c050:	ubfx	x5, x2, #48, #15
  40c054:	mov	x11, #0xa                   	// #10
  40c058:	mov	x9, #0x9                   	// #9
  40c05c:	mov	x6, #0xb                   	// #11
  40c060:	mov	x1, #0x8                   	// #8
  40c064:	mov	x10, #0x7fff                	// #32767
  40c068:	mov	x17, #0x2                   	// #2
  40c06c:	mov	w0, #0x0                   	// #0
  40c070:	cbnz	w5, 40bcc8 <__fxstatat@plt+0x9d78>
  40c074:	nop
  40c078:	orr	x5, x4, x3
  40c07c:	cbz	x5, 40c0e0 <__fxstatat@plt+0xa190>
  40c080:	cbz	x4, 40c2a0 <__fxstatat@plt+0xa350>
  40c084:	clz	x6, x4
  40c088:	sub	x2, x6, #0xf
  40c08c:	add	w5, w2, #0x3
  40c090:	mov	w9, #0x3d                  	// #61
  40c094:	sub	w9, w9, w2
  40c098:	lsl	x2, x4, x5
  40c09c:	lsr	x9, x3, x9
  40c0a0:	orr	x4, x9, x2
  40c0a4:	lsl	x5, x3, x5
  40c0a8:	sub	x10, x10, x6
  40c0ac:	mov	x3, #0xffffffffffffc011    	// #-16367
  40c0b0:	mov	x6, #0x0                   	// #0
  40c0b4:	add	x10, x10, x3
  40c0b8:	b	40bcf4 <__fxstatat@plt+0x9da4>
  40c0bc:	mov	w1, #0x7fff                	// #32767
  40c0c0:	mov	x4, #0x0                   	// #0
  40c0c4:	mov	x7, #0x0                   	// #0
  40c0c8:	b	40bd3c <__fxstatat@plt+0x9dec>
  40c0cc:	mov	x1, x11
  40c0d0:	mov	x10, x2
  40c0d4:	mov	x4, #0x0                   	// #0
  40c0d8:	mov	x6, #0x2                   	// #2
  40c0dc:	b	40bcf4 <__fxstatat@plt+0x9da4>
  40c0e0:	mov	x1, x9
  40c0e4:	mov	x4, #0x0                   	// #0
  40c0e8:	mov	x6, #0x1                   	// #1
  40c0ec:	b	40bcf4 <__fxstatat@plt+0x9da4>
  40c0f0:	lsr	x0, x8, #47
  40c0f4:	mov	x7, x1
  40c0f8:	eor	x0, x0, #0x1
  40c0fc:	mov	x11, #0xe                   	// #14
  40c100:	and	w0, w0, #0x1
  40c104:	mov	x9, #0xd                   	// #13
  40c108:	mov	x6, #0xf                   	// #15
  40c10c:	mov	x1, #0xc                   	// #12
  40c110:	mov	x10, #0x7fff                	// #32767
  40c114:	mov	x17, #0x3                   	// #3
  40c118:	b	40bcb0 <__fxstatat@plt+0x9d60>
  40c11c:	mov	x8, #0x0                   	// #0
  40c120:	mov	x11, #0x6                   	// #6
  40c124:	mov	x9, #0x5                   	// #5
  40c128:	mov	x6, #0x7                   	// #7
  40c12c:	mov	x1, #0x4                   	// #4
  40c130:	mov	x10, #0x0                   	// #0
  40c134:	mov	x17, #0x1                   	// #1
  40c138:	mov	w0, #0x0                   	// #0
  40c13c:	b	40bcb0 <__fxstatat@plt+0x9d60>
  40c140:	mov	x1, #0x1                   	// #1
  40c144:	sub	x2, x1, x2
  40c148:	cmp	x2, #0x74
  40c14c:	b.gt	40c220 <__fxstatat@plt+0xa2d0>
  40c150:	cmp	x2, #0x3f
  40c154:	b.le	40c300 <__fxstatat@plt+0xa3b0>
  40c158:	mov	w1, #0x80                  	// #128
  40c15c:	sub	w1, w1, w2
  40c160:	cmp	x2, #0x40
  40c164:	sub	w2, w2, #0x40
  40c168:	lsl	x1, x4, x1
  40c16c:	orr	x1, x5, x1
  40c170:	csel	x5, x1, x5, ne  // ne = any
  40c174:	lsr	x2, x4, x2
  40c178:	cmp	x5, #0x0
  40c17c:	cset	x7, ne  // ne = any
  40c180:	orr	x7, x7, x2
  40c184:	ands	x4, x7, #0x7
  40c188:	b.eq	40c334 <__fxstatat@plt+0xa3e4>  // b.none
  40c18c:	mov	x4, #0x0                   	// #0
  40c190:	and	x12, x12, #0xc00000
  40c194:	orr	w0, w0, #0x10
  40c198:	cmp	x12, #0x400, lsl #12
  40c19c:	b.eq	40c400 <__fxstatat@plt+0xa4b0>  // b.none
  40c1a0:	cmp	x12, #0x800, lsl #12
  40c1a4:	b.eq	40c3ec <__fxstatat@plt+0xa49c>  // b.none
  40c1a8:	cbz	x12, 40c39c <__fxstatat@plt+0xa44c>
  40c1ac:	tbnz	x4, #51, 40c3b4 <__fxstatat@plt+0xa464>
  40c1b0:	orr	w0, w0, #0x8
  40c1b4:	extr	x7, x4, x7, #3
  40c1b8:	mov	w1, #0x0                   	// #0
  40c1bc:	ubfx	x4, x4, #3, #48
  40c1c0:	b	40c250 <__fxstatat@plt+0xa300>
  40c1c4:	cmp	x6, #0xf
  40c1c8:	b.ne	40c1fc <__fxstatat@plt+0xa2ac>  // b.any
  40c1cc:	tbz	x8, #47, 40c1e8 <__fxstatat@plt+0xa298>
  40c1d0:	cbnz	x1, 40c1e8 <__fxstatat@plt+0xa298>
  40c1d4:	orr	x4, x4, #0x800000000000
  40c1d8:	mov	w11, w15
  40c1dc:	mov	x7, x3
  40c1e0:	mov	w1, #0x7fff                	// #32767
  40c1e4:	b	40bd3c <__fxstatat@plt+0x9dec>
  40c1e8:	orr	x4, x8, #0x800000000000
  40c1ec:	mov	w11, w16
  40c1f0:	and	x4, x4, #0xffffffffffff
  40c1f4:	mov	w1, #0x7fff                	// #32767
  40c1f8:	b	40bd3c <__fxstatat@plt+0x9dec>
  40c1fc:	cmp	x6, #0xb
  40c200:	b.ne	40bfe8 <__fxstatat@plt+0xa098>  // b.any
  40c204:	mov	w11, w15
  40c208:	mov	x5, x3
  40c20c:	orr	x4, x4, #0x800000000000
  40c210:	mov	x7, x5
  40c214:	and	x4, x4, #0xffffffffffff
  40c218:	mov	w1, #0x7fff                	// #32767
  40c21c:	b	40bd3c <__fxstatat@plt+0x9dec>
  40c220:	orr	x7, x5, x4
  40c224:	cbz	x7, 40c244 <__fxstatat@plt+0xa2f4>
  40c228:	and	x12, x12, #0xc00000
  40c22c:	orr	w0, w0, #0x10
  40c230:	cmp	x12, #0x400, lsl #12
  40c234:	sub	x7, x1, x9
  40c238:	b.eq	40c244 <__fxstatat@plt+0xa2f4>  // b.none
  40c23c:	cmp	x12, #0x800, lsl #12
  40c240:	csel	x7, x9, xzr, eq  // eq = none
  40c244:	orr	w0, w0, #0x8
  40c248:	mov	w1, #0x0                   	// #0
  40c24c:	mov	x4, #0x0                   	// #0
  40c250:	mov	x3, #0x0                   	// #0
  40c254:	fmov	d0, x7
  40c258:	bfxil	x3, x4, #0, #48
  40c25c:	bfi	x3, x1, #48, #15
  40c260:	bfi	x3, x11, #63, #1
  40c264:	fmov	v0.d[1], x3
  40c268:	str	q0, [sp, #48]
  40c26c:	bl	40c650 <__fxstatat@plt+0xa700>
  40c270:	ldr	q0, [sp, #48]
  40c274:	ldp	x29, x30, [sp], #80
  40c278:	ret
  40c27c:	clz	x10, x1
  40c280:	add	x4, x10, #0x31
  40c284:	add	x0, x10, #0x40
  40c288:	cmp	x4, #0x3c
  40c28c:	b.le	40c008 <__fxstatat@plt+0xa0b8>
  40c290:	sub	w4, w4, #0x3d
  40c294:	mov	x7, #0x0                   	// #0
  40c298:	lsl	x8, x1, x4
  40c29c:	b	40c024 <__fxstatat@plt+0xa0d4>
  40c2a0:	clz	x6, x3
  40c2a4:	add	x2, x6, #0x31
  40c2a8:	add	x6, x6, #0x40
  40c2ac:	cmp	x2, #0x3c
  40c2b0:	b.le	40c08c <__fxstatat@plt+0xa13c>
  40c2b4:	sub	w2, w2, #0x3d
  40c2b8:	mov	x5, #0x0                   	// #0
  40c2bc:	lsl	x4, x3, x2
  40c2c0:	b	40c0a8 <__fxstatat@plt+0xa158>
  40c2c4:	and	x7, x12, #0xc00000
  40c2c8:	cmp	x7, #0x400, lsl #12
  40c2cc:	b.eq	40c3d0 <__fxstatat@plt+0xa480>  // b.none
  40c2d0:	cmp	x7, #0x800, lsl #12
  40c2d4:	b.eq	40c368 <__fxstatat@plt+0xa418>  // b.none
  40c2d8:	cbz	x7, 40c34c <__fxstatat@plt+0xa3fc>
  40c2dc:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c2e0:	mov	x7, #0xffffffffffffffff    	// #-1
  40c2e4:	mov	w2, #0x14                  	// #20
  40c2e8:	orr	w0, w0, w2
  40c2ec:	b	40c250 <__fxstatat@plt+0xa300>
  40c2f0:	mov	x18, x10
  40c2f4:	ldp	x19, x20, [sp, #16]
  40c2f8:	ldp	x21, x22, [sp, #32]
  40c2fc:	b	40bf60 <__fxstatat@plt+0xa010>
  40c300:	mov	w1, #0x40                  	// #64
  40c304:	sub	w1, w1, w2
  40c308:	lsr	x3, x5, x2
  40c30c:	lsl	x5, x5, x1
  40c310:	cmp	x5, #0x0
  40c314:	lsl	x7, x4, x1
  40c318:	cset	x1, ne  // ne = any
  40c31c:	orr	x7, x7, x3
  40c320:	lsr	x4, x4, x2
  40c324:	orr	x7, x7, x1
  40c328:	tst	x7, #0x7
  40c32c:	b.ne	40c190 <__fxstatat@plt+0xa240>  // b.any
  40c330:	tbnz	x4, #51, 40c40c <__fxstatat@plt+0xa4bc>
  40c334:	mov	w1, #0x0                   	// #0
  40c338:	extr	x7, x4, x7, #3
  40c33c:	ubfx	x4, x4, #3, #48
  40c340:	tbz	w12, #11, 40bd3c <__fxstatat@plt+0x9dec>
  40c344:	orr	w0, w0, #0x8
  40c348:	b	40c250 <__fxstatat@plt+0xa300>
  40c34c:	mov	w1, #0x7fff                	// #32767
  40c350:	mov	x4, #0x0                   	// #0
  40c354:	b	40c2e4 <__fxstatat@plt+0xa394>
  40c358:	cbz	x9, 40bf94 <__fxstatat@plt+0xa044>
  40c35c:	adds	x5, x5, #0x8
  40c360:	cinc	x4, x4, cs  // cs = hs, nlast
  40c364:	b	40bf94 <__fxstatat@plt+0xa044>
  40c368:	cmp	x9, #0x0
  40c36c:	mov	w2, #0x7fff                	// #32767
  40c370:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c374:	csel	w1, w1, w2, eq  // eq = none
  40c378:	csel	x4, x4, xzr, eq  // eq = none
  40c37c:	csetm	x7, eq  // eq = none
  40c380:	b	40c2e4 <__fxstatat@plt+0xa394>
  40c384:	and	x1, x5, #0xf
  40c388:	cmp	x1, #0x4
  40c38c:	b.eq	40bf94 <__fxstatat@plt+0xa044>  // b.none
  40c390:	adds	x5, x5, #0x4
  40c394:	cinc	x4, x4, cs  // cs = hs, nlast
  40c398:	b	40bf94 <__fxstatat@plt+0xa044>
  40c39c:	and	x1, x7, #0xf
  40c3a0:	cmp	x1, #0x4
  40c3a4:	b.eq	40c3b0 <__fxstatat@plt+0xa460>  // b.none
  40c3a8:	adds	x7, x7, #0x4
  40c3ac:	cinc	x4, x4, cs  // cs = hs, nlast
  40c3b0:	tbz	x4, #51, 40c1b0 <__fxstatat@plt+0xa260>
  40c3b4:	orr	w0, w0, #0x8
  40c3b8:	mov	w1, #0x1                   	// #1
  40c3bc:	mov	x4, #0x0                   	// #0
  40c3c0:	mov	x7, #0x0                   	// #0
  40c3c4:	b	40c250 <__fxstatat@plt+0xa300>
  40c3c8:	cbnz	x9, 40bf94 <__fxstatat@plt+0xa044>
  40c3cc:	b	40c35c <__fxstatat@plt+0xa40c>
  40c3d0:	cmp	x9, #0x0
  40c3d4:	mov	w2, #0x7fff                	// #32767
  40c3d8:	mov	x4, #0xffffffffffff        	// #281474976710655
  40c3dc:	csel	w1, w1, w2, ne  // ne = any
  40c3e0:	csel	x4, x4, xzr, ne  // ne = any
  40c3e4:	csetm	x7, ne  // ne = any
  40c3e8:	b	40c2e4 <__fxstatat@plt+0xa394>
  40c3ec:	cbz	x9, 40c3b0 <__fxstatat@plt+0xa460>
  40c3f0:	adds	x7, x7, #0x8
  40c3f4:	cinc	x4, x4, cs  // cs = hs, nlast
  40c3f8:	tbnz	x4, #51, 40c3b4 <__fxstatat@plt+0xa464>
  40c3fc:	b	40c1b0 <__fxstatat@plt+0xa260>
  40c400:	cbz	x9, 40c3f0 <__fxstatat@plt+0xa4a0>
  40c404:	tbnz	x4, #51, 40c3b4 <__fxstatat@plt+0xa464>
  40c408:	b	40c1b0 <__fxstatat@plt+0xa260>
  40c40c:	orr	w0, w0, #0x10
  40c410:	b	40c3b4 <__fxstatat@plt+0xa464>
  40c414:	mov	w11, w15
  40c418:	mov	w1, #0x7fff                	// #32767
  40c41c:	mov	x4, #0x0                   	// #0
  40c420:	mov	x7, #0x0                   	// #0
  40c424:	b	40bd3c <__fxstatat@plt+0x9dec>
  40c428:	cbz	w0, 40c46c <__fxstatat@plt+0xa51c>
  40c42c:	mov	w0, w0
  40c430:	mov	w1, #0x403e                	// #16446
  40c434:	clz	x3, x0
  40c438:	mov	w2, #0x402f                	// #16431
  40c43c:	sub	w1, w1, w3
  40c440:	mov	x3, #0x0                   	// #0
  40c444:	sub	w2, w2, w1
  40c448:	and	w1, w1, #0x7fff
  40c44c:	lsl	x0, x0, x2
  40c450:	and	x0, x0, #0xffffffffffff
  40c454:	mov	x2, #0x0                   	// #0
  40c458:	fmov	d0, x2
  40c45c:	bfxil	x3, x0, #0, #48
  40c460:	bfi	x3, x1, #48, #16
  40c464:	fmov	v0.d[1], x3
  40c468:	ret
  40c46c:	mov	x0, #0x0                   	// #0
  40c470:	mov	x3, #0x0                   	// #0
  40c474:	bfxil	x3, x0, #0, #48
  40c478:	mov	x2, #0x0                   	// #0
  40c47c:	fmov	d0, x2
  40c480:	mov	w1, #0x0                   	// #0
  40c484:	bfi	x3, x1, #48, #16
  40c488:	fmov	v0.d[1], x3
  40c48c:	ret
  40c490:	stp	x29, x30, [sp, #-48]!
  40c494:	mov	x29, sp
  40c498:	str	x19, [sp, #16]
  40c49c:	str	q0, [sp, #32]
  40c4a0:	ldr	x19, [sp, #32]
  40c4a4:	ldr	x1, [sp, #40]
  40c4a8:	mrs	x0, fpcr
  40c4ac:	ubfx	x3, x1, #48, #15
  40c4b0:	mov	x2, x19
  40c4b4:	mov	x4, #0x3ffe                	// #16382
  40c4b8:	ubfx	x19, x1, #0, #48
  40c4bc:	cmp	x3, x4
  40c4c0:	b.gt	40c4ec <__fxstatat@plt+0xa59c>
  40c4c4:	cbnz	x3, 40c4d0 <__fxstatat@plt+0xa580>
  40c4c8:	orr	x19, x2, x19
  40c4cc:	cbz	x19, 40c4dc <__fxstatat@plt+0xa58c>
  40c4d0:	mov	w0, #0x10                  	// #16
  40c4d4:	mov	x19, #0x0                   	// #0
  40c4d8:	bl	40c650 <__fxstatat@plt+0xa700>
  40c4dc:	mov	x0, x19
  40c4e0:	ldr	x19, [sp, #16]
  40c4e4:	ldp	x29, x30, [sp], #48
  40c4e8:	ret
  40c4ec:	lsr	x0, x1, #63
  40c4f0:	mov	x4, #0x403f                	// #16447
  40c4f4:	and	w0, w0, #0xff
  40c4f8:	and	x5, x0, #0xff
  40c4fc:	sub	x4, x4, x5
  40c500:	cmp	x4, x3
  40c504:	b.le	40c558 <__fxstatat@plt+0xa608>
  40c508:	cbnz	x5, 40c56c <__fxstatat@plt+0xa61c>
  40c50c:	mov	x1, x3
  40c510:	mov	x0, #0x406f                	// #16495
  40c514:	sub	x3, x0, x3
  40c518:	orr	x4, x19, #0x1000000000000
  40c51c:	cmp	x3, #0x3f
  40c520:	b.gt	40c57c <__fxstatat@plt+0xa62c>
  40c524:	mov	w3, #0xffffbfd1            	// #-16431
  40c528:	add	w3, w1, w3
  40c52c:	sub	w1, w0, w1
  40c530:	lsl	x0, x2, x3
  40c534:	cmp	x0, #0x0
  40c538:	lsr	x19, x2, x1
  40c53c:	cset	w0, ne  // ne = any
  40c540:	lsl	x4, x4, x3
  40c544:	orr	x19, x19, x4
  40c548:	cbz	w0, 40c4dc <__fxstatat@plt+0xa58c>
  40c54c:	mov	w0, #0x10                  	// #16
  40c550:	bl	40c650 <__fxstatat@plt+0xa700>
  40c554:	b	40c4dc <__fxstatat@plt+0xa58c>
  40c558:	eor	w19, w0, #0x1
  40c55c:	mov	w0, #0x1                   	// #1
  40c560:	sbfx	x19, x19, #0, #1
  40c564:	bl	40c650 <__fxstatat@plt+0xa700>
  40c568:	b	40c4dc <__fxstatat@plt+0xa58c>
  40c56c:	mov	w0, #0x1                   	// #1
  40c570:	mov	x19, #0x0                   	// #0
  40c574:	bl	40c650 <__fxstatat@plt+0xa700>
  40c578:	b	40c4dc <__fxstatat@plt+0xa58c>
  40c57c:	mov	w0, #0xffffc011            	// #-16367
  40c580:	add	w5, w1, w0
  40c584:	mov	w0, #0x402f                	// #16431
  40c588:	cmp	x3, #0x40
  40c58c:	sub	w1, w0, w1
  40c590:	lsl	x0, x4, x5
  40c594:	orr	x0, x2, x0
  40c598:	csel	x2, x0, x2, ne  // ne = any
  40c59c:	lsr	x19, x4, x1
  40c5a0:	cmp	x2, #0x0
  40c5a4:	cset	w0, ne  // ne = any
  40c5a8:	b	40c548 <__fxstatat@plt+0xa5f8>
  40c5ac:	nop
  40c5b0:	cbz	x0, 40c604 <__fxstatat@plt+0xa6b4>
  40c5b4:	clz	x2, x0
  40c5b8:	mov	w1, #0x403e                	// #16446
  40c5bc:	sub	w1, w1, w2
  40c5c0:	mov	x2, #0x406f                	// #16495
  40c5c4:	and	w4, w1, #0x7fff
  40c5c8:	sub	x3, x2, w1, sxtw
  40c5cc:	cmp	x3, #0x3f
  40c5d0:	b.gt	40c624 <__fxstatat@plt+0xa6d4>
  40c5d4:	sub	w2, w2, w1
  40c5d8:	mov	w3, #0xffffbfd1            	// #-16431
  40c5dc:	add	w1, w1, w3
  40c5e0:	mov	x3, #0x0                   	// #0
  40c5e4:	lsr	x1, x0, x1
  40c5e8:	and	x1, x1, #0xffffffffffff
  40c5ec:	lsl	x0, x0, x2
  40c5f0:	fmov	d0, x0
  40c5f4:	bfxil	x3, x1, #0, #48
  40c5f8:	bfi	x3, x4, #48, #16
  40c5fc:	fmov	v0.d[1], x3
  40c600:	ret
  40c604:	mov	x1, #0x0                   	// #0
  40c608:	mov	x3, #0x0                   	// #0
  40c60c:	bfxil	x3, x1, #0, #48
  40c610:	fmov	d0, x0
  40c614:	mov	w4, #0x0                   	// #0
  40c618:	bfi	x3, x4, #48, #16
  40c61c:	fmov	v0.d[1], x3
  40c620:	ret
  40c624:	mov	w2, #0x402f                	// #16431
  40c628:	sub	w1, w2, w1
  40c62c:	mov	x3, #0x0                   	// #0
  40c630:	lsl	x1, x0, x1
  40c634:	and	x1, x1, #0xffffffffffff
  40c638:	mov	x0, #0x0                   	// #0
  40c63c:	fmov	d0, x0
  40c640:	bfxil	x3, x1, #0, #48
  40c644:	bfi	x3, x4, #48, #16
  40c648:	fmov	v0.d[1], x3
  40c64c:	ret
  40c650:	tbz	w0, #0, 40c660 <__fxstatat@plt+0xa710>
  40c654:	movi	v1.2s, #0x0
  40c658:	fdiv	s0, s1, s1
  40c65c:	mrs	x1, fpsr
  40c660:	tbz	w0, #1, 40c674 <__fxstatat@plt+0xa724>
  40c664:	fmov	s1, #1.000000000000000000e+00
  40c668:	movi	v2.2s, #0x0
  40c66c:	fdiv	s0, s1, s2
  40c670:	mrs	x1, fpsr
  40c674:	tbz	w0, #2, 40c694 <__fxstatat@plt+0xa744>
  40c678:	mov	w2, #0xc5ae                	// #50606
  40c67c:	mov	w1, #0x7f7fffff            	// #2139095039
  40c680:	movk	w2, #0x749d, lsl #16
  40c684:	fmov	s1, w1
  40c688:	fmov	s2, w2
  40c68c:	fadd	s0, s1, s2
  40c690:	mrs	x1, fpsr
  40c694:	tbz	w0, #3, 40c6a4 <__fxstatat@plt+0xa754>
  40c698:	movi	v1.2s, #0x80, lsl #16
  40c69c:	fmul	s0, s1, s1
  40c6a0:	mrs	x1, fpsr
  40c6a4:	tbz	w0, #4, 40c6bc <__fxstatat@plt+0xa76c>
  40c6a8:	mov	w0, #0x7f7fffff            	// #2139095039
  40c6ac:	fmov	s2, #1.000000000000000000e+00
  40c6b0:	fmov	s1, w0
  40c6b4:	fsub	s0, s1, s2
  40c6b8:	mrs	x0, fpsr
  40c6bc:	ret
  40c6c0:	stp	x29, x30, [sp, #-64]!
  40c6c4:	mov	x29, sp
  40c6c8:	stp	x19, x20, [sp, #16]
  40c6cc:	adrp	x20, 420000 <__fxstatat@plt+0x1e0b0>
  40c6d0:	add	x20, x20, #0xdf0
  40c6d4:	stp	x21, x22, [sp, #32]
  40c6d8:	adrp	x21, 420000 <__fxstatat@plt+0x1e0b0>
  40c6dc:	add	x21, x21, #0xde8
  40c6e0:	sub	x20, x20, x21
  40c6e4:	mov	w22, w0
  40c6e8:	stp	x23, x24, [sp, #48]
  40c6ec:	mov	x23, x1
  40c6f0:	mov	x24, x2
  40c6f4:	bl	401a20 <mbrtowc@plt-0x40>
  40c6f8:	cmp	xzr, x20, asr #3
  40c6fc:	b.eq	40c728 <__fxstatat@plt+0xa7d8>  // b.none
  40c700:	asr	x20, x20, #3
  40c704:	mov	x19, #0x0                   	// #0
  40c708:	ldr	x3, [x21, x19, lsl #3]
  40c70c:	mov	x2, x24
  40c710:	add	x19, x19, #0x1
  40c714:	mov	x1, x23
  40c718:	mov	w0, w22
  40c71c:	blr	x3
  40c720:	cmp	x20, x19
  40c724:	b.ne	40c708 <__fxstatat@plt+0xa7b8>  // b.any
  40c728:	ldp	x19, x20, [sp, #16]
  40c72c:	ldp	x21, x22, [sp, #32]
  40c730:	ldp	x23, x24, [sp, #48]
  40c734:	ldp	x29, x30, [sp], #64
  40c738:	ret
  40c73c:	nop
  40c740:	ret
  40c744:	nop
  40c748:	adrp	x2, 421000 <__fxstatat@plt+0x1f0b0>
  40c74c:	mov	x1, #0x0                   	// #0
  40c750:	ldr	x2, [x2, #648]
  40c754:	b	401b00 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c758 <.fini>:
  40c758:	stp	x29, x30, [sp, #-16]!
  40c75c:	mov	x29, sp
  40c760:	ldp	x29, x30, [sp], #16
  40c764:	ret
