







.version 5.0
.target sm_61
.address_size 64

.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .b64 %rd<7>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB0_3;

ld.param.u64 %rd3, [%rd1+88];
cvta.to.global.u64 %rd2, %rd3;
sub.s32 %r4, %r11, %r1;

BB0_2:
mul.wide.s32 %rd4, %r16, 8;
add.s64 %rd5, %rd2, %rd4;
mov.u64 %rd6, 0;
st.global.u64 [%rd5], %rd6;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB0_2;

BB0_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<6>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB1_3;

ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd3, [%rd1+88];
cvta.to.global.u64 %rd2, %rd3;
sub.s32 %r4, %r11, %r1;

BB1_2:
mul.wide.s32 %rd4, %r16, 8;
add.s64 %rd5, %rd2, %rd4;
ld.global.f64 %fd2, [%rd5];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd5], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB1_2;

BB1_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB2_3;

ld.param.f64 %fd1, [%rd1+40];
ld.param.u64 %rd4, [%rd1+56];
cvta.to.global.u64 %rd2, %rd4;
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB2_2:
mul.wide.s32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd2, [%rd7];
mul.f64 %fd3, %fd1, %fd2;
add.s64 %rd8, %rd3, %rd6;
st.global.f64 [%rd8], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB2_2;

BB2_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB3_3;

ld.param.f64 %fd1, [%rd1+40];
ld.param.u64 %rd4, [%rd1+56];
cvta.to.global.u64 %rd2, %rd4;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB3_2:
mul.wide.s32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd3, [%rd7];
add.s64 %rd8, %rd3, %rd6;
ld.global.f64 %fd4, [%rd8];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd8], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB3_2;

BB3_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB4_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd4, [%rd1+24];
cvta.to.global.u64 %rd2, %rd4;
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB4_2:
mul.wide.s32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd2, [%rd7];
mul.f64 %fd3, %fd1, %fd2;
add.s64 %rd8, %rd3, %rd6;
st.global.f64 [%rd8], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB4_2;

BB4_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB5_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd4, [%rd1+24];
cvta.to.global.u64 %rd2, %rd4;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB5_2:
mul.wide.s32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd3, [%rd7];
add.s64 %rd8, %rd3, %rd6;
ld.global.f64 %fd4, [%rd8];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd8], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB5_2;

BB5_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB6_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd5, [%rd1+24];
cvta.to.global.u64 %rd2, %rd5;
ld.param.f64 %fd2, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
cvta.to.global.u64 %rd3, %rd6;
ld.param.u64 %rd7, [%rd1+88];
cvta.to.global.u64 %rd4, %rd7;
sub.s32 %r4, %r11, %r1;

BB6_2:
mul.wide.s32 %rd8, %r16, 8;
add.s64 %rd9, %rd2, %rd8;
ld.global.f64 %fd3, [%rd9];
add.s64 %rd10, %rd3, %rd8;
ld.global.f64 %fd4, [%rd10];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
add.s64 %rd11, %rd4, %rd8;
st.global.f64 [%rd11], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB6_2;

BB6_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<10>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSB_iEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB7_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd5, [%rd1+24];
cvta.to.global.u64 %rd2, %rd5;
ld.param.f64 %fd2, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
cvta.to.global.u64 %rd3, %rd6;
ld.param.f64 %fd3, [%rd1+72];
ld.param.u64 %rd7, [%rd1+88];
cvta.to.global.u64 %rd4, %rd7;
sub.s32 %r4, %r11, %r1;

BB7_2:
mul.wide.s32 %rd8, %r16, 8;
add.s64 %rd9, %rd2, %rd8;
ld.global.f64 %fd4, [%rd9];
add.s64 %rd10, %rd3, %rd8;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd2, %fd5;
fma.rn.f64 %fd7, %fd1, %fd4, %fd6;
add.s64 %rd11, %rd4, %rd8;
ld.global.f64 %fd8, [%rd11];
fma.rn.f64 %fd9, %fd3, %fd8, %fd7;
st.global.f64 [%rd11], %fd9;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB7_2;

BB7_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .b64 %rd<7>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB8_3;

ld.param.u64 %rd3, [%rd1+88];
cvta.to.global.u64 %rd2, %rd3;
sub.s32 %r4, %r11, %r1;

BB8_2:
mul.wide.u32 %rd4, %r16, 8;
add.s64 %rd5, %rd2, %rd4;
mov.u64 %rd6, 0;
st.global.u64 [%rd5], %rd6;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB8_2;

BB8_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<6>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB9_3;

ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd3, [%rd1+88];
cvta.to.global.u64 %rd2, %rd3;
sub.s32 %r4, %r11, %r1;

BB9_2:
mul.wide.u32 %rd4, %r16, 8;
add.s64 %rd5, %rd2, %rd4;
ld.global.f64 %fd2, [%rd5];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd5], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB9_2;

BB9_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB10_3;

ld.param.f64 %fd1, [%rd1+40];
ld.param.u64 %rd4, [%rd1+56];
cvta.to.global.u64 %rd2, %rd4;
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB10_2:
mul.wide.u32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd2, [%rd7];
mul.f64 %fd3, %fd1, %fd2;
add.s64 %rd8, %rd3, %rd6;
st.global.f64 [%rd8], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB10_2;

BB10_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB11_3;

ld.param.f64 %fd1, [%rd1+40];
ld.param.u64 %rd4, [%rd1+56];
cvta.to.global.u64 %rd2, %rd4;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB11_2:
mul.wide.u32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd3, [%rd7];
add.s64 %rd8, %rd3, %rd6;
ld.global.f64 %fd4, [%rd8];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd8], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB11_2;

BB11_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB12_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd4, [%rd1+24];
cvta.to.global.u64 %rd2, %rd4;
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB12_2:
mul.wide.u32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd2, [%rd7];
mul.f64 %fd3, %fd1, %fd2;
add.s64 %rd8, %rd3, %rd6;
st.global.f64 [%rd8], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB12_2;

BB12_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<9>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB13_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd4, [%rd1+24];
cvta.to.global.u64 %rd2, %rd4;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd5, [%rd1+88];
cvta.to.global.u64 %rd3, %rd5;
sub.s32 %r4, %r11, %r1;

BB13_2:
mul.wide.u32 %rd6, %r16, 8;
add.s64 %rd7, %rd2, %rd6;
ld.global.f64 %fd3, [%rd7];
add.s64 %rd8, %rd3, %rd6;
ld.global.f64 %fd4, [%rd8];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd8], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB13_2;

BB13_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<7>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB14_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd5, [%rd1+24];
cvta.to.global.u64 %rd2, %rd5;
ld.param.f64 %fd2, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
cvta.to.global.u64 %rd3, %rd6;
ld.param.u64 %rd7, [%rd1+88];
cvta.to.global.u64 %rd4, %rd7;
sub.s32 %r4, %r11, %r1;

BB14_2:
mul.wide.u32 %rd8, %r16, 8;
add.s64 %rd9, %rd2, %rd8;
ld.global.f64 %fd3, [%rd9];
add.s64 %rd10, %rd3, %rd8;
ld.global.f64 %fd4, [%rd10];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
add.s64 %rd11, %rd4, %rd8;
st.global.f64 [%rd11], %fd6;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB14_2;

BB14_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<10>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl16V_Update_FunctorINS_4ViewIPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESG_NS6_IPdJS9_SD_SF_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSB_jEEESB_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.u32	%p1, %r16, %r11;
@%p1 bra BB15_3;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd5, [%rd1+24];
cvta.to.global.u64 %rd2, %rd5;
ld.param.f64 %fd2, [%rd1+40];
ld.param.u64 %rd6, [%rd1+56];
cvta.to.global.u64 %rd3, %rd6;
ld.param.f64 %fd3, [%rd1+72];
ld.param.u64 %rd7, [%rd1+88];
cvta.to.global.u64 %rd4, %rd7;
sub.s32 %r4, %r11, %r1;

BB15_2:
mul.wide.u32 %rd8, %r16, 8;
add.s64 %rd9, %rd2, %rd8;
ld.global.f64 %fd4, [%rd9];
add.s64 %rd10, %rd3, %rd8;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd2, %fd5;
fma.rn.f64 %fd7, %fd1, %fd4, %fd6;
add.s64 %rd11, %rd4, %rd8;
ld.global.f64 %fd8, [%rd11];
fma.rn.f64 %fd9, %fd3, %fd8, %fd7;
st.global.f64 [%rd11], %fd9;
add.s32 %r15, %r16, %r1;
setp.lt.u32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.u32	%p3, %r16, %r11;
@%p3 bra BB15_2;

BB15_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB16_6;

ld.param.u32 %r4, [%rd1];
ld.param.u64 %rd7, [%rd1+120];
cvta.to.global.u64 %rd2, %rd7;
ld.param.u64 %rd8, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd3, %rd8, 3;

BB16_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB16_5;

mul.wide.s32 %rd9, %r20, 8;
add.s64 %rd11, %rd2, %rd9;
mov.u32 %r21, 0;

BB16_4:
mov.u64 %rd10, 0;
st.global.u64 [%rd11], %rd10;
add.s64 %rd11, %rd11, %rd3;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
@%p3 bra BB16_4;

BB16_5:
setp.lt.s32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB16_2;

BB16_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB17_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+104];
ld.param.u64 %rd7, [%rd1+120];
cvta.to.global.u64 %rd2, %rd7;
ld.param.u64 %rd8, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd3, %rd8, 3;

BB17_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB17_5;

mul.wide.s32 %rd9, %r20, 8;
add.s64 %rd10, %rd2, %rd9;
mov.u32 %r21, 0;

BB17_4:
ld.global.f64 %fd2, [%rd10];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd10], %fd3;
add.s64 %rd10, %rd10, %rd3;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
@%p3 bra BB17_4;

BB17_5:
setp.lt.s32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB17_2;

BB17_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB18_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+56];
ld.param.u64 %rd12, [%rd1+72];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+96];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB18_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB18_5;

mul.wide.s32 %rd16, %r20, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r21, 0;

BB18_4:
ld.global.f64 %fd2, [%rd17];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd18], %fd3;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
@%p3 bra BB18_4;

BB18_5:
setp.lt.s32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB18_2;

BB18_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<24>;
.reg .f64 %fd<7>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r10, %tid.y;
ld.param.v2.u32 {%r11, %r12}, [%rd1+168];
add.s32 %r14, %r10, %r11;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r22, %r15, %r1, %r14;
setp.ge.s32	%p1, %r22, %r12;
@%p1 bra BB19_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+56];
ld.param.u64 %rd12, [%rd1+72];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+96];
ld.param.f64 %fd2, [%rd1+104];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r17, %r16, %r1;
sub.s32 %r5, %r12, %r17;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB19_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB19_5;

mul.wide.s32 %rd16, %r22, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r23, 0;

BB19_4:
ld.global.f64 %fd3, [%rd17];
ld.global.f64 %fd4, [%rd18];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd18], %fd6;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r23, %r23, 1;
setp.lt.s32	%p3, %r23, %r4;
@%p3 bra BB19_4;

BB19_5:
setp.lt.s32	%p4, %r22, %r5;
mad.lo.s32 %r21, %r16, %r1, %r22;
selp.b32	%r22, %r21, %r12, %p4;
setp.lt.s32	%p5, %r22, %r12;
@%p5 bra BB19_2;

BB19_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB20_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd12, [%rd1+24];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+48];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB20_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB20_5;

mul.wide.s32 %rd16, %r20, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r21, 0;

BB20_4:
ld.global.f64 %fd2, [%rd17];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd18], %fd3;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
@%p3 bra BB20_4;

BB20_5:
setp.lt.s32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB20_2;

BB20_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<24>;
.reg .f64 %fd<7>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r10, %tid.y;
ld.param.v2.u32 {%r11, %r12}, [%rd1+168];
add.s32 %r14, %r10, %r11;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r22, %r15, %r1, %r14;
setp.ge.s32	%p1, %r22, %r12;
@%p1 bra BB21_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd12, [%rd1+24];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+48];
ld.param.f64 %fd2, [%rd1+104];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r17, %r16, %r1;
sub.s32 %r5, %r12, %r17;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB21_2:
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB21_5;

mul.wide.s32 %rd16, %r22, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r23, 0;

BB21_4:
ld.global.f64 %fd3, [%rd17];
ld.global.f64 %fd4, [%rd18];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd18], %fd6;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r23, %r23, 1;
setp.lt.s32	%p3, %r23, %r4;
@%p3 bra BB21_4;

BB21_5:
setp.lt.s32	%p4, %r22, %r5;
mad.lo.s32 %r21, %r16, %r1, %r22;
selp.b32	%r22, %r21, %r12, %p4;
setp.lt.s32	%p5, %r22, %r12;
@%p5 bra BB21_2;

BB21_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<7>;
.reg .b64 %rd<27>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r8, %tid.y;
ld.param.v2.u32 {%r9, %r10}, [%rd1+168];
add.s32 %r12, %r8, %r9;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.y;
mad.lo.s32 %r21, %r13, %r14, %r12;
setp.ge.s32	%p1, %r21, %r10;
@%p1 bra BB22_6;

ld.param.u32 %r3, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd17, [%rd1+24];
cvta.to.global.u64 %rd2, %rd17;
ld.param.u64 %rd18, [%rd1+48];
ld.param.f64 %fd2, [%rd1+56];
ld.param.u64 %rd19, [%rd1+72];
cvta.to.global.u64 %rd3, %rd19;
ld.param.u64 %rd20, [%rd1+96];
ld.param.u64 %rd21, [%rd1+120];
cvta.to.global.u64 %rd4, %rd21;
ld.param.u64 %rd22, [%rd1+144];
shl.b64 %rd5, %rd22, 3;
shl.b64 %rd6, %rd20, 3;
shl.b64 %rd7, %rd18, 3;

BB22_2:
setp.lt.s32	%p2, %r3, 1;
@%p2 bra BB22_5;

mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd26, %rd4, %rd23;
add.s64 %rd25, %rd3, %rd23;
add.s64 %rd24, %rd2, %rd23;
mov.u32 %r22, 0;

BB22_4:
ld.global.f64 %fd3, [%rd24];
ld.global.f64 %fd4, [%rd25];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd26], %fd6;
add.s64 %rd26, %rd26, %rd5;
add.s64 %rd25, %rd25, %rd6;
add.s64 %rd24, %rd24, %rd7;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r3;
@%p3 bra BB22_4;

BB22_5:
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r18, %r17, %r14;
sub.s32 %r19, %r10, %r18;
setp.lt.s32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r10, %p4;
setp.lt.s32	%p5, %r21, %r10;
@%p5 bra BB22_2;

BB22_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<10>;
.reg .b64 %rd<27>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r8, %tid.y;
ld.param.v2.u32 {%r9, %r10}, [%rd1+168];
add.s32 %r12, %r8, %r9;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.y;
mad.lo.s32 %r21, %r13, %r14, %r12;
setp.ge.s32	%p1, %r21, %r10;
@%p1 bra BB23_6;

ld.param.u32 %r3, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd17, [%rd1+24];
cvta.to.global.u64 %rd2, %rd17;
ld.param.u64 %rd18, [%rd1+48];
ld.param.f64 %fd2, [%rd1+56];
ld.param.u64 %rd19, [%rd1+72];
cvta.to.global.u64 %rd3, %rd19;
ld.param.u64 %rd20, [%rd1+96];
ld.param.f64 %fd3, [%rd1+104];
ld.param.u64 %rd21, [%rd1+120];
cvta.to.global.u64 %rd4, %rd21;
ld.param.u64 %rd22, [%rd1+144];
shl.b64 %rd5, %rd22, 3;
shl.b64 %rd6, %rd20, 3;
shl.b64 %rd7, %rd18, 3;

BB23_2:
setp.lt.s32	%p2, %r3, 1;
@%p2 bra BB23_5;

mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd26, %rd4, %rd23;
add.s64 %rd25, %rd3, %rd23;
add.s64 %rd24, %rd2, %rd23;
mov.u32 %r22, 0;

BB23_4:
ld.global.f64 %fd4, [%rd24];
ld.global.f64 %fd5, [%rd25];
mul.f64 %fd6, %fd2, %fd5;
fma.rn.f64 %fd7, %fd1, %fd4, %fd6;
ld.global.f64 %fd8, [%rd26];
fma.rn.f64 %fd9, %fd3, %fd8, %fd7;
st.global.f64 [%rd26], %fd9;
add.s64 %rd26, %rd26, %rd5;
add.s64 %rd25, %rd25, %rd6;
add.s64 %rd24, %rd24, %rd7;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r3;
@%p3 bra BB23_4;

BB23_5:
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r18, %r17, %r14;
sub.s32 %r19, %r10, %r18;
setp.lt.s32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r10, %p4;
setp.lt.s32	%p5, %r21, %r10;
@%p5 bra BB23_2;

BB23_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .b64 %rd<12>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.u32	%p1, %r20, %r14;
@%p1 bra BB24_6;

ld.param.u32 %r4, [%rd1];
ld.param.u64 %rd7, [%rd1+120];
cvta.to.global.u64 %rd2, %rd7;
ld.param.u64 %rd8, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd3, %rd8, 3;

BB24_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB24_5;

mul.wide.u32 %rd9, %r20, 8;
add.s64 %rd11, %rd2, %rd9;
mov.u32 %r21, 0;

BB24_4:
mov.u64 %rd10, 0;
st.global.u64 [%rd11], %rd10;
add.s64 %rd11, %rd11, %rd3;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p3, %r21, %r4;
@%p3 bra BB24_4;

BB24_5:
setp.lt.u32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.u32	%p5, %r20, %r14;
@%p5 bra BB24_2;

BB24_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<11>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.u32	%p1, %r20, %r14;
@%p1 bra BB25_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+104];
ld.param.u64 %rd7, [%rd1+120];
cvta.to.global.u64 %rd2, %rd7;
ld.param.u64 %rd8, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd3, %rd8, 3;

BB25_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB25_5;

mul.wide.u32 %rd9, %r20, 8;
add.s64 %rd10, %rd2, %rd9;
mov.u32 %r21, 0;

BB25_4:
ld.global.f64 %fd2, [%rd10];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd10], %fd3;
add.s64 %rd10, %rd10, %rd3;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p3, %r21, %r4;
@%p3 bra BB25_4;

BB25_5:
setp.lt.u32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.u32	%p5, %r20, %r14;
@%p5 bra BB25_2;

BB25_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.u32	%p1, %r20, %r14;
@%p1 bra BB26_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+56];
ld.param.u64 %rd12, [%rd1+72];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+96];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB26_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB26_5;

mul.wide.u32 %rd16, %r20, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r21, 0;

BB26_4:
ld.global.f64 %fd2, [%rd17];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd18], %fd3;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p3, %r21, %r4;
@%p3 bra BB26_4;

BB26_5:
setp.lt.u32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.u32	%p5, %r20, %r14;
@%p5 bra BB26_2;

BB26_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<24>;
.reg .f64 %fd<7>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi0ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r10, %tid.y;
ld.param.v2.u32 {%r11, %r12}, [%rd1+168];
add.s32 %r14, %r10, %r11;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r22, %r15, %r1, %r14;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB27_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+56];
ld.param.u64 %rd12, [%rd1+72];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+96];
ld.param.f64 %fd2, [%rd1+104];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r17, %r16, %r1;
sub.s32 %r5, %r12, %r17;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB27_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB27_5;

mul.wide.u32 %rd16, %r22, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r23, 0;

BB27_4:
ld.global.f64 %fd3, [%rd17];
ld.global.f64 %fd4, [%rd18];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd18], %fd6;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p3, %r23, %r4;
@%p3 bra BB27_4;

BB27_5:
setp.lt.u32	%p4, %r22, %r5;
mad.lo.s32 %r21, %r16, %r1, %r22;
selp.b32	%r22, %r21, %r12, %p4;
setp.lt.u32	%p5, %r22, %r12;
@%p5 bra BB27_2;

BB27_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<4>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+168];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.u32	%p1, %r20, %r14;
@%p1 bra BB28_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd12, [%rd1+24];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+48];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
sub.s32 %r5, %r14, %r1;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB28_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB28_5;

mul.wide.u32 %rd16, %r20, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r21, 0;

BB28_4:
ld.global.f64 %fd2, [%rd17];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd18], %fd3;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r21, %r21, 1;
setp.lt.u32	%p3, %r21, %r4;
@%p3 bra BB28_4;

BB28_5:
setp.lt.u32	%p4, %r20, %r5;
add.s32 %r19, %r20, %r1;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.u32	%p5, %r20, %r14;
@%p5 bra BB28_2;

BB28_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<24>;
.reg .f64 %fd<7>;
.reg .b64 %rd<19>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi0ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r10, %tid.y;
ld.param.v2.u32 {%r11, %r12}, [%rd1+168];
add.s32 %r14, %r10, %r11;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r22, %r15, %r1, %r14;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB29_6;

ld.param.u32 %r4, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd12, [%rd1+24];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd13, [%rd1+48];
ld.param.f64 %fd2, [%rd1+104];
ld.param.u64 %rd14, [%rd1+120];
cvta.to.global.u64 %rd3, %rd14;
ld.param.u64 %rd15, [%rd1+144];
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r17, %r16, %r1;
sub.s32 %r5, %r12, %r17;
shl.b64 %rd4, %rd15, 3;
shl.b64 %rd5, %rd13, 3;

BB29_2:
setp.eq.s32	%p2, %r4, 0;
@%p2 bra BB29_5;

mul.wide.u32 %rd16, %r22, 8;
add.s64 %rd18, %rd3, %rd16;
add.s64 %rd17, %rd2, %rd16;
mov.u32 %r23, 0;

BB29_4:
ld.global.f64 %fd3, [%rd17];
ld.global.f64 %fd4, [%rd18];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd18], %fd6;
add.s64 %rd18, %rd18, %rd4;
add.s64 %rd17, %rd17, %rd5;
add.s32 %r23, %r23, 1;
setp.lt.u32	%p3, %r23, %r4;
@%p3 bra BB29_4;

BB29_5:
setp.lt.u32	%p4, %r22, %r5;
mad.lo.s32 %r21, %r16, %r1, %r22;
selp.b32	%r22, %r21, %r12, %p4;
setp.lt.u32	%p5, %r22, %r12;
@%p5 bra BB29_2;

BB29_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<7>;
.reg .b64 %rd<27>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi0EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r8, %tid.y;
ld.param.v2.u32 {%r9, %r10}, [%rd1+168];
add.s32 %r12, %r8, %r9;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.y;
mad.lo.s32 %r21, %r13, %r14, %r12;
setp.ge.u32	%p1, %r21, %r10;
@%p1 bra BB30_6;

ld.param.u32 %r3, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd17, [%rd1+24];
cvta.to.global.u64 %rd2, %rd17;
ld.param.u64 %rd18, [%rd1+48];
ld.param.f64 %fd2, [%rd1+56];
ld.param.u64 %rd19, [%rd1+72];
cvta.to.global.u64 %rd3, %rd19;
ld.param.u64 %rd20, [%rd1+96];
ld.param.u64 %rd21, [%rd1+120];
cvta.to.global.u64 %rd4, %rd21;
ld.param.u64 %rd22, [%rd1+144];
shl.b64 %rd5, %rd22, 3;
shl.b64 %rd6, %rd20, 3;
shl.b64 %rd7, %rd18, 3;

BB30_2:
setp.eq.s32	%p2, %r3, 0;
@%p2 bra BB30_5;

mul.wide.u32 %rd23, %r21, 8;
add.s64 %rd26, %rd4, %rd23;
add.s64 %rd25, %rd3, %rd23;
add.s64 %rd24, %rd2, %rd23;
mov.u32 %r22, 0;

BB30_4:
ld.global.f64 %fd3, [%rd24];
ld.global.f64 %fd4, [%rd25];
mul.f64 %fd5, %fd2, %fd4;
fma.rn.f64 %fd6, %fd1, %fd3, %fd5;
st.global.f64 [%rd26], %fd6;
add.s64 %rd26, %rd26, %rd5;
add.s64 %rd25, %rd25, %rd6;
add.s64 %rd24, %rd24, %rd7;
add.s32 %r22, %r22, 1;
setp.lt.u32	%p3, %r22, %r3;
@%p3 bra BB30_4;

BB30_5:
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r18, %r17, %r14;
sub.s32 %r19, %r10, %r18;
setp.lt.u32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r10, %p4;
setp.lt.u32	%p5, %r21, %r10;
@%p5 bra BB30_2;

BB30_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0[184]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<10>;
.reg .b64 %rd<27>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl17MV_Update_FunctorINS_4ViewIPPKdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEESH_NS6_IPPdJSA_SE_SG_EEELi2ELi2ELi2EjEENS_11RangePolicyIJSC_jEEESC_EEEEvT__param_0;
mov.u32 %r8, %tid.y;
ld.param.v2.u32 {%r9, %r10}, [%rd1+168];
add.s32 %r12, %r8, %r9;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.y;
mad.lo.s32 %r21, %r13, %r14, %r12;
setp.ge.u32	%p1, %r21, %r10;
@%p1 bra BB31_6;

ld.param.u32 %r3, [%rd1];
ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd17, [%rd1+24];
cvta.to.global.u64 %rd2, %rd17;
ld.param.u64 %rd18, [%rd1+48];
ld.param.f64 %fd2, [%rd1+56];
ld.param.u64 %rd19, [%rd1+72];
cvta.to.global.u64 %rd3, %rd19;
ld.param.u64 %rd20, [%rd1+96];
ld.param.f64 %fd3, [%rd1+104];
ld.param.u64 %rd21, [%rd1+120];
cvta.to.global.u64 %rd4, %rd21;
ld.param.u64 %rd22, [%rd1+144];
shl.b64 %rd5, %rd22, 3;
shl.b64 %rd6, %rd20, 3;
shl.b64 %rd7, %rd18, 3;

BB31_2:
setp.eq.s32	%p2, %r3, 0;
@%p2 bra BB31_5;

mul.wide.u32 %rd23, %r21, 8;
add.s64 %rd26, %rd4, %rd23;
add.s64 %rd25, %rd3, %rd23;
add.s64 %rd24, %rd2, %rd23;
mov.u32 %r22, 0;

BB31_4:
ld.global.f64 %fd4, [%rd24];
ld.global.f64 %fd5, [%rd25];
mul.f64 %fd6, %fd2, %fd5;
fma.rn.f64 %fd7, %fd1, %fd4, %fd6;
ld.global.f64 %fd8, [%rd26];
fma.rn.f64 %fd9, %fd3, %fd8, %fd7;
st.global.f64 [%rd26], %fd9;
add.s64 %rd26, %rd26, %rd5;
add.s64 %rd25, %rd25, %rd6;
add.s64 %rd24, %rd24, %rd7;
add.s32 %r22, %r22, 1;
setp.lt.u32	%p3, %r22, %r3;
@%p3 bra BB31_4;

BB31_5:
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r18, %r17, %r14;
sub.s32 %r19, %r10, %r18;
setp.lt.u32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r10, %p4;
setp.lt.u32	%p5, %r21, %r10;
@%p5 bra BB31_2;

BB31_6:
ret;
}


