0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/stefa/Documents/GitHub/ThreeNumbersAdder/Vivado_project_v1/Vivado_project_v1.sim/sim_1/impl/timing/xsim/Sim_Add_time_impl.v,1702543913,verilog,,,,Register_n;Register_n_1;Register_n_2;Register_n__parameterized2;Register_n__parameterized2_0;Register_n__parameterized4;Synched_adder;Synched_adder__parameterized1;Three_Adder;glbl,,,,,,,,
C:/Users/stefa/Documents/GitHub/ThreeNumbersAdder/Vivado_project_v1/Vivado_project_v1.srcs/sim_1/new/Sim_Add.vhd,1702543967,vhdl,,,,sim_add,,,,,,,,
