	component microprocessor is
		port (
			character_received_export    : in  std_logic                    := 'X';             -- export
			character_sent_export        : in  std_logic                    := 'X';             -- export
			clk_clk                      : in  std_logic                    := 'X';             -- clk
			data_bus_in_export           : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			load_export                  : out std_logic;                                       -- export
			parallel_data_bus_out_export : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n                : in  std_logic                    := 'X';             -- reset_n
			transmit_enable_export       : out std_logic                                        -- export
		);
	end component microprocessor;

