// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module median_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        src_rows_V_read,
        src_cols_V_read,
        src_data_stream_0_V_dout,
        src_data_stream_0_V_empty_n,
        src_data_stream_0_V_read,
        dst_data_stream_0_V_din,
        dst_data_stream_0_V_full_n,
        dst_data_stream_0_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] src_rows_V_read;
input  [11:0] src_cols_V_read;
input  [7:0] src_data_stream_0_V_dout;
input   src_data_stream_0_V_empty_n;
output   src_data_stream_0_V_read;
output  [7:0] dst_data_stream_0_V_din;
input   dst_data_stream_0_V_full_n;
output   dst_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_data_stream_0_V_read;
reg dst_data_stream_0_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [10:0] t_V_reg_605;
reg    ap_sig_bdd_39;
wire   [12:0] op2_assign_fu_621_p2;
reg   [12:0] op2_assign_reg_3712;
wire   [12:0] op2_assign_1_fu_631_p2;
reg   [12:0] op2_assign_1_reg_3717;
wire   [12:0] op2_addr_i_i_fu_637_p2;
reg   [12:0] op2_addr_i_i_reg_3722;
wire   [12:0] op2_addr_i_i1_fu_643_p2;
reg   [12:0] op2_addr_i_i1_reg_3727;
wire   [11:0] i_V_fu_658_p2;
reg   [11:0] i_V_reg_3735;
wire   [0:0] not_fu_664_p2;
reg   [0:0] not_reg_3740;
wire   [0:0] tmp_s_fu_653_p2;
wire   [0:0] icmp6_fu_679_p2;
reg   [0:0] icmp6_reg_3745;
wire   [0:0] notrhs_fu_685_p2;
reg   [0:0] notrhs_reg_3750;
wire   [0:0] tmp_1_fu_691_p2;
reg   [0:0] tmp_1_reg_3755;
wire   [63:0] tmp_2_fu_700_p1;
reg   [63:0] tmp_2_reg_3760;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_3_reg_3773;
reg   [0:0] or_cond_reg_3795;
reg    ap_sig_bdd_83;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it52;
reg   [0:0] not_or_cond_reg_3804;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52;
reg    ap_sig_bdd_199;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg   [63:0] ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
wire   [0:0] tmp_3_fu_708_p2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_3_reg_3773_pp0_it51;
wire   [10:0] j_V_fu_713_p2;
wire   [0:0] not4_fu_719_p2;
reg   [0:0] not4_reg_3782;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it1;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it2;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it3;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it4;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it5;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it6;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it7;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it8;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it9;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it10;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it11;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it12;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it13;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it14;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it15;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it16;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it17;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it18;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it19;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it20;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it21;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it22;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it23;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it24;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it25;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it26;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it27;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it28;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it29;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it30;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it31;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it32;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it33;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it34;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it35;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it36;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it37;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it38;
reg   [0:0] ap_reg_ppstg_not4_reg_3782_pp0_it39;
wire   [0:0] or_cond_fu_724_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_3795_pp0_it1;
wire   [0:0] or_cond7_fu_760_p2;
reg   [0:0] or_cond7_reg_3799;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it16;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it17;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it18;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it19;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it20;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it21;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it22;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it23;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it24;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it25;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it26;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it27;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it28;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it29;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it30;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it31;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it32;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it33;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it34;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it35;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it36;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it37;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it38;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it39;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it40;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it41;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it42;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it43;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it44;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it45;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it46;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it47;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it48;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it49;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it50;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it51;
reg   [0:0] ap_reg_ppstg_or_cond7_reg_3799_pp0_it52;
wire   [0:0] not_or_cond_fu_772_p2;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50;
reg   [0:0] ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51;
wire   [7:0] lineBuffer_val_0_q0;
reg   [7:0] return_value_9_reg_3813;
reg   [10:0] lineBuffer_val_1_addr_reg_3819;
reg   [10:0] lineBuffer_val_2_addr_reg_3825;
reg   [10:0] lineBuffer_val_3_addr_reg_3831;
reg   [10:0] lineBuffer_val_4_addr_reg_3837;
reg   [10:0] lineBuffer_val_5_addr_reg_3843;
reg   [10:0] lineBuffer_val_6_addr_reg_3849;
reg   [10:0] lineBuffer_val_7_addr_reg_3855;
wire   [0:0] not_tmp_s_fu_820_p2;
reg   [0:0] not_tmp_s_reg_3861;
wire   [0:0] tmp_56_0_1_fu_826_p2;
reg   [0:0] tmp_56_0_1_reg_3866;
wire   [1:0] tmp_57_0_1_fu_832_p3;
reg   [1:0] tmp_57_0_1_reg_3871;
wire   [0:0] tmp_56_0_2_fu_840_p2;
reg   [0:0] tmp_56_0_2_reg_3876;
wire   [0:0] tmp_56_0_3_fu_846_p2;
reg   [0:0] tmp_56_0_3_reg_3881;
wire   [0:0] tmp_56_0_4_fu_852_p2;
reg   [0:0] tmp_56_0_4_reg_3886;
reg   [0:0] ap_reg_ppstg_tmp_56_0_4_reg_3886_pp0_it3;
wire   [0:0] tmp_56_0_5_fu_858_p2;
reg   [0:0] tmp_56_0_5_reg_3891;
reg   [0:0] ap_reg_ppstg_tmp_56_0_5_reg_3891_pp0_it3;
wire   [0:0] tmp_56_0_6_fu_864_p2;
reg   [0:0] tmp_56_0_6_reg_3896;
reg   [0:0] ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it4;
wire   [0:0] tmp_56_0_7_fu_870_p2;
reg   [0:0] tmp_56_0_7_reg_3901;
reg   [0:0] ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it4;
wire   [0:0] tmp_56_0_8_fu_876_p2;
reg   [0:0] tmp_56_0_8_reg_3906;
reg   [0:0] ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it4;
wire   [2:0] countOnes_2_fu_1014_p3;
reg   [2:0] countOnes_2_reg_3911;
reg   [7:0] lineBuff7_load_reg_3917;
reg   [7:0] lineBuff6_load_reg_3922;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9;
reg   [7:0] lineBuff5_load_reg_3927;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15;
reg   [7:0] lineBuff4_load_reg_3932;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21;
reg   [7:0] lineBuff3_load_reg_3937;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27;
reg   [7:0] lineBuff2_load_reg_3942;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33;
reg   [7:0] lineBuff1_load_reg_3947;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38;
reg   [7:0] ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39;
reg   [7:0] lineBuff0_load_reg_3952;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38;
reg   [7:0] ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39;
wire   [2:0] countOnes_4_fu_1062_p3;
reg   [2:0] countOnes_4_reg_3957;
wire   [2:0] tmp_57_0_6_fu_1069_p2;
reg   [2:0] tmp_57_0_6_reg_3962;
wire   [3:0] countOnes_7_fu_1133_p3;
reg   [3:0] countOnes_7_reg_3967;
wire   [0:0] tmp_56_1_fu_1140_p2;
reg   [0:0] tmp_56_1_reg_3973;
wire   [0:0] tmp_56_1_1_fu_1146_p2;
reg   [0:0] tmp_56_1_1_reg_3978;
wire   [0:0] tmp_56_1_2_fu_1152_p2;
reg   [0:0] tmp_56_1_2_reg_3983;
reg   [0:0] ap_reg_ppstg_tmp_56_1_2_reg_3983_pp0_it6;
wire   [0:0] tmp_56_1_3_fu_1158_p2;
reg   [0:0] tmp_56_1_3_reg_3988;
reg   [0:0] ap_reg_ppstg_tmp_56_1_3_reg_3988_pp0_it6;
wire   [0:0] tmp_56_1_4_fu_1164_p2;
reg   [0:0] tmp_56_1_4_reg_3993;
reg   [0:0] ap_reg_ppstg_tmp_56_1_4_reg_3993_pp0_it6;
wire   [0:0] tmp_56_1_5_fu_1170_p2;
reg   [0:0] tmp_56_1_5_reg_3998;
reg   [0:0] ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it7;
wire   [0:0] tmp_56_1_6_fu_1176_p2;
reg   [0:0] tmp_56_1_6_reg_4003;
reg   [0:0] ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it7;
wire   [0:0] tmp_56_1_7_fu_1182_p2;
reg   [0:0] tmp_56_1_7_reg_4008;
reg   [0:0] ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it8;
wire   [0:0] tmp_56_1_8_fu_1188_p2;
reg   [0:0] tmp_56_1_8_reg_4013;
reg   [0:0] ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it9;
wire   [3:0] countOnes_9_fu_1272_p3;
reg   [3:0] countOnes_9_reg_4018;
wire   [3:0] tmp_57_1_2_fu_1279_p2;
reg   [3:0] tmp_57_1_2_reg_4023;
wire   [3:0] countOnes_12_fu_1309_p3;
reg   [3:0] countOnes_12_reg_4028;
wire   [4:0] countOnes_14_fu_1337_p3;
reg   [4:0] countOnes_14_reg_4034;
wire   [4:0] countOnes_15_fu_1349_p3;
reg   [4:0] countOnes_15_reg_4040;
wire   [4:0] tmp_57_1_8_fu_1355_p2;
reg   [4:0] tmp_57_1_8_reg_4045;
wire   [4:0] countOnes_17_fu_1408_p3;
reg   [4:0] countOnes_17_reg_4050;
wire   [0:0] tmp_56_2_1_fu_1416_p2;
reg   [0:0] tmp_56_2_1_reg_4056;
wire   [0:0] tmp_56_2_2_fu_1422_p2;
reg   [0:0] tmp_56_2_2_reg_4061;
reg   [0:0] ap_reg_ppstg_tmp_56_2_2_reg_4061_pp0_it11;
wire   [0:0] tmp_56_2_3_fu_1428_p2;
reg   [0:0] tmp_56_2_3_reg_4066;
reg   [0:0] ap_reg_ppstg_tmp_56_2_3_reg_4066_pp0_it11;
wire   [0:0] tmp_56_2_4_fu_1434_p2;
reg   [0:0] tmp_56_2_4_reg_4071;
reg   [0:0] ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it12;
wire   [0:0] tmp_56_2_5_fu_1440_p2;
reg   [0:0] tmp_56_2_5_reg_4076;
reg   [0:0] ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it13;
wire   [0:0] tmp_56_2_6_fu_1446_p2;
reg   [0:0] tmp_56_2_6_reg_4081;
reg   [0:0] ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it13;
wire   [0:0] tmp_56_2_7_fu_1452_p2;
reg   [0:0] tmp_56_2_7_reg_4086;
reg   [0:0] ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it14;
wire   [0:0] tmp_56_2_8_fu_1458_p2;
reg   [0:0] tmp_56_2_8_reg_4091;
reg   [0:0] ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it15;
wire   [4:0] countOnes_18_fu_1530_p3;
reg   [4:0] countOnes_18_reg_4096;
wire   [4:0] tmp_57_2_2_fu_1536_p2;
reg   [4:0] tmp_57_2_2_reg_4101;
wire   [4:0] countOnes_20_fu_1553_p3;
reg   [4:0] countOnes_20_reg_4106;
wire   [4:0] countOnes_21_fu_1565_p3;
reg   [4:0] countOnes_21_reg_4112;
wire   [4:0] tmp_57_2_5_fu_1571_p2;
reg   [4:0] tmp_57_2_5_reg_4117;
wire   [4:0] countOnes_23_fu_1588_p3;
reg   [4:0] countOnes_23_reg_4122;
wire   [4:0] countOnes_24_fu_1600_p3;
reg   [4:0] countOnes_24_reg_4128;
wire   [4:0] tmp_57_2_8_fu_1606_p2;
reg   [4:0] tmp_57_2_8_reg_4133;
wire   [4:0] countOnes_26_fu_1659_p3;
reg   [4:0] countOnes_26_reg_4138;
wire   [0:0] tmp_56_3_1_fu_1667_p2;
reg   [0:0] tmp_56_3_1_reg_4144;
wire   [0:0] tmp_56_3_2_fu_1673_p2;
reg   [0:0] tmp_56_3_2_reg_4149;
reg   [0:0] ap_reg_ppstg_tmp_56_3_2_reg_4149_pp0_it17;
wire   [0:0] tmp_56_3_3_fu_1679_p2;
reg   [0:0] tmp_56_3_3_reg_4154;
reg   [0:0] ap_reg_ppstg_tmp_56_3_3_reg_4154_pp0_it17;
wire   [0:0] tmp_56_3_4_fu_1685_p2;
reg   [0:0] tmp_56_3_4_reg_4159;
reg   [0:0] ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it18;
wire   [0:0] tmp_56_3_5_fu_1691_p2;
reg   [0:0] tmp_56_3_5_reg_4164;
reg   [0:0] ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it19;
wire   [0:0] tmp_56_3_6_fu_1697_p2;
reg   [0:0] tmp_56_3_6_reg_4169;
reg   [0:0] ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it19;
wire   [0:0] tmp_56_3_7_fu_1703_p2;
reg   [0:0] tmp_56_3_7_reg_4174;
reg   [0:0] ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it20;
wire   [0:0] tmp_56_3_8_fu_1709_p2;
reg   [0:0] tmp_56_3_8_reg_4179;
reg   [0:0] ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it21;
wire   [4:0] countOnes_27_fu_1781_p3;
reg   [4:0] countOnes_27_reg_4184;
wire   [4:0] tmp_57_3_2_fu_1787_p2;
reg   [4:0] tmp_57_3_2_reg_4189;
wire   [4:0] countOnes_29_fu_1804_p3;
reg   [4:0] countOnes_29_reg_4194;
wire   [5:0] countOnes_30_fu_1820_p3;
reg   [5:0] countOnes_30_reg_4199;
wire   [5:0] tmp_57_3_5_fu_1827_p2;
reg   [5:0] tmp_57_3_5_reg_4204;
wire   [5:0] countOnes_32_fu_1844_p3;
reg   [5:0] countOnes_32_reg_4209;
wire   [5:0] countOnes_33_fu_1856_p3;
reg   [5:0] countOnes_33_reg_4215;
wire   [5:0] tmp_57_3_8_fu_1862_p2;
reg   [5:0] tmp_57_3_8_reg_4220;
wire   [5:0] countOnes_35_fu_1915_p3;
reg   [5:0] countOnes_35_reg_4225;
wire   [0:0] tmp_56_4_1_fu_1923_p2;
reg   [0:0] tmp_56_4_1_reg_4231;
wire   [0:0] tmp_56_4_2_fu_1929_p2;
reg   [0:0] tmp_56_4_2_reg_4236;
reg   [0:0] ap_reg_ppstg_tmp_56_4_2_reg_4236_pp0_it23;
wire   [0:0] tmp_56_4_3_fu_1935_p2;
reg   [0:0] tmp_56_4_3_reg_4241;
reg   [0:0] ap_reg_ppstg_tmp_56_4_3_reg_4241_pp0_it23;
wire   [0:0] tmp_56_4_4_fu_1941_p2;
reg   [0:0] tmp_56_4_4_reg_4246;
reg   [0:0] ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it24;
wire   [0:0] tmp_56_4_5_fu_1947_p2;
reg   [0:0] tmp_56_4_5_reg_4251;
reg   [0:0] ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it25;
wire   [0:0] tmp_56_4_6_fu_1953_p2;
reg   [0:0] tmp_56_4_6_reg_4256;
reg   [0:0] ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it25;
wire   [0:0] tmp_56_4_7_fu_1959_p2;
reg   [0:0] tmp_56_4_7_reg_4261;
reg   [0:0] ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it26;
wire   [0:0] tmp_56_4_8_fu_1965_p2;
reg   [0:0] tmp_56_4_8_reg_4266;
reg   [0:0] ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it27;
wire   [5:0] countOnes_36_fu_2037_p3;
reg   [5:0] countOnes_36_reg_4271;
wire   [5:0] tmp_57_4_2_fu_2043_p2;
reg   [5:0] tmp_57_4_2_reg_4276;
wire   [5:0] countOnes_38_fu_2060_p3;
reg   [5:0] countOnes_38_reg_4281;
wire   [5:0] countOnes_39_fu_2072_p3;
reg   [5:0] countOnes_39_reg_4287;
wire   [5:0] tmp_57_4_5_fu_2078_p2;
reg   [5:0] tmp_57_4_5_reg_4292;
wire   [5:0] countOnes_41_fu_2095_p3;
reg   [5:0] countOnes_41_reg_4297;
wire   [5:0] countOnes_42_fu_2107_p3;
reg   [5:0] countOnes_42_reg_4303;
wire   [5:0] tmp_57_4_8_fu_2113_p2;
reg   [5:0] tmp_57_4_8_reg_4308;
wire   [5:0] countOnes_44_fu_2166_p3;
reg   [5:0] countOnes_44_reg_4313;
wire   [0:0] tmp_56_5_1_fu_2174_p2;
reg   [0:0] tmp_56_5_1_reg_4319;
wire   [0:0] tmp_56_5_2_fu_2180_p2;
reg   [0:0] tmp_56_5_2_reg_4324;
reg   [0:0] ap_reg_ppstg_tmp_56_5_2_reg_4324_pp0_it29;
wire   [0:0] tmp_56_5_3_fu_2186_p2;
reg   [0:0] tmp_56_5_3_reg_4329;
reg   [0:0] ap_reg_ppstg_tmp_56_5_3_reg_4329_pp0_it29;
wire   [0:0] tmp_56_5_4_fu_2192_p2;
reg   [0:0] tmp_56_5_4_reg_4334;
reg   [0:0] ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it30;
wire   [0:0] tmp_56_5_5_fu_2198_p2;
reg   [0:0] tmp_56_5_5_reg_4339;
reg   [0:0] ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it31;
wire   [0:0] tmp_56_5_6_fu_2204_p2;
reg   [0:0] tmp_56_5_6_reg_4344;
reg   [0:0] ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it31;
wire   [0:0] tmp_56_5_7_fu_2210_p2;
reg   [0:0] tmp_56_5_7_reg_4349;
reg   [0:0] ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it32;
wire   [0:0] tmp_56_5_8_fu_2216_p2;
reg   [0:0] tmp_56_5_8_reg_4354;
reg   [0:0] ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it33;
wire   [5:0] countOnes_45_fu_2288_p3;
reg   [5:0] countOnes_45_reg_4359;
wire   [5:0] tmp_57_5_2_fu_2294_p2;
reg   [5:0] tmp_57_5_2_reg_4364;
wire   [5:0] countOnes_47_fu_2311_p3;
reg   [5:0] countOnes_47_reg_4369;
wire   [5:0] countOnes_48_fu_2323_p3;
reg   [5:0] countOnes_48_reg_4375;
wire   [5:0] tmp_57_5_5_fu_2329_p2;
reg   [5:0] tmp_57_5_5_reg_4380;
wire   [5:0] countOnes_50_fu_2346_p3;
reg   [5:0] countOnes_50_reg_4385;
wire   [5:0] countOnes_51_fu_2358_p3;
reg   [5:0] countOnes_51_reg_4391;
wire   [5:0] tmp_57_5_8_fu_2364_p2;
reg   [5:0] tmp_57_5_8_reg_4396;
wire   [5:0] countOnes_53_fu_2417_p3;
reg   [5:0] countOnes_53_reg_4401;
wire   [0:0] tmp_56_6_1_fu_2425_p2;
reg   [0:0] tmp_56_6_1_reg_4407;
wire   [0:0] tmp_56_6_2_fu_2431_p2;
reg   [0:0] tmp_56_6_2_reg_4412;
reg   [0:0] ap_reg_ppstg_tmp_56_6_2_reg_4412_pp0_it35;
wire   [0:0] tmp_56_6_3_fu_2437_p2;
reg   [0:0] tmp_56_6_3_reg_4417;
reg   [0:0] ap_reg_ppstg_tmp_56_6_3_reg_4417_pp0_it35;
wire   [0:0] tmp_56_6_4_fu_2443_p2;
reg   [0:0] tmp_56_6_4_reg_4422;
reg   [0:0] ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it36;
wire   [0:0] tmp_56_6_5_fu_2449_p2;
reg   [0:0] tmp_56_6_5_reg_4427;
reg   [0:0] ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it37;
wire   [0:0] tmp_56_6_6_fu_2455_p2;
reg   [0:0] tmp_56_6_6_reg_4432;
reg   [0:0] ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it37;
wire   [0:0] tmp_56_6_7_fu_2461_p2;
reg   [0:0] tmp_56_6_7_reg_4437;
reg   [0:0] ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it38;
wire   [0:0] tmp_56_6_8_fu_2467_p2;
reg   [0:0] tmp_56_6_8_reg_4442;
reg   [0:0] ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it39;
wire   [5:0] countOnes_54_fu_2539_p3;
reg   [5:0] countOnes_54_reg_4447;
wire   [5:0] tmp_57_6_2_fu_2545_p2;
reg   [5:0] tmp_57_6_2_reg_4452;
wire   [5:0] countOnes_56_fu_2562_p3;
reg   [5:0] countOnes_56_reg_4457;
wire   [5:0] countOnes_57_fu_2574_p3;
reg   [5:0] countOnes_57_reg_4463;
wire   [5:0] tmp_57_6_5_fu_2580_p2;
reg   [5:0] tmp_57_6_5_reg_4468;
wire   [5:0] countOnes_59_fu_2597_p3;
reg   [5:0] countOnes_59_reg_4473;
wire   [5:0] countOnes_60_fu_2609_p3;
reg   [5:0] countOnes_60_reg_4479;
wire   [5:0] tmp_57_6_8_fu_2615_p2;
reg   [5:0] tmp_57_6_8_reg_4484;
wire   [6:0] countOnes_62_fu_2702_p3;
reg   [6:0] countOnes_62_reg_4489;
wire   [0:0] tmp_56_7_1_fu_2710_p2;
reg   [0:0] tmp_56_7_1_reg_4495;
wire   [0:0] tmp_56_7_2_fu_2716_p2;
reg   [0:0] tmp_56_7_2_reg_4500;
reg   [0:0] ap_reg_ppstg_tmp_56_7_2_reg_4500_pp0_it41;
wire   [0:0] tmp_56_7_3_fu_2722_p2;
reg   [0:0] tmp_56_7_3_reg_4505;
reg   [0:0] ap_reg_ppstg_tmp_56_7_3_reg_4505_pp0_it41;
wire   [0:0] tmp_56_7_4_fu_2728_p2;
reg   [0:0] tmp_56_7_4_reg_4510;
reg   [0:0] ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it42;
wire   [0:0] tmp_56_7_5_fu_2734_p2;
reg   [0:0] tmp_56_7_5_reg_4515;
reg   [0:0] ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it43;
wire   [0:0] tmp_56_7_6_fu_2740_p2;
reg   [0:0] tmp_56_7_6_reg_4520;
reg   [0:0] ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it43;
wire   [0:0] tmp_56_7_7_fu_2746_p2;
reg   [0:0] tmp_56_7_7_reg_4525;
reg   [0:0] ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it44;
wire   [0:0] tmp_56_7_8_fu_2752_p2;
reg   [0:0] tmp_56_7_8_reg_4530;
reg   [0:0] ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it45;
wire   [0:0] tmp_56_8_fu_2758_p2;
reg   [0:0] tmp_56_8_reg_4535;
reg   [0:0] ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it45;
wire   [0:0] tmp_56_8_1_fu_2764_p2;
reg   [0:0] tmp_56_8_1_reg_4540;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it46;
wire   [0:0] tmp_56_8_2_fu_2770_p2;
reg   [0:0] tmp_56_8_2_reg_4545;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it47;
wire   [0:0] tmp_56_8_3_fu_2776_p2;
reg   [0:0] tmp_56_8_3_reg_4550;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it47;
wire   [0:0] tmp_56_8_4_fu_2782_p2;
reg   [0:0] tmp_56_8_4_reg_4555;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it48;
wire   [0:0] tmp_56_8_5_fu_2788_p2;
reg   [0:0] tmp_56_8_5_reg_4560;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it49;
wire   [0:0] tmp_56_8_6_fu_2794_p2;
reg   [0:0] tmp_56_8_6_reg_4565;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it49;
wire   [0:0] tmp_56_8_7_fu_2800_p2;
reg   [0:0] tmp_56_8_7_reg_4570;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it50;
wire   [0:0] tmp_56_8_8_fu_2806_p2;
reg   [0:0] tmp_56_8_8_reg_4575;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it41;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it49;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it50;
reg   [0:0] ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it51;
wire   [6:0] countOnes_63_fu_2939_p3;
reg   [6:0] countOnes_63_reg_4580;
wire   [6:0] tmp_57_7_2_fu_2945_p2;
reg   [6:0] tmp_57_7_2_reg_4585;
wire   [6:0] countOnes_65_fu_2962_p3;
reg   [6:0] countOnes_65_reg_4590;
wire   [6:0] countOnes_66_fu_2974_p3;
reg   [6:0] countOnes_66_reg_4596;
wire   [6:0] tmp_57_7_5_fu_2980_p2;
reg   [6:0] tmp_57_7_5_reg_4601;
wire   [6:0] countOnes_68_fu_2997_p3;
reg   [6:0] countOnes_68_reg_4606;
wire   [6:0] countOnes_69_fu_3009_p3;
reg   [6:0] countOnes_69_reg_4612;
wire   [6:0] tmp_57_7_8_fu_3015_p2;
reg   [6:0] tmp_57_7_8_reg_4617;
wire   [6:0] countOnes_71_fu_3032_p3;
reg   [6:0] countOnes_71_reg_4622;
wire   [6:0] countOnes_72_fu_3044_p3;
reg   [6:0] countOnes_72_reg_4628;
wire   [6:0] tmp_57_8_2_fu_3050_p2;
reg   [6:0] tmp_57_8_2_reg_4633;
wire   [6:0] countOnes_74_fu_3067_p3;
reg   [6:0] countOnes_74_reg_4638;
wire   [6:0] countOnes_75_fu_3079_p3;
reg   [6:0] countOnes_75_reg_4644;
wire   [6:0] tmp_57_8_5_fu_3085_p2;
reg   [6:0] tmp_57_8_5_reg_4649;
wire   [6:0] countOnes_77_fu_3102_p3;
reg   [6:0] countOnes_77_reg_4654;
wire   [6:0] countOnes_78_fu_3114_p3;
reg   [6:0] countOnes_78_reg_4660;
wire   [0:0] tmp_9_fu_3131_p2;
reg   [0:0] tmp_9_reg_4666;
wire   [10:0] lineBuffer_val_0_address0;
reg    lineBuffer_val_0_ce0;
wire   [10:0] lineBuffer_val_0_address1;
reg    lineBuffer_val_0_ce1;
reg    lineBuffer_val_0_we1;
wire   [7:0] lineBuffer_val_0_d1;
wire   [10:0] lineBuffer_val_1_address0;
reg    lineBuffer_val_1_ce0;
wire   [7:0] lineBuffer_val_1_q0;
wire   [10:0] lineBuffer_val_1_address1;
reg    lineBuffer_val_1_ce1;
reg    lineBuffer_val_1_we1;
wire   [7:0] lineBuffer_val_1_d1;
wire   [10:0] lineBuffer_val_2_address0;
reg    lineBuffer_val_2_ce0;
wire   [7:0] lineBuffer_val_2_q0;
wire   [10:0] lineBuffer_val_2_address1;
reg    lineBuffer_val_2_ce1;
reg    lineBuffer_val_2_we1;
wire   [7:0] lineBuffer_val_2_d1;
wire   [10:0] lineBuffer_val_3_address0;
reg    lineBuffer_val_3_ce0;
wire   [7:0] lineBuffer_val_3_q0;
wire   [10:0] lineBuffer_val_3_address1;
reg    lineBuffer_val_3_ce1;
reg    lineBuffer_val_3_we1;
wire   [7:0] lineBuffer_val_3_d1;
wire   [10:0] lineBuffer_val_4_address0;
reg    lineBuffer_val_4_ce0;
wire   [7:0] lineBuffer_val_4_q0;
wire   [10:0] lineBuffer_val_4_address1;
reg    lineBuffer_val_4_ce1;
reg    lineBuffer_val_4_we1;
wire   [7:0] lineBuffer_val_4_d1;
wire   [10:0] lineBuffer_val_5_address0;
reg    lineBuffer_val_5_ce0;
wire   [7:0] lineBuffer_val_5_q0;
wire   [10:0] lineBuffer_val_5_address1;
reg    lineBuffer_val_5_ce1;
reg    lineBuffer_val_5_we1;
wire   [7:0] lineBuffer_val_5_d1;
wire   [10:0] lineBuffer_val_6_address0;
reg    lineBuffer_val_6_ce0;
wire   [7:0] lineBuffer_val_6_q0;
wire   [10:0] lineBuffer_val_6_address1;
reg    lineBuffer_val_6_ce1;
reg    lineBuffer_val_6_we1;
wire   [7:0] lineBuffer_val_6_d1;
wire   [10:0] lineBuffer_val_7_address0;
reg    lineBuffer_val_7_ce0;
wire   [7:0] lineBuffer_val_7_q0;
wire   [10:0] lineBuffer_val_7_address1;
reg    lineBuffer_val_7_ce1;
reg    lineBuffer_val_7_we1;
wire   [7:0] lineBuffer_val_7_d1;
reg   [11:0] t_V_3_reg_594;
reg   [7:0] lineBuff7_fu_88;
reg   [7:0] lineBuff6_fu_92;
reg   [7:0] lineBuff5_fu_96;
reg   [7:0] lineBuff4_fu_100;
reg   [7:0] lineBuff3_fu_104;
reg   [7:0] lineBuff2_fu_108;
reg   [7:0] lineBuff1_fu_112;
reg   [7:0] lineBuff0_fu_116;
reg   [7:0] pixel_in_val_fu_120;
reg   [7:0] window_val_0_0_fu_124;
wire   [7:0] window_val_0_0_2_fu_813_p3;
reg   [7:0] window_val_0_1_fu_128;
reg   [7:0] window_val_0_2_fu_132;
reg   [7:0] window_val_0_3_fu_136;
reg   [7:0] window_val_0_4_fu_140;
reg   [7:0] window_val_0_5_fu_144;
reg   [7:0] window_val_0_6_fu_148;
reg   [7:0] window_val_0_7_fu_152;
reg   [7:0] window_val_1_0_fu_156;
wire   [7:0] window_val_1_0_2_fu_1099_p3;
reg   [7:0] window_val_1_1_fu_160;
reg   [7:0] window_val_1_2_fu_164;
reg   [7:0] window_val_1_3_fu_168;
reg   [7:0] window_val_1_4_fu_172;
reg   [7:0] window_val_1_5_fu_176;
reg   [7:0] window_val_1_6_fu_180;
reg   [7:0] window_val_1_7_fu_184;
reg   [7:0] window_val_2_0_fu_188;
wire   [7:0] window_val_2_0_2_fu_1385_p3;
reg   [7:0] window_val_2_1_fu_192;
reg   [7:0] window_val_2_2_fu_196;
reg   [7:0] window_val_2_3_fu_200;
reg   [7:0] window_val_2_4_fu_204;
reg   [7:0] window_val_2_5_fu_208;
reg   [7:0] window_val_2_6_fu_212;
reg   [7:0] window_val_2_7_fu_216;
reg   [7:0] window_val_3_0_fu_220;
wire   [7:0] window_val_3_0_2_fu_1636_p3;
reg   [7:0] window_val_3_1_fu_224;
reg   [7:0] window_val_3_2_fu_228;
reg   [7:0] window_val_3_3_fu_232;
reg   [7:0] window_val_3_4_fu_236;
reg   [7:0] window_val_3_5_fu_240;
reg   [7:0] window_val_3_6_fu_244;
reg   [7:0] window_val_3_7_fu_248;
reg   [7:0] window_val_4_0_fu_252;
wire   [7:0] window_val_4_0_2_fu_1892_p3;
reg   [7:0] window_val_4_1_fu_256;
reg   [7:0] window_val_4_2_fu_260;
reg   [7:0] window_val_4_3_fu_264;
reg   [7:0] window_val_4_4_fu_268;
reg   [7:0] window_val_4_5_fu_272;
reg   [7:0] window_val_4_6_fu_276;
reg   [7:0] window_val_4_7_fu_280;
reg   [7:0] window_val_5_0_fu_284;
wire   [7:0] window_val_5_0_2_fu_2143_p3;
reg   [7:0] window_val_5_1_fu_288;
reg   [7:0] window_val_5_2_fu_292;
reg   [7:0] window_val_5_3_fu_296;
reg   [7:0] window_val_5_4_fu_300;
reg   [7:0] window_val_5_5_fu_304;
reg   [7:0] window_val_5_6_fu_308;
reg   [7:0] window_val_5_7_fu_312;
reg   [7:0] window_val_6_0_fu_316;
wire   [7:0] window_val_6_0_2_fu_2394_p3;
reg   [7:0] window_val_6_1_fu_320;
reg   [7:0] window_val_6_2_fu_324;
reg   [7:0] window_val_6_3_fu_328;
reg   [7:0] window_val_6_4_fu_332;
reg   [7:0] window_val_6_5_fu_336;
reg   [7:0] window_val_6_6_fu_340;
reg   [7:0] window_val_6_7_fu_344;
reg   [7:0] window_val_7_0_fu_348;
wire   [7:0] window_val_7_0_2_fu_2675_p3;
reg   [7:0] window_val_7_1_fu_352;
reg   [7:0] window_val_7_2_fu_356;
reg   [7:0] window_val_7_3_fu_360;
reg   [7:0] window_val_7_4_fu_364;
reg   [7:0] window_val_7_5_fu_368;
reg   [7:0] window_val_7_6_fu_372;
reg   [7:0] window_val_7_7_fu_376;
reg   [7:0] window_val_8_0_fu_380;
wire   [7:0] window_val_8_0_2_fu_2669_p3;
reg   [7:0] window_val_8_1_fu_384;
reg   [7:0] window_val_8_2_fu_388;
reg   [7:0] window_val_8_3_fu_392;
reg   [7:0] window_val_8_4_fu_396;
reg   [7:0] window_val_8_5_fu_400;
reg   [7:0] window_val_8_6_fu_404;
reg   [7:0] window_val_8_7_fu_408;
wire   [12:0] retval_i4_cast_fu_617_p1;
wire   [12:0] retval_i_cast_fu_627_p1;
wire   [12:0] tmp_cast_fu_649_p1;
wire   [8:0] tr5_fu_669_p4;
wire   [12:0] tmp_30_cast_fu_704_p1;
wire   [11:0] t_V_6_cast_fu_696_p1;
wire   [7:0] tr_fu_729_p4;
wire   [0:0] icmp_fu_739_p2;
wire   [0:0] tmp_8_fu_745_p2;
wire   [0:0] tmp3_fu_755_p2;
wire   [0:0] tmp2_fu_750_p2;
wire   [0:0] notlhs_fu_766_p2;
wire   [1:0] countOnes_cast_fu_982_p1;
wire   [1:0] countOnes_fu_985_p3;
wire   [1:0] tmp_57_0_2_fu_991_p2;
wire   [1:0] countOnes_1_fu_997_p3;
wire   [2:0] countOnes_2_cast_fu_1004_p1;
wire   [2:0] tmp_57_0_3_fu_1008_p2;
wire   [2:0] tmp_57_0_4_fu_1045_p2;
wire   [2:0] countOnes_3_fu_1050_p3;
wire   [2:0] tmp_57_0_5_fu_1056_p2;
wire   [2:0] countOnes_5_fu_1105_p3;
wire   [3:0] countOnes_6_cast_fu_1110_p1;
wire   [3:0] tmp_57_0_7_fu_1114_p2;
wire   [3:0] countOnes_6_fu_1120_p3;
wire   [3:0] tmp_57_0_8_fu_1127_p2;
wire   [3:0] tmp_57_1_fu_1255_p2;
wire   [3:0] countOnes_8_fu_1260_p3;
wire   [3:0] tmp_57_1_1_fu_1266_p2;
wire   [3:0] countOnes_10_fu_1285_p3;
wire   [3:0] tmp_57_1_3_fu_1290_p2;
wire   [3:0] countOnes_11_fu_1296_p3;
wire   [3:0] tmp_57_1_4_fu_1303_p2;
wire   [3:0] tmp_57_1_5_fu_1316_p2;
wire   [3:0] countOnes_13_fu_1321_p3;
wire   [4:0] countOnes_14_cast_fu_1327_p1;
wire   [4:0] tmp_57_1_6_fu_1331_p2;
wire   [4:0] tmp_57_1_7_fu_1344_p2;
wire   [4:0] countOnes_16_fu_1391_p3;
wire   [0:0] tmp_56_2_fu_1396_p2;
wire   [4:0] tmp_57_2_fu_1402_p2;
wire   [4:0] tmp_57_2_1_fu_1525_p2;
wire   [4:0] countOnes_19_fu_1542_p3;
wire   [4:0] tmp_57_2_3_fu_1547_p2;
wire   [4:0] tmp_57_2_4_fu_1560_p2;
wire   [4:0] countOnes_22_fu_1577_p3;
wire   [4:0] tmp_57_2_6_fu_1582_p2;
wire   [4:0] tmp_57_2_7_fu_1595_p2;
wire   [4:0] countOnes_25_fu_1642_p3;
wire   [0:0] tmp_56_3_fu_1647_p2;
wire   [4:0] tmp_57_3_fu_1653_p2;
wire   [4:0] tmp_57_3_1_fu_1776_p2;
wire   [4:0] countOnes_28_fu_1793_p3;
wire   [4:0] tmp_57_3_3_fu_1798_p2;
wire   [5:0] countOnes_30_cast_fu_1811_p1;
wire   [5:0] tmp_57_3_4_fu_1814_p2;
wire   [5:0] countOnes_31_fu_1833_p3;
wire   [5:0] tmp_57_3_6_fu_1838_p2;
wire   [5:0] tmp_57_3_7_fu_1851_p2;
wire   [5:0] countOnes_34_fu_1898_p3;
wire   [0:0] tmp_56_4_fu_1903_p2;
wire   [5:0] tmp_57_4_fu_1909_p2;
wire   [5:0] tmp_57_4_1_fu_2032_p2;
wire   [5:0] countOnes_37_fu_2049_p3;
wire   [5:0] tmp_57_4_3_fu_2054_p2;
wire   [5:0] tmp_57_4_4_fu_2067_p2;
wire   [5:0] countOnes_40_fu_2084_p3;
wire   [5:0] tmp_57_4_6_fu_2089_p2;
wire   [5:0] tmp_57_4_7_fu_2102_p2;
wire   [5:0] countOnes_43_fu_2149_p3;
wire   [0:0] tmp_56_5_fu_2154_p2;
wire   [5:0] tmp_57_5_fu_2160_p2;
wire   [5:0] tmp_57_5_1_fu_2283_p2;
wire   [5:0] countOnes_46_fu_2300_p3;
wire   [5:0] tmp_57_5_3_fu_2305_p2;
wire   [5:0] tmp_57_5_4_fu_2318_p2;
wire   [5:0] countOnes_49_fu_2335_p3;
wire   [5:0] tmp_57_5_6_fu_2340_p2;
wire   [5:0] tmp_57_5_7_fu_2353_p2;
wire   [5:0] countOnes_52_fu_2400_p3;
wire   [0:0] tmp_56_6_fu_2405_p2;
wire   [5:0] tmp_57_6_fu_2411_p2;
wire   [5:0] tmp_57_6_1_fu_2534_p2;
wire   [5:0] countOnes_55_fu_2551_p3;
wire   [5:0] tmp_57_6_3_fu_2556_p2;
wire   [5:0] tmp_57_6_4_fu_2569_p2;
wire   [5:0] countOnes_58_fu_2586_p3;
wire   [5:0] tmp_57_6_6_fu_2591_p2;
wire   [5:0] tmp_57_6_7_fu_2604_p2;
wire   [5:0] countOnes_61_fu_2681_p3;
wire   [6:0] countOnes_62_cast_fu_2686_p1;
wire   [0:0] tmp_56_7_fu_2690_p2;
wire   [6:0] tmp_57_7_fu_2696_p2;
wire   [6:0] tmp_57_7_1_fu_2934_p2;
wire   [6:0] countOnes_64_fu_2951_p3;
wire   [6:0] tmp_57_7_3_fu_2956_p2;
wire   [6:0] tmp_57_7_4_fu_2969_p2;
wire   [6:0] countOnes_67_fu_2986_p3;
wire   [6:0] tmp_57_7_6_fu_2991_p2;
wire   [6:0] tmp_57_7_7_fu_3004_p2;
wire   [6:0] countOnes_70_fu_3021_p3;
wire   [6:0] tmp_57_8_fu_3026_p2;
wire   [6:0] tmp_57_8_1_fu_3039_p2;
wire   [6:0] countOnes_73_fu_3056_p3;
wire   [6:0] tmp_57_8_3_fu_3061_p2;
wire   [6:0] tmp_57_8_4_fu_3074_p2;
wire   [6:0] countOnes_76_fu_3091_p3;
wire   [6:0] tmp_57_8_6_fu_3096_p2;
wire   [6:0] tmp_57_8_7_fu_3109_p2;
wire   [6:0] tmp_57_8_8_fu_3120_p2;
wire   [6:0] countOnes_79_fu_3125_p3;
wire   [0:0] not_or_cond7_fu_3137_p2;
wire   [0:0] pixel_out_val_fu_3142_p2;
reg   [1:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv7_29 = 7'b101001;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;


median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_0_address0 ),
    .ce0( lineBuffer_val_0_ce0 ),
    .q0( lineBuffer_val_0_q0 ),
    .address1( lineBuffer_val_0_address1 ),
    .ce1( lineBuffer_val_0_ce1 ),
    .we1( lineBuffer_val_0_we1 ),
    .d1( lineBuffer_val_0_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_1_address0 ),
    .ce0( lineBuffer_val_1_ce0 ),
    .q0( lineBuffer_val_1_q0 ),
    .address1( lineBuffer_val_1_address1 ),
    .ce1( lineBuffer_val_1_ce1 ),
    .we1( lineBuffer_val_1_we1 ),
    .d1( lineBuffer_val_1_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_2_address0 ),
    .ce0( lineBuffer_val_2_ce0 ),
    .q0( lineBuffer_val_2_q0 ),
    .address1( lineBuffer_val_2_address1 ),
    .ce1( lineBuffer_val_2_ce1 ),
    .we1( lineBuffer_val_2_we1 ),
    .d1( lineBuffer_val_2_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_3_address0 ),
    .ce0( lineBuffer_val_3_ce0 ),
    .q0( lineBuffer_val_3_q0 ),
    .address1( lineBuffer_val_3_address1 ),
    .ce1( lineBuffer_val_3_ce1 ),
    .we1( lineBuffer_val_3_we1 ),
    .d1( lineBuffer_val_3_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_4_address0 ),
    .ce0( lineBuffer_val_4_ce0 ),
    .q0( lineBuffer_val_4_q0 ),
    .address1( lineBuffer_val_4_address1 ),
    .ce1( lineBuffer_val_4_ce1 ),
    .we1( lineBuffer_val_4_we1 ),
    .d1( lineBuffer_val_4_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_5_address0 ),
    .ce0( lineBuffer_val_5_ce0 ),
    .q0( lineBuffer_val_5_q0 ),
    .address1( lineBuffer_val_5_address1 ),
    .ce1( lineBuffer_val_5_ce1 ),
    .we1( lineBuffer_val_5_we1 ),
    .d1( lineBuffer_val_5_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_6_address0 ),
    .ce0( lineBuffer_val_6_ce0 ),
    .q0( lineBuffer_val_6_q0 ),
    .address1( lineBuffer_val_6_address1 ),
    .ce1( lineBuffer_val_6_ce1 ),
    .we1( lineBuffer_val_6_we1 ),
    .d1( lineBuffer_val_6_d1 )
);

median_filter_lineBuffer_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
lineBuffer_val_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lineBuffer_val_7_address0 ),
    .ce0( lineBuffer_val_7_ce0 ),
    .q0( lineBuffer_val_7_q0 ),
    .address1( lineBuffer_val_7_address1 ),
    .ce1( lineBuffer_val_7_ce1 ),
    .we1( lineBuffer_val_7_we1 ),
    .d1( lineBuffer_val_7_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_3_fu_708_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_3_fu_708_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_3_fu_708_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_3_fu_708_p2))) begin
        t_V_3_reg_594 <= i_V_reg_3735;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_39)) begin
        t_V_3_reg_594 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_3_fu_708_p2))) begin
        t_V_reg_605 <= j_V_fu_713_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
        t_V_reg_605 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it10;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it11;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it12;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it13;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it14;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it15;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it16;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it17;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it18;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it19;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it20;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it21;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it22;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it23;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it24;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it25;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it26;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it27;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it28;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it29;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it30;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it31;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it32;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it33;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it34;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it35;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it36;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it37;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it38;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5 <= lineBuff0_load_reg_3952;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it5;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it6;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it7;
        ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it9 <= ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it8;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it10;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it11;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it12;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it13;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it14;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it15;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it16;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it17;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it18;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it19;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it20;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it21;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it22;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it23;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it24;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it25;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it26;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it27;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it28;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it29;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it30;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it31;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it32;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it33;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it34;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it35;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it36;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it37;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it38;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5 <= lineBuff1_load_reg_3947;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it5;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it6;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it7;
        ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it9 <= ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it8;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it10;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it11;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it12;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it13;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it14;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it15;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it16;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it17;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it18;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it19;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it20;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it21;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it22;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it23;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it24;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it25;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it26;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it27;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it28;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it29;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it30;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it31;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it32;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5 <= lineBuff2_load_reg_3942;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it5;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it6;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it7;
        ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it9 <= ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it8;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it10;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it11;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it12;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it13;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it14;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it15;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it16;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it17;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it18;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it19;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it20;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it21;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it22;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it23;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it24;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it25;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it26;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5 <= lineBuff3_load_reg_3937;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it5;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it6;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it7;
        ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it9 <= ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it8;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it10;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it11;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it12;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it13;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it14;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it15;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it16;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it17;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it18;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it19;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it20;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5 <= lineBuff4_load_reg_3932;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it5;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it6;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it7;
        ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it9 <= ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it8;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it10;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it11;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it12;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it13;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it14;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5 <= lineBuff5_load_reg_3927;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it5;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it6;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it7;
        ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it9 <= ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it8;
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5 <= lineBuff6_load_reg_3922;
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it5;
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it6;
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it7;
        ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9 <= ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it8;
        ap_reg_ppstg_not4_reg_3782_pp0_it1 <= not4_reg_3782;
        ap_reg_ppstg_not4_reg_3782_pp0_it10 <= ap_reg_ppstg_not4_reg_3782_pp0_it9;
        ap_reg_ppstg_not4_reg_3782_pp0_it11 <= ap_reg_ppstg_not4_reg_3782_pp0_it10;
        ap_reg_ppstg_not4_reg_3782_pp0_it12 <= ap_reg_ppstg_not4_reg_3782_pp0_it11;
        ap_reg_ppstg_not4_reg_3782_pp0_it13 <= ap_reg_ppstg_not4_reg_3782_pp0_it12;
        ap_reg_ppstg_not4_reg_3782_pp0_it14 <= ap_reg_ppstg_not4_reg_3782_pp0_it13;
        ap_reg_ppstg_not4_reg_3782_pp0_it15 <= ap_reg_ppstg_not4_reg_3782_pp0_it14;
        ap_reg_ppstg_not4_reg_3782_pp0_it16 <= ap_reg_ppstg_not4_reg_3782_pp0_it15;
        ap_reg_ppstg_not4_reg_3782_pp0_it17 <= ap_reg_ppstg_not4_reg_3782_pp0_it16;
        ap_reg_ppstg_not4_reg_3782_pp0_it18 <= ap_reg_ppstg_not4_reg_3782_pp0_it17;
        ap_reg_ppstg_not4_reg_3782_pp0_it19 <= ap_reg_ppstg_not4_reg_3782_pp0_it18;
        ap_reg_ppstg_not4_reg_3782_pp0_it2 <= ap_reg_ppstg_not4_reg_3782_pp0_it1;
        ap_reg_ppstg_not4_reg_3782_pp0_it20 <= ap_reg_ppstg_not4_reg_3782_pp0_it19;
        ap_reg_ppstg_not4_reg_3782_pp0_it21 <= ap_reg_ppstg_not4_reg_3782_pp0_it20;
        ap_reg_ppstg_not4_reg_3782_pp0_it22 <= ap_reg_ppstg_not4_reg_3782_pp0_it21;
        ap_reg_ppstg_not4_reg_3782_pp0_it23 <= ap_reg_ppstg_not4_reg_3782_pp0_it22;
        ap_reg_ppstg_not4_reg_3782_pp0_it24 <= ap_reg_ppstg_not4_reg_3782_pp0_it23;
        ap_reg_ppstg_not4_reg_3782_pp0_it25 <= ap_reg_ppstg_not4_reg_3782_pp0_it24;
        ap_reg_ppstg_not4_reg_3782_pp0_it26 <= ap_reg_ppstg_not4_reg_3782_pp0_it25;
        ap_reg_ppstg_not4_reg_3782_pp0_it27 <= ap_reg_ppstg_not4_reg_3782_pp0_it26;
        ap_reg_ppstg_not4_reg_3782_pp0_it28 <= ap_reg_ppstg_not4_reg_3782_pp0_it27;
        ap_reg_ppstg_not4_reg_3782_pp0_it29 <= ap_reg_ppstg_not4_reg_3782_pp0_it28;
        ap_reg_ppstg_not4_reg_3782_pp0_it3 <= ap_reg_ppstg_not4_reg_3782_pp0_it2;
        ap_reg_ppstg_not4_reg_3782_pp0_it30 <= ap_reg_ppstg_not4_reg_3782_pp0_it29;
        ap_reg_ppstg_not4_reg_3782_pp0_it31 <= ap_reg_ppstg_not4_reg_3782_pp0_it30;
        ap_reg_ppstg_not4_reg_3782_pp0_it32 <= ap_reg_ppstg_not4_reg_3782_pp0_it31;
        ap_reg_ppstg_not4_reg_3782_pp0_it33 <= ap_reg_ppstg_not4_reg_3782_pp0_it32;
        ap_reg_ppstg_not4_reg_3782_pp0_it34 <= ap_reg_ppstg_not4_reg_3782_pp0_it33;
        ap_reg_ppstg_not4_reg_3782_pp0_it35 <= ap_reg_ppstg_not4_reg_3782_pp0_it34;
        ap_reg_ppstg_not4_reg_3782_pp0_it36 <= ap_reg_ppstg_not4_reg_3782_pp0_it35;
        ap_reg_ppstg_not4_reg_3782_pp0_it37 <= ap_reg_ppstg_not4_reg_3782_pp0_it36;
        ap_reg_ppstg_not4_reg_3782_pp0_it38 <= ap_reg_ppstg_not4_reg_3782_pp0_it37;
        ap_reg_ppstg_not4_reg_3782_pp0_it39 <= ap_reg_ppstg_not4_reg_3782_pp0_it38;
        ap_reg_ppstg_not4_reg_3782_pp0_it4 <= ap_reg_ppstg_not4_reg_3782_pp0_it3;
        ap_reg_ppstg_not4_reg_3782_pp0_it5 <= ap_reg_ppstg_not4_reg_3782_pp0_it4;
        ap_reg_ppstg_not4_reg_3782_pp0_it6 <= ap_reg_ppstg_not4_reg_3782_pp0_it5;
        ap_reg_ppstg_not4_reg_3782_pp0_it7 <= ap_reg_ppstg_not4_reg_3782_pp0_it6;
        ap_reg_ppstg_not4_reg_3782_pp0_it8 <= ap_reg_ppstg_not4_reg_3782_pp0_it7;
        ap_reg_ppstg_not4_reg_3782_pp0_it9 <= ap_reg_ppstg_not4_reg_3782_pp0_it8;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1 <= not_or_cond_reg_3804;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it10;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it11;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it12;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it13;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it14;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it15;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it16;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it17;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it18;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it1;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it19;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it20;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it21;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it22;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it23;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it24;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it25;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it26;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it27;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it28;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it2;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it29;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it30;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it31;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it32;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it33;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it34;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it35;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it36;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it37;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it38;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it3;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it39;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it40;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it41;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it42;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it43;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it44;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it45;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it46;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it47;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it48;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it4;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it49;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it50;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it51;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it5;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it6;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it7;
        ap_reg_ppstg_not_or_cond_reg_3804_pp0_it9 <= ap_reg_ppstg_not_or_cond_reg_3804_pp0_it8;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it1 <= or_cond7_reg_3799;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it10 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it9;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it11 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it10;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it12 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it11;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it13 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it12;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it14 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it13;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it15 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it14;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it16 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it15;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it17 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it16;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it18 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it17;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it19 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it18;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it1;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it20 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it19;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it21 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it20;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it22 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it21;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it23 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it22;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it24 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it23;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it25 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it24;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it26 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it25;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it27 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it26;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it28 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it27;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it29 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it28;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it2;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it30 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it29;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it31 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it30;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it32 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it31;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it33 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it32;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it34 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it33;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it35 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it34;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it36 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it35;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it37 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it36;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it38 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it37;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it39 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it38;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it3;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it40 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it39;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it41 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it40;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it42 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it41;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it43 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it42;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it44 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it43;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it45 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it44;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it46 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it45;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it47 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it46;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it48 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it47;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it49 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it48;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it5 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it4;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it50 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it49;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it51 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it50;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it52 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it51;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it6 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it5;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it7 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it6;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it8 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it7;
        ap_reg_ppstg_or_cond7_reg_3799_pp0_it9 <= ap_reg_ppstg_or_cond7_reg_3799_pp0_it8;
        ap_reg_ppstg_or_cond_reg_3795_pp0_it1 <= or_cond_reg_3795;
        ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[0] <= tmp_2_reg_3760[0];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[1] <= tmp_2_reg_3760[1];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[2] <= tmp_2_reg_3760[2];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[3] <= tmp_2_reg_3760[3];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[4] <= tmp_2_reg_3760[4];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[5] <= tmp_2_reg_3760[5];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[6] <= tmp_2_reg_3760[6];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[7] <= tmp_2_reg_3760[7];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[8] <= tmp_2_reg_3760[8];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[9] <= tmp_2_reg_3760[9];
ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[10] <= tmp_2_reg_3760[10];
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 <= tmp_3_reg_3773;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it10 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it9;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it11 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it10;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it12 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it11;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it13 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it12;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it14 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it13;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it15 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it14;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it16 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it15;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it17 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it16;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it18 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it17;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it19 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it18;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it1;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it20 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it19;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it21 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it20;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it22 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it21;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it23 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it22;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it24 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it23;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it25 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it24;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it26 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it25;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it27 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it26;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it28 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it27;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it29 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it28;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it3 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it2;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it30 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it29;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it31 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it30;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it32 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it31;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it33 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it32;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it34 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it33;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it35 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it34;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it36 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it35;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it37 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it36;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it38 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it37;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it39 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it38;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it4 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it3;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it40 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it39;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it41 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it40;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it42 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it41;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it43 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it42;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it44 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it43;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it45 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it44;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it46 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it45;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it47 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it46;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it48 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it47;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it49 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it48;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it5 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it4;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it50 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it49;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it51 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it50;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it52 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it51;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it6 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it5;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it7 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it6;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it8 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it7;
        ap_reg_ppstg_tmp_3_reg_3773_pp0_it9 <= ap_reg_ppstg_tmp_3_reg_3773_pp0_it8;
        ap_reg_ppstg_tmp_56_0_4_reg_3886_pp0_it3 <= tmp_56_0_4_reg_3886;
        ap_reg_ppstg_tmp_56_0_5_reg_3891_pp0_it3 <= tmp_56_0_5_reg_3891;
        ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it3 <= tmp_56_0_6_reg_3896;
        ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it4 <= ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it3;
        ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it3 <= tmp_56_0_7_reg_3901;
        ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it4 <= ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it3;
        ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it3 <= tmp_56_0_8_reg_3906;
        ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it4 <= ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it3;
        ap_reg_ppstg_tmp_56_1_2_reg_3983_pp0_it6 <= tmp_56_1_2_reg_3983;
        ap_reg_ppstg_tmp_56_1_3_reg_3988_pp0_it6 <= tmp_56_1_3_reg_3988;
        ap_reg_ppstg_tmp_56_1_4_reg_3993_pp0_it6 <= tmp_56_1_4_reg_3993;
        ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it6 <= tmp_56_1_5_reg_3998;
        ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it7 <= ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it6;
        ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it6 <= tmp_56_1_6_reg_4003;
        ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it7 <= ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it6;
        ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it6 <= tmp_56_1_7_reg_4008;
        ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it7 <= ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it6;
        ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it8 <= ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it7;
        ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it6 <= tmp_56_1_8_reg_4013;
        ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it7 <= ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it6;
        ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it8 <= ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it7;
        ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it9 <= ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it8;
        ap_reg_ppstg_tmp_56_2_2_reg_4061_pp0_it11 <= tmp_56_2_2_reg_4061;
        ap_reg_ppstg_tmp_56_2_3_reg_4066_pp0_it11 <= tmp_56_2_3_reg_4066;
        ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it11 <= tmp_56_2_4_reg_4071;
        ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it12 <= ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it11;
        ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it11 <= tmp_56_2_5_reg_4076;
        ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it12 <= ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it11;
        ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it13 <= ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it12;
        ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it11 <= tmp_56_2_6_reg_4081;
        ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it12 <= ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it11;
        ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it13 <= ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it12;
        ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it11 <= tmp_56_2_7_reg_4086;
        ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it12 <= ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it11;
        ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it13 <= ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it12;
        ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it14 <= ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it13;
        ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it11 <= tmp_56_2_8_reg_4091;
        ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it12 <= ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it11;
        ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it13 <= ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it12;
        ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it14 <= ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it13;
        ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it15 <= ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it14;
        ap_reg_ppstg_tmp_56_3_2_reg_4149_pp0_it17 <= tmp_56_3_2_reg_4149;
        ap_reg_ppstg_tmp_56_3_3_reg_4154_pp0_it17 <= tmp_56_3_3_reg_4154;
        ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it17 <= tmp_56_3_4_reg_4159;
        ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it18 <= ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it17;
        ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it17 <= tmp_56_3_5_reg_4164;
        ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it18 <= ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it17;
        ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it19 <= ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it18;
        ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it17 <= tmp_56_3_6_reg_4169;
        ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it18 <= ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it17;
        ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it19 <= ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it18;
        ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it17 <= tmp_56_3_7_reg_4174;
        ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it18 <= ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it17;
        ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it19 <= ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it18;
        ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it20 <= ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it19;
        ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it17 <= tmp_56_3_8_reg_4179;
        ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it18 <= ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it17;
        ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it19 <= ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it18;
        ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it20 <= ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it19;
        ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it21 <= ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it20;
        ap_reg_ppstg_tmp_56_4_2_reg_4236_pp0_it23 <= tmp_56_4_2_reg_4236;
        ap_reg_ppstg_tmp_56_4_3_reg_4241_pp0_it23 <= tmp_56_4_3_reg_4241;
        ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it23 <= tmp_56_4_4_reg_4246;
        ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it24 <= ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it23;
        ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it23 <= tmp_56_4_5_reg_4251;
        ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it24 <= ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it23;
        ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it25 <= ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it24;
        ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it23 <= tmp_56_4_6_reg_4256;
        ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it24 <= ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it23;
        ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it25 <= ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it24;
        ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it23 <= tmp_56_4_7_reg_4261;
        ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it24 <= ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it23;
        ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it25 <= ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it24;
        ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it26 <= ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it25;
        ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it23 <= tmp_56_4_8_reg_4266;
        ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it24 <= ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it23;
        ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it25 <= ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it24;
        ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it26 <= ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it25;
        ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it27 <= ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it26;
        ap_reg_ppstg_tmp_56_5_2_reg_4324_pp0_it29 <= tmp_56_5_2_reg_4324;
        ap_reg_ppstg_tmp_56_5_3_reg_4329_pp0_it29 <= tmp_56_5_3_reg_4329;
        ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it29 <= tmp_56_5_4_reg_4334;
        ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it30 <= ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it29;
        ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it29 <= tmp_56_5_5_reg_4339;
        ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it30 <= ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it29;
        ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it31 <= ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it30;
        ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it29 <= tmp_56_5_6_reg_4344;
        ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it30 <= ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it29;
        ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it31 <= ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it30;
        ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it29 <= tmp_56_5_7_reg_4349;
        ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it30 <= ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it29;
        ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it31 <= ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it30;
        ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it32 <= ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it31;
        ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it29 <= tmp_56_5_8_reg_4354;
        ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it30 <= ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it29;
        ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it31 <= ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it30;
        ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it32 <= ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it31;
        ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it33 <= ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it32;
        ap_reg_ppstg_tmp_56_6_2_reg_4412_pp0_it35 <= tmp_56_6_2_reg_4412;
        ap_reg_ppstg_tmp_56_6_3_reg_4417_pp0_it35 <= tmp_56_6_3_reg_4417;
        ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it35 <= tmp_56_6_4_reg_4422;
        ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it36 <= ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it35;
        ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it35 <= tmp_56_6_5_reg_4427;
        ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it36 <= ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it35;
        ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it37 <= ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it36;
        ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it35 <= tmp_56_6_6_reg_4432;
        ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it36 <= ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it35;
        ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it37 <= ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it36;
        ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it35 <= tmp_56_6_7_reg_4437;
        ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it36 <= ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it35;
        ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it37 <= ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it36;
        ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it38 <= ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it37;
        ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it35 <= tmp_56_6_8_reg_4442;
        ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it36 <= ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it35;
        ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it37 <= ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it36;
        ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it38 <= ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it37;
        ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it39 <= ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it38;
        ap_reg_ppstg_tmp_56_7_2_reg_4500_pp0_it41 <= tmp_56_7_2_reg_4500;
        ap_reg_ppstg_tmp_56_7_3_reg_4505_pp0_it41 <= tmp_56_7_3_reg_4505;
        ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it41 <= tmp_56_7_4_reg_4510;
        ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it42 <= ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it41;
        ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it41 <= tmp_56_7_5_reg_4515;
        ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it42 <= ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it41;
        ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it43 <= ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it42;
        ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it41 <= tmp_56_7_6_reg_4520;
        ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it42 <= ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it41;
        ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it43 <= ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it42;
        ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it41 <= tmp_56_7_7_reg_4525;
        ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it42 <= ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it41;
        ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it43 <= ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it42;
        ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it44 <= ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it43;
        ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it41 <= tmp_56_7_8_reg_4530;
        ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it42 <= ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it41;
        ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it43 <= ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it42;
        ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it44 <= ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it43;
        ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it45 <= ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it44;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it41 <= tmp_56_8_1_reg_4540;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it42 <= ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it41;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it43 <= ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it42;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it44 <= ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it43;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it45 <= ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it44;
        ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it46 <= ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it45;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it41 <= tmp_56_8_2_reg_4545;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it42 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it41;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it43 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it42;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it44 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it43;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it45 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it44;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it46 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it45;
        ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it47 <= ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it46;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it41 <= tmp_56_8_3_reg_4550;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it42 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it41;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it43 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it42;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it44 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it43;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it45 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it44;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it46 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it45;
        ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it47 <= ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it46;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it41 <= tmp_56_8_4_reg_4555;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it42 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it41;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it43 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it42;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it44 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it43;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it45 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it44;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it46 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it45;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it47 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it46;
        ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it48 <= ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it47;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it41 <= tmp_56_8_5_reg_4560;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it42 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it41;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it43 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it42;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it44 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it43;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it45 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it44;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it46 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it45;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it47 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it46;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it48 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it47;
        ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it49 <= ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it48;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it41 <= tmp_56_8_6_reg_4565;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it42 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it41;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it43 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it42;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it44 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it43;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it45 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it44;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it46 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it45;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it47 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it46;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it48 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it47;
        ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it49 <= ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it48;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it41 <= tmp_56_8_7_reg_4570;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it42 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it41;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it43 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it42;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it44 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it43;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it45 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it44;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it46 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it45;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it47 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it46;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it48 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it47;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it49 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it48;
        ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it50 <= ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it49;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it41 <= tmp_56_8_8_reg_4575;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it42 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it41;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it43 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it42;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it44 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it43;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it45 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it44;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it46 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it45;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it47 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it46;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it48 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it47;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it49 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it48;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it50 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it49;
        ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it51 <= ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it50;
        ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it41 <= tmp_56_8_reg_4535;
        ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it42 <= ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it41;
        ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it43 <= ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it42;
        ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it44 <= ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it43;
        ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it45 <= ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it44;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it6))) begin
        countOnes_12_reg_4028 <= countOnes_12_fu_1309_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it7))) begin
        countOnes_14_reg_4034 <= countOnes_14_fu_1337_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it8))) begin
        countOnes_15_reg_4040 <= countOnes_15_fu_1349_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it9))) begin
        countOnes_17_reg_4050 <= countOnes_17_fu_1408_p3;
        tmp_56_2_1_reg_4056 <= tmp_56_2_1_fu_1416_p2;
        tmp_56_2_2_reg_4061 <= tmp_56_2_2_fu_1422_p2;
        tmp_56_2_3_reg_4066 <= tmp_56_2_3_fu_1428_p2;
        tmp_56_2_4_reg_4071 <= tmp_56_2_4_fu_1434_p2;
        tmp_56_2_5_reg_4076 <= tmp_56_2_5_fu_1440_p2;
        tmp_56_2_6_reg_4081 <= tmp_56_2_6_fu_1446_p2;
        tmp_56_2_7_reg_4086 <= tmp_56_2_7_fu_1452_p2;
        tmp_56_2_8_reg_4091 <= tmp_56_2_8_fu_1458_p2;
        window_val_2_0_fu_188 <= window_val_2_0_2_fu_1385_p3;
        window_val_2_1_fu_192 <= window_val_2_0_fu_188;
        window_val_2_2_fu_196 <= window_val_2_1_fu_192;
        window_val_2_3_fu_200 <= window_val_2_2_fu_196;
        window_val_2_4_fu_204 <= window_val_2_3_fu_200;
        window_val_2_5_fu_208 <= window_val_2_4_fu_204;
        window_val_2_6_fu_212 <= window_val_2_5_fu_208;
        window_val_2_7_fu_216 <= window_val_2_6_fu_212;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it10))) begin
        countOnes_18_reg_4096 <= countOnes_18_fu_1530_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it11))) begin
        countOnes_20_reg_4106 <= countOnes_20_fu_1553_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it12))) begin
        countOnes_21_reg_4112 <= countOnes_21_fu_1565_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it13))) begin
        countOnes_23_reg_4122 <= countOnes_23_fu_1588_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it14))) begin
        countOnes_24_reg_4128 <= countOnes_24_fu_1600_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it15))) begin
        countOnes_26_reg_4138 <= countOnes_26_fu_1659_p3;
        tmp_56_3_1_reg_4144 <= tmp_56_3_1_fu_1667_p2;
        tmp_56_3_2_reg_4149 <= tmp_56_3_2_fu_1673_p2;
        tmp_56_3_3_reg_4154 <= tmp_56_3_3_fu_1679_p2;
        tmp_56_3_4_reg_4159 <= tmp_56_3_4_fu_1685_p2;
        tmp_56_3_5_reg_4164 <= tmp_56_3_5_fu_1691_p2;
        tmp_56_3_6_reg_4169 <= tmp_56_3_6_fu_1697_p2;
        tmp_56_3_7_reg_4174 <= tmp_56_3_7_fu_1703_p2;
        tmp_56_3_8_reg_4179 <= tmp_56_3_8_fu_1709_p2;
        window_val_3_0_fu_220 <= window_val_3_0_2_fu_1636_p3;
        window_val_3_1_fu_224 <= window_val_3_0_fu_220;
        window_val_3_2_fu_228 <= window_val_3_1_fu_224;
        window_val_3_3_fu_232 <= window_val_3_2_fu_228;
        window_val_3_4_fu_236 <= window_val_3_3_fu_232;
        window_val_3_5_fu_240 <= window_val_3_4_fu_236;
        window_val_3_6_fu_244 <= window_val_3_5_fu_240;
        window_val_3_7_fu_248 <= window_val_3_6_fu_244;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it16))) begin
        countOnes_27_reg_4184 <= countOnes_27_fu_1781_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it17))) begin
        countOnes_29_reg_4194 <= countOnes_29_fu_1804_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2))) begin
        countOnes_2_reg_3911 <= countOnes_2_fu_1014_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it18))) begin
        countOnes_30_reg_4199 <= countOnes_30_fu_1820_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it20) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it19))) begin
        countOnes_32_reg_4209 <= countOnes_32_fu_1844_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it20))) begin
        countOnes_33_reg_4215 <= countOnes_33_fu_1856_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it21))) begin
        countOnes_35_reg_4225 <= countOnes_35_fu_1915_p3;
        tmp_56_4_1_reg_4231 <= tmp_56_4_1_fu_1923_p2;
        tmp_56_4_2_reg_4236 <= tmp_56_4_2_fu_1929_p2;
        tmp_56_4_3_reg_4241 <= tmp_56_4_3_fu_1935_p2;
        tmp_56_4_4_reg_4246 <= tmp_56_4_4_fu_1941_p2;
        tmp_56_4_5_reg_4251 <= tmp_56_4_5_fu_1947_p2;
        tmp_56_4_6_reg_4256 <= tmp_56_4_6_fu_1953_p2;
        tmp_56_4_7_reg_4261 <= tmp_56_4_7_fu_1959_p2;
        tmp_56_4_8_reg_4266 <= tmp_56_4_8_fu_1965_p2;
        window_val_4_0_fu_252 <= window_val_4_0_2_fu_1892_p3;
        window_val_4_1_fu_256 <= window_val_4_0_fu_252;
        window_val_4_2_fu_260 <= window_val_4_1_fu_256;
        window_val_4_3_fu_264 <= window_val_4_2_fu_260;
        window_val_4_4_fu_268 <= window_val_4_3_fu_264;
        window_val_4_5_fu_272 <= window_val_4_4_fu_268;
        window_val_4_6_fu_276 <= window_val_4_5_fu_272;
        window_val_4_7_fu_280 <= window_val_4_6_fu_276;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it22))) begin
        countOnes_36_reg_4271 <= countOnes_36_fu_2037_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it23))) begin
        countOnes_38_reg_4281 <= countOnes_38_fu_2060_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it24))) begin
        countOnes_39_reg_4287 <= countOnes_39_fu_2072_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it25))) begin
        countOnes_41_reg_4297 <= countOnes_41_fu_2095_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it26))) begin
        countOnes_42_reg_4303 <= countOnes_42_fu_2107_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it27))) begin
        countOnes_44_reg_4313 <= countOnes_44_fu_2166_p3;
        tmp_56_5_1_reg_4319 <= tmp_56_5_1_fu_2174_p2;
        tmp_56_5_2_reg_4324 <= tmp_56_5_2_fu_2180_p2;
        tmp_56_5_3_reg_4329 <= tmp_56_5_3_fu_2186_p2;
        tmp_56_5_4_reg_4334 <= tmp_56_5_4_fu_2192_p2;
        tmp_56_5_5_reg_4339 <= tmp_56_5_5_fu_2198_p2;
        tmp_56_5_6_reg_4344 <= tmp_56_5_6_fu_2204_p2;
        tmp_56_5_7_reg_4349 <= tmp_56_5_7_fu_2210_p2;
        tmp_56_5_8_reg_4354 <= tmp_56_5_8_fu_2216_p2;
        window_val_5_0_fu_284 <= window_val_5_0_2_fu_2143_p3;
        window_val_5_1_fu_288 <= window_val_5_0_fu_284;
        window_val_5_2_fu_292 <= window_val_5_1_fu_288;
        window_val_5_3_fu_296 <= window_val_5_2_fu_292;
        window_val_5_4_fu_300 <= window_val_5_3_fu_296;
        window_val_5_5_fu_304 <= window_val_5_4_fu_300;
        window_val_5_6_fu_308 <= window_val_5_5_fu_304;
        window_val_5_7_fu_312 <= window_val_5_6_fu_308;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it28))) begin
        countOnes_45_reg_4359 <= countOnes_45_fu_2288_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it29))) begin
        countOnes_47_reg_4369 <= countOnes_47_fu_2311_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it30))) begin
        countOnes_48_reg_4375 <= countOnes_48_fu_2323_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it3))) begin
        countOnes_4_reg_3957 <= countOnes_4_fu_1062_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it31))) begin
        countOnes_50_reg_4385 <= countOnes_50_fu_2346_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it32))) begin
        countOnes_51_reg_4391 <= countOnes_51_fu_2358_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it34) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it33))) begin
        countOnes_53_reg_4401 <= countOnes_53_fu_2417_p3;
        tmp_56_6_1_reg_4407 <= tmp_56_6_1_fu_2425_p2;
        tmp_56_6_2_reg_4412 <= tmp_56_6_2_fu_2431_p2;
        tmp_56_6_3_reg_4417 <= tmp_56_6_3_fu_2437_p2;
        tmp_56_6_4_reg_4422 <= tmp_56_6_4_fu_2443_p2;
        tmp_56_6_5_reg_4427 <= tmp_56_6_5_fu_2449_p2;
        tmp_56_6_6_reg_4432 <= tmp_56_6_6_fu_2455_p2;
        tmp_56_6_7_reg_4437 <= tmp_56_6_7_fu_2461_p2;
        tmp_56_6_8_reg_4442 <= tmp_56_6_8_fu_2467_p2;
        window_val_6_0_fu_316 <= window_val_6_0_2_fu_2394_p3;
        window_val_6_1_fu_320 <= window_val_6_0_fu_316;
        window_val_6_2_fu_324 <= window_val_6_1_fu_320;
        window_val_6_3_fu_328 <= window_val_6_2_fu_324;
        window_val_6_4_fu_332 <= window_val_6_3_fu_328;
        window_val_6_5_fu_336 <= window_val_6_4_fu_332;
        window_val_6_6_fu_340 <= window_val_6_5_fu_336;
        window_val_6_7_fu_344 <= window_val_6_6_fu_340;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it34))) begin
        countOnes_54_reg_4447 <= countOnes_54_fu_2539_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it35))) begin
        countOnes_56_reg_4457 <= countOnes_56_fu_2562_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it36))) begin
        countOnes_57_reg_4463 <= countOnes_57_fu_2574_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it37))) begin
        countOnes_59_reg_4473 <= countOnes_59_fu_2597_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it38))) begin
        countOnes_60_reg_4479 <= countOnes_60_fu_2609_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it39))) begin
        countOnes_62_reg_4489 <= countOnes_62_fu_2702_p3;
        tmp_56_7_1_reg_4495 <= tmp_56_7_1_fu_2710_p2;
        tmp_56_7_2_reg_4500 <= tmp_56_7_2_fu_2716_p2;
        tmp_56_7_3_reg_4505 <= tmp_56_7_3_fu_2722_p2;
        tmp_56_7_4_reg_4510 <= tmp_56_7_4_fu_2728_p2;
        tmp_56_7_5_reg_4515 <= tmp_56_7_5_fu_2734_p2;
        tmp_56_7_6_reg_4520 <= tmp_56_7_6_fu_2740_p2;
        tmp_56_7_7_reg_4525 <= tmp_56_7_7_fu_2746_p2;
        tmp_56_7_8_reg_4530 <= tmp_56_7_8_fu_2752_p2;
        tmp_56_8_1_reg_4540 <= tmp_56_8_1_fu_2764_p2;
        tmp_56_8_2_reg_4545 <= tmp_56_8_2_fu_2770_p2;
        tmp_56_8_3_reg_4550 <= tmp_56_8_3_fu_2776_p2;
        tmp_56_8_4_reg_4555 <= tmp_56_8_4_fu_2782_p2;
        tmp_56_8_5_reg_4560 <= tmp_56_8_5_fu_2788_p2;
        tmp_56_8_6_reg_4565 <= tmp_56_8_6_fu_2794_p2;
        tmp_56_8_7_reg_4570 <= tmp_56_8_7_fu_2800_p2;
        tmp_56_8_8_reg_4575 <= tmp_56_8_8_fu_2806_p2;
        tmp_56_8_reg_4535 <= tmp_56_8_fu_2758_p2;
        window_val_7_0_fu_348 <= window_val_7_0_2_fu_2675_p3;
        window_val_7_1_fu_352 <= window_val_7_0_fu_348;
        window_val_7_2_fu_356 <= window_val_7_1_fu_352;
        window_val_7_3_fu_360 <= window_val_7_2_fu_356;
        window_val_7_4_fu_364 <= window_val_7_3_fu_360;
        window_val_7_5_fu_368 <= window_val_7_4_fu_364;
        window_val_7_6_fu_372 <= window_val_7_5_fu_368;
        window_val_7_7_fu_376 <= window_val_7_6_fu_372;
        window_val_8_0_fu_380 <= window_val_8_0_2_fu_2669_p3;
        window_val_8_1_fu_384 <= window_val_8_0_fu_380;
        window_val_8_2_fu_388 <= window_val_8_1_fu_384;
        window_val_8_3_fu_392 <= window_val_8_2_fu_388;
        window_val_8_4_fu_396 <= window_val_8_3_fu_392;
        window_val_8_5_fu_400 <= window_val_8_4_fu_396;
        window_val_8_6_fu_404 <= window_val_8_5_fu_400;
        window_val_8_7_fu_408 <= window_val_8_6_fu_404;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it40))) begin
        countOnes_63_reg_4580 <= countOnes_63_fu_2939_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it41))) begin
        countOnes_65_reg_4590 <= countOnes_65_fu_2962_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it42))) begin
        countOnes_66_reg_4596 <= countOnes_66_fu_2974_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it44) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it43))) begin
        countOnes_68_reg_4606 <= countOnes_68_fu_2997_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it45) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it44))) begin
        countOnes_69_reg_4612 <= countOnes_69_fu_3009_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it45))) begin
        countOnes_71_reg_4622 <= countOnes_71_fu_3032_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it46))) begin
        countOnes_72_reg_4628 <= countOnes_72_fu_3044_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it47))) begin
        countOnes_74_reg_4638 <= countOnes_74_fu_3067_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it48))) begin
        countOnes_75_reg_4644 <= countOnes_75_fu_3079_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it49))) begin
        countOnes_77_reg_4654 <= countOnes_77_fu_3102_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it51) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it50))) begin
        countOnes_78_reg_4660 <= countOnes_78_fu_3114_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it4))) begin
        countOnes_7_reg_3967 <= countOnes_7_fu_1133_p3;
        tmp_56_1_1_reg_3978 <= tmp_56_1_1_fu_1146_p2;
        tmp_56_1_2_reg_3983 <= tmp_56_1_2_fu_1152_p2;
        tmp_56_1_3_reg_3988 <= tmp_56_1_3_fu_1158_p2;
        tmp_56_1_4_reg_3993 <= tmp_56_1_4_fu_1164_p2;
        tmp_56_1_5_reg_3998 <= tmp_56_1_5_fu_1170_p2;
        tmp_56_1_6_reg_4003 <= tmp_56_1_6_fu_1176_p2;
        tmp_56_1_7_reg_4008 <= tmp_56_1_7_fu_1182_p2;
        tmp_56_1_8_reg_4013 <= tmp_56_1_8_fu_1188_p2;
        tmp_56_1_reg_3973 <= tmp_56_1_fu_1140_p2;
        window_val_1_0_fu_156 <= window_val_1_0_2_fu_1099_p3;
        window_val_1_1_fu_160 <= window_val_1_0_fu_156;
        window_val_1_2_fu_164 <= window_val_1_1_fu_160;
        window_val_1_3_fu_168 <= window_val_1_2_fu_164;
        window_val_1_4_fu_172 <= window_val_1_3_fu_168;
        window_val_1_5_fu_176 <= window_val_1_4_fu_172;
        window_val_1_6_fu_180 <= window_val_1_5_fu_176;
        window_val_1_7_fu_184 <= window_val_1_6_fu_180;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it5))) begin
        countOnes_9_reg_4018 <= countOnes_9_fu_1272_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_3735 <= i_V_fu_658_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
        icmp6_reg_3745 <= icmp6_fu_679_p2;
        not_reg_3740 <= not_fu_664_p2;
        notrhs_reg_3750 <= notrhs_fu_685_p2;
        tmp_1_reg_3755 <= tmp_1_fu_691_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuff0_fu_116 <= return_value_9_reg_3813;
        lineBuff1_fu_112 <= lineBuffer_val_1_q0;
        lineBuff2_fu_108 <= lineBuffer_val_2_q0;
        lineBuff3_fu_104 <= lineBuffer_val_3_q0;
        lineBuff4_fu_100 <= lineBuffer_val_4_q0;
        lineBuff5_fu_96 <= lineBuffer_val_5_q0;
        lineBuff6_fu_92 <= lineBuffer_val_6_q0;
        lineBuff7_fu_88 <= lineBuffer_val_7_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it3))) begin
        lineBuff0_load_reg_3952 <= lineBuff0_fu_116;
        lineBuff1_load_reg_3947 <= lineBuff1_fu_112;
        lineBuff2_load_reg_3942 <= lineBuff2_fu_108;
        lineBuff3_load_reg_3937 <= lineBuff3_fu_104;
        lineBuff4_load_reg_3932 <= lineBuff4_fu_100;
        lineBuff5_load_reg_3927 <= lineBuff5_fu_96;
        lineBuff6_load_reg_3922 <= lineBuff6_fu_92;
        lineBuff7_load_reg_3917 <= lineBuff7_fu_88;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_1_addr_reg_3819 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_2_addr_reg_3825 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_3_addr_reg_3831 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_4_addr_reg_3837 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_5_addr_reg_3843 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_6_addr_reg_3849 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        lineBuffer_val_7_addr_reg_3855 <= ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
        return_value_9_reg_3813 <= lineBuffer_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == tmp_3_fu_708_p2))) begin
        not4_reg_3782 <= not4_fu_719_p2;
        not_or_cond_reg_3804 <= not_or_cond_fu_772_p2;
        or_cond7_reg_3799 <= or_cond7_fu_760_p2;
        or_cond_reg_3795 <= or_cond_fu_724_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1))) begin
        not_tmp_s_reg_3861 <= not_tmp_s_fu_820_p2;
        tmp_56_0_1_reg_3866 <= tmp_56_0_1_fu_826_p2;
        tmp_56_0_2_reg_3876 <= tmp_56_0_2_fu_840_p2;
        tmp_56_0_3_reg_3881 <= tmp_56_0_3_fu_846_p2;
        tmp_56_0_4_reg_3886 <= tmp_56_0_4_fu_852_p2;
        tmp_56_0_5_reg_3891 <= tmp_56_0_5_fu_858_p2;
        tmp_56_0_6_reg_3896 <= tmp_56_0_6_fu_864_p2;
        tmp_56_0_7_reg_3901 <= tmp_56_0_7_fu_870_p2;
        tmp_56_0_8_reg_3906 <= tmp_56_0_8_fu_876_p2;
        tmp_57_0_1_reg_3871 <= tmp_57_0_1_fu_832_p3;
        window_val_0_0_fu_124 <= window_val_0_0_2_fu_813_p3;
        window_val_0_1_fu_128 <= window_val_0_0_fu_124;
        window_val_0_2_fu_132 <= window_val_0_1_fu_128;
        window_val_0_3_fu_136 <= window_val_0_2_fu_132;
        window_val_0_4_fu_140 <= window_val_0_3_fu_136;
        window_val_0_5_fu_144 <= window_val_0_4_fu_140;
        window_val_0_6_fu_148 <= window_val_0_5_fu_144;
        window_val_0_7_fu_152 <= window_val_0_6_fu_148;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_39)) begin
        op2_addr_i_i1_reg_3727 <= op2_addr_i_i1_fu_643_p2;
        op2_addr_i_i_reg_3722 <= op2_addr_i_i_fu_637_p2;
        op2_assign_1_reg_3717 <= op2_assign_1_fu_631_p2;
        op2_assign_reg_3712 <= op2_assign_fu_621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_3773) & ~(ap_const_lv1_0 == or_cond_reg_3795) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        pixel_in_val_fu_120 <= src_data_stream_0_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        tmp_2_reg_3760[0] <= tmp_2_fu_700_p1[0];
tmp_2_reg_3760[1] <= tmp_2_fu_700_p1[1];
tmp_2_reg_3760[2] <= tmp_2_fu_700_p1[2];
tmp_2_reg_3760[3] <= tmp_2_fu_700_p1[3];
tmp_2_reg_3760[4] <= tmp_2_fu_700_p1[4];
tmp_2_reg_3760[5] <= tmp_2_fu_700_p1[5];
tmp_2_reg_3760[6] <= tmp_2_fu_700_p1[6];
tmp_2_reg_3760[7] <= tmp_2_fu_700_p1[7];
tmp_2_reg_3760[8] <= tmp_2_fu_700_p1[8];
tmp_2_reg_3760[9] <= tmp_2_fu_700_p1[9];
tmp_2_reg_3760[10] <= tmp_2_fu_700_p1[10];
        tmp_3_reg_3773 <= tmp_3_fu_708_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it3))) begin
        tmp_57_0_6_reg_3962 <= tmp_57_0_6_fu_1069_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it5) & (ap_const_lv1_0 == tmp_56_1_2_reg_3983))) begin
        tmp_57_1_2_reg_4023 <= tmp_57_1_2_fu_1279_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it8))) begin
        tmp_57_1_8_reg_4045 <= tmp_57_1_8_fu_1355_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it10) & (ap_const_lv1_0 == tmp_56_2_2_reg_4061))) begin
        tmp_57_2_2_reg_4101 <= tmp_57_2_2_fu_1536_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it12))) begin
        tmp_57_2_5_reg_4117 <= tmp_57_2_5_fu_1571_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it14))) begin
        tmp_57_2_8_reg_4133 <= tmp_57_2_8_fu_1606_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it16) & (ap_const_lv1_0 == tmp_56_3_2_reg_4149))) begin
        tmp_57_3_2_reg_4189 <= tmp_57_3_2_fu_1787_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it18) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it18))) begin
        tmp_57_3_5_reg_4204 <= tmp_57_3_5_fu_1827_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it20) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it20))) begin
        tmp_57_3_8_reg_4220 <= tmp_57_3_8_fu_1862_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it23) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it22) & (ap_const_lv1_0 == tmp_56_4_2_reg_4236))) begin
        tmp_57_4_2_reg_4276 <= tmp_57_4_2_fu_2043_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it24) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it24))) begin
        tmp_57_4_5_reg_4292 <= tmp_57_4_5_fu_2078_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it26) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it26))) begin
        tmp_57_4_8_reg_4308 <= tmp_57_4_8_fu_2113_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it28) & (ap_const_lv1_0 == tmp_56_5_2_reg_4324))) begin
        tmp_57_5_2_reg_4364 <= tmp_57_5_2_fu_2294_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it30) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it30))) begin
        tmp_57_5_5_reg_4380 <= tmp_57_5_5_fu_2329_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it32) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it32))) begin
        tmp_57_5_8_reg_4396 <= tmp_57_5_8_fu_2364_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it34) & (ap_const_lv1_0 == tmp_56_6_2_reg_4412))) begin
        tmp_57_6_2_reg_4452 <= tmp_57_6_2_fu_2545_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it36) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it36))) begin
        tmp_57_6_5_reg_4468 <= tmp_57_6_5_fu_2580_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it38) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it38))) begin
        tmp_57_6_8_reg_4484 <= tmp_57_6_8_fu_2615_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it40) & (ap_const_lv1_0 == tmp_56_7_2_reg_4500))) begin
        tmp_57_7_2_reg_4585 <= tmp_57_7_2_fu_2945_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it42) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it42))) begin
        tmp_57_7_5_reg_4601 <= tmp_57_7_5_fu_2980_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it45) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it44) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it44))) begin
        tmp_57_7_8_reg_4617 <= tmp_57_7_8_fu_3015_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it46) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it46))) begin
        tmp_57_8_2_reg_4633 <= tmp_57_8_2_fu_3050_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it48) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it48))) begin
        tmp_57_8_5_reg_4649 <= tmp_57_8_5_fu_3085_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it52) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it51))) begin
        tmp_9_reg_4666 <= tmp_9_fu_3131_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_s_fu_653_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_653_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_653_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_s_fu_653_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it52 or ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it52) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3773 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or not4_reg_3782)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_3773) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == not4_reg_3782))) begin
        lineBuffer_val_0_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_or_cond_reg_3795_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_3795_pp0_it1))) begin
        lineBuffer_val_0_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_or_cond_reg_3795_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_reg_3795_pp0_it1))) begin
        lineBuffer_val_0_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_0_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_1_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_1_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_1_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_1_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_2_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_2_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_2_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_2_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_2_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_3_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_3_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_3_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_3_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_3_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_4_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_4_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_4_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_4_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_4_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_5_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_5_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_5_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_5_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_5_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_6_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_6_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_6_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_6_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_6_we1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it1 or ap_reg_ppstg_not4_reg_3782_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it1))) begin
        lineBuffer_val_7_ce0 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_ce0 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_7_ce1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_ce1 = ap_const_logic_0;
    end
end

/// lineBuffer_val_7_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or ap_reg_ppstg_tmp_3_reg_3773_pp0_it2 or ap_reg_ppstg_not4_reg_3782_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_not4_reg_3782_pp0_it2))) begin
        lineBuffer_val_7_we1 = ap_const_logic_1;
    end else begin
        lineBuffer_val_7_we1 = ap_const_logic_0;
    end
end

/// src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_3773 or or_cond_reg_3795 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_3_reg_3773) & ~(ap_const_lv1_0 == or_cond_reg_3795) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))))) begin
        src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        src_data_stream_0_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_39 or tmp_s_fu_653_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_83 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it52 or ap_sig_bdd_199 or ap_reg_ppiten_pp0_it53 or tmp_3_fu_708_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_39) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_s_fu_653_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it52)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_3_fu_708_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it52)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_83 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it53))) & (ap_const_lv1_0 == tmp_3_fu_708_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_199 assign process. ///
always @ (dst_data_stream_0_V_full_n or ap_reg_ppstg_tmp_3_reg_3773_pp0_it52 or ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52)
begin
    ap_sig_bdd_199 = ((dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_3_reg_3773_pp0_it52) & ~(ap_const_lv1_0 == ap_reg_ppstg_not_or_cond_reg_3804_pp0_it52));
end

/// ap_sig_bdd_39 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_39 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_83 assign process. ///
always @ (src_data_stream_0_V_empty_n or tmp_3_reg_3773 or or_cond_reg_3795)
begin
    ap_sig_bdd_83 = ((src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_3_reg_3773) & ~(ap_const_lv1_0 == or_cond_reg_3795));
end
assign countOnes_10_fu_1285_p3 = ((ap_reg_ppstg_tmp_56_1_2_reg_3983_pp0_it6)? countOnes_9_reg_4018: tmp_57_1_2_reg_4023);
assign countOnes_11_fu_1296_p3 = ((ap_reg_ppstg_tmp_56_1_3_reg_3988_pp0_it6)? countOnes_10_fu_1285_p3: tmp_57_1_3_fu_1290_p2);
assign countOnes_12_fu_1309_p3 = ((ap_reg_ppstg_tmp_56_1_4_reg_3993_pp0_it6)? countOnes_11_fu_1296_p3: tmp_57_1_4_fu_1303_p2);
assign countOnes_13_fu_1321_p3 = ((ap_reg_ppstg_tmp_56_1_5_reg_3998_pp0_it7)? countOnes_12_reg_4028: tmp_57_1_5_fu_1316_p2);
assign countOnes_14_cast_fu_1327_p1 = $unsigned(countOnes_13_fu_1321_p3);
assign countOnes_14_fu_1337_p3 = ((ap_reg_ppstg_tmp_56_1_6_reg_4003_pp0_it7)? countOnes_14_cast_fu_1327_p1: tmp_57_1_6_fu_1331_p2);
assign countOnes_15_fu_1349_p3 = ((ap_reg_ppstg_tmp_56_1_7_reg_4008_pp0_it8)? countOnes_14_reg_4034: tmp_57_1_7_fu_1344_p2);
assign countOnes_16_fu_1391_p3 = ((ap_reg_ppstg_tmp_56_1_8_reg_4013_pp0_it9)? countOnes_15_reg_4040: tmp_57_1_8_reg_4045);
assign countOnes_17_fu_1408_p3 = ((tmp_56_2_fu_1396_p2)? countOnes_16_fu_1391_p3: tmp_57_2_fu_1402_p2);
assign countOnes_18_fu_1530_p3 = ((tmp_56_2_1_reg_4056)? countOnes_17_reg_4050: tmp_57_2_1_fu_1525_p2);
assign countOnes_19_fu_1542_p3 = ((ap_reg_ppstg_tmp_56_2_2_reg_4061_pp0_it11)? countOnes_18_reg_4096: tmp_57_2_2_reg_4101);
assign countOnes_1_fu_997_p3 = ((tmp_56_0_2_reg_3876)? countOnes_fu_985_p3: tmp_57_0_2_fu_991_p2);
assign countOnes_20_fu_1553_p3 = ((ap_reg_ppstg_tmp_56_2_3_reg_4066_pp0_it11)? countOnes_19_fu_1542_p3: tmp_57_2_3_fu_1547_p2);
assign countOnes_21_fu_1565_p3 = ((ap_reg_ppstg_tmp_56_2_4_reg_4071_pp0_it12)? countOnes_20_reg_4106: tmp_57_2_4_fu_1560_p2);
assign countOnes_22_fu_1577_p3 = ((ap_reg_ppstg_tmp_56_2_5_reg_4076_pp0_it13)? countOnes_21_reg_4112: tmp_57_2_5_reg_4117);
assign countOnes_23_fu_1588_p3 = ((ap_reg_ppstg_tmp_56_2_6_reg_4081_pp0_it13)? countOnes_22_fu_1577_p3: tmp_57_2_6_fu_1582_p2);
assign countOnes_24_fu_1600_p3 = ((ap_reg_ppstg_tmp_56_2_7_reg_4086_pp0_it14)? countOnes_23_reg_4122: tmp_57_2_7_fu_1595_p2);
assign countOnes_25_fu_1642_p3 = ((ap_reg_ppstg_tmp_56_2_8_reg_4091_pp0_it15)? countOnes_24_reg_4128: tmp_57_2_8_reg_4133);
assign countOnes_26_fu_1659_p3 = ((tmp_56_3_fu_1647_p2)? countOnes_25_fu_1642_p3: tmp_57_3_fu_1653_p2);
assign countOnes_27_fu_1781_p3 = ((tmp_56_3_1_reg_4144)? countOnes_26_reg_4138: tmp_57_3_1_fu_1776_p2);
assign countOnes_28_fu_1793_p3 = ((ap_reg_ppstg_tmp_56_3_2_reg_4149_pp0_it17)? countOnes_27_reg_4184: tmp_57_3_2_reg_4189);
assign countOnes_29_fu_1804_p3 = ((ap_reg_ppstg_tmp_56_3_3_reg_4154_pp0_it17)? countOnes_28_fu_1793_p3: tmp_57_3_3_fu_1798_p2);
assign countOnes_2_cast_fu_1004_p1 = $unsigned(countOnes_1_fu_997_p3);
assign countOnes_2_fu_1014_p3 = ((tmp_56_0_3_reg_3881)? countOnes_2_cast_fu_1004_p1: tmp_57_0_3_fu_1008_p2);
assign countOnes_30_cast_fu_1811_p1 = $unsigned(countOnes_29_reg_4194);
assign countOnes_30_fu_1820_p3 = ((ap_reg_ppstg_tmp_56_3_4_reg_4159_pp0_it18)? countOnes_30_cast_fu_1811_p1: tmp_57_3_4_fu_1814_p2);
assign countOnes_31_fu_1833_p3 = ((ap_reg_ppstg_tmp_56_3_5_reg_4164_pp0_it19)? countOnes_30_reg_4199: tmp_57_3_5_reg_4204);
assign countOnes_32_fu_1844_p3 = ((ap_reg_ppstg_tmp_56_3_6_reg_4169_pp0_it19)? countOnes_31_fu_1833_p3: tmp_57_3_6_fu_1838_p2);
assign countOnes_33_fu_1856_p3 = ((ap_reg_ppstg_tmp_56_3_7_reg_4174_pp0_it20)? countOnes_32_reg_4209: tmp_57_3_7_fu_1851_p2);
assign countOnes_34_fu_1898_p3 = ((ap_reg_ppstg_tmp_56_3_8_reg_4179_pp0_it21)? countOnes_33_reg_4215: tmp_57_3_8_reg_4220);
assign countOnes_35_fu_1915_p3 = ((tmp_56_4_fu_1903_p2)? countOnes_34_fu_1898_p3: tmp_57_4_fu_1909_p2);
assign countOnes_36_fu_2037_p3 = ((tmp_56_4_1_reg_4231)? countOnes_35_reg_4225: tmp_57_4_1_fu_2032_p2);
assign countOnes_37_fu_2049_p3 = ((ap_reg_ppstg_tmp_56_4_2_reg_4236_pp0_it23)? countOnes_36_reg_4271: tmp_57_4_2_reg_4276);
assign countOnes_38_fu_2060_p3 = ((ap_reg_ppstg_tmp_56_4_3_reg_4241_pp0_it23)? countOnes_37_fu_2049_p3: tmp_57_4_3_fu_2054_p2);
assign countOnes_39_fu_2072_p3 = ((ap_reg_ppstg_tmp_56_4_4_reg_4246_pp0_it24)? countOnes_38_reg_4281: tmp_57_4_4_fu_2067_p2);
assign countOnes_3_fu_1050_p3 = ((ap_reg_ppstg_tmp_56_0_4_reg_3886_pp0_it3)? countOnes_2_reg_3911: tmp_57_0_4_fu_1045_p2);
assign countOnes_40_fu_2084_p3 = ((ap_reg_ppstg_tmp_56_4_5_reg_4251_pp0_it25)? countOnes_39_reg_4287: tmp_57_4_5_reg_4292);
assign countOnes_41_fu_2095_p3 = ((ap_reg_ppstg_tmp_56_4_6_reg_4256_pp0_it25)? countOnes_40_fu_2084_p3: tmp_57_4_6_fu_2089_p2);
assign countOnes_42_fu_2107_p3 = ((ap_reg_ppstg_tmp_56_4_7_reg_4261_pp0_it26)? countOnes_41_reg_4297: tmp_57_4_7_fu_2102_p2);
assign countOnes_43_fu_2149_p3 = ((ap_reg_ppstg_tmp_56_4_8_reg_4266_pp0_it27)? countOnes_42_reg_4303: tmp_57_4_8_reg_4308);
assign countOnes_44_fu_2166_p3 = ((tmp_56_5_fu_2154_p2)? countOnes_43_fu_2149_p3: tmp_57_5_fu_2160_p2);
assign countOnes_45_fu_2288_p3 = ((tmp_56_5_1_reg_4319)? countOnes_44_reg_4313: tmp_57_5_1_fu_2283_p2);
assign countOnes_46_fu_2300_p3 = ((ap_reg_ppstg_tmp_56_5_2_reg_4324_pp0_it29)? countOnes_45_reg_4359: tmp_57_5_2_reg_4364);
assign countOnes_47_fu_2311_p3 = ((ap_reg_ppstg_tmp_56_5_3_reg_4329_pp0_it29)? countOnes_46_fu_2300_p3: tmp_57_5_3_fu_2305_p2);
assign countOnes_48_fu_2323_p3 = ((ap_reg_ppstg_tmp_56_5_4_reg_4334_pp0_it30)? countOnes_47_reg_4369: tmp_57_5_4_fu_2318_p2);
assign countOnes_49_fu_2335_p3 = ((ap_reg_ppstg_tmp_56_5_5_reg_4339_pp0_it31)? countOnes_48_reg_4375: tmp_57_5_5_reg_4380);
assign countOnes_4_fu_1062_p3 = ((ap_reg_ppstg_tmp_56_0_5_reg_3891_pp0_it3)? countOnes_3_fu_1050_p3: tmp_57_0_5_fu_1056_p2);
assign countOnes_50_fu_2346_p3 = ((ap_reg_ppstg_tmp_56_5_6_reg_4344_pp0_it31)? countOnes_49_fu_2335_p3: tmp_57_5_6_fu_2340_p2);
assign countOnes_51_fu_2358_p3 = ((ap_reg_ppstg_tmp_56_5_7_reg_4349_pp0_it32)? countOnes_50_reg_4385: tmp_57_5_7_fu_2353_p2);
assign countOnes_52_fu_2400_p3 = ((ap_reg_ppstg_tmp_56_5_8_reg_4354_pp0_it33)? countOnes_51_reg_4391: tmp_57_5_8_reg_4396);
assign countOnes_53_fu_2417_p3 = ((tmp_56_6_fu_2405_p2)? countOnes_52_fu_2400_p3: tmp_57_6_fu_2411_p2);
assign countOnes_54_fu_2539_p3 = ((tmp_56_6_1_reg_4407)? countOnes_53_reg_4401: tmp_57_6_1_fu_2534_p2);
assign countOnes_55_fu_2551_p3 = ((ap_reg_ppstg_tmp_56_6_2_reg_4412_pp0_it35)? countOnes_54_reg_4447: tmp_57_6_2_reg_4452);
assign countOnes_56_fu_2562_p3 = ((ap_reg_ppstg_tmp_56_6_3_reg_4417_pp0_it35)? countOnes_55_fu_2551_p3: tmp_57_6_3_fu_2556_p2);
assign countOnes_57_fu_2574_p3 = ((ap_reg_ppstg_tmp_56_6_4_reg_4422_pp0_it36)? countOnes_56_reg_4457: tmp_57_6_4_fu_2569_p2);
assign countOnes_58_fu_2586_p3 = ((ap_reg_ppstg_tmp_56_6_5_reg_4427_pp0_it37)? countOnes_57_reg_4463: tmp_57_6_5_reg_4468);
assign countOnes_59_fu_2597_p3 = ((ap_reg_ppstg_tmp_56_6_6_reg_4432_pp0_it37)? countOnes_58_fu_2586_p3: tmp_57_6_6_fu_2591_p2);
assign countOnes_5_fu_1105_p3 = ((ap_reg_ppstg_tmp_56_0_6_reg_3896_pp0_it4)? countOnes_4_reg_3957: tmp_57_0_6_reg_3962);
assign countOnes_60_fu_2609_p3 = ((ap_reg_ppstg_tmp_56_6_7_reg_4437_pp0_it38)? countOnes_59_reg_4473: tmp_57_6_7_fu_2604_p2);
assign countOnes_61_fu_2681_p3 = ((ap_reg_ppstg_tmp_56_6_8_reg_4442_pp0_it39)? countOnes_60_reg_4479: tmp_57_6_8_reg_4484);
assign countOnes_62_cast_fu_2686_p1 = $unsigned(countOnes_61_fu_2681_p3);
assign countOnes_62_fu_2702_p3 = ((tmp_56_7_fu_2690_p2)? countOnes_62_cast_fu_2686_p1: tmp_57_7_fu_2696_p2);
assign countOnes_63_fu_2939_p3 = ((tmp_56_7_1_reg_4495)? countOnes_62_reg_4489: tmp_57_7_1_fu_2934_p2);
assign countOnes_64_fu_2951_p3 = ((ap_reg_ppstg_tmp_56_7_2_reg_4500_pp0_it41)? countOnes_63_reg_4580: tmp_57_7_2_reg_4585);
assign countOnes_65_fu_2962_p3 = ((ap_reg_ppstg_tmp_56_7_3_reg_4505_pp0_it41)? countOnes_64_fu_2951_p3: tmp_57_7_3_fu_2956_p2);
assign countOnes_66_fu_2974_p3 = ((ap_reg_ppstg_tmp_56_7_4_reg_4510_pp0_it42)? countOnes_65_reg_4590: tmp_57_7_4_fu_2969_p2);
assign countOnes_67_fu_2986_p3 = ((ap_reg_ppstg_tmp_56_7_5_reg_4515_pp0_it43)? countOnes_66_reg_4596: tmp_57_7_5_reg_4601);
assign countOnes_68_fu_2997_p3 = ((ap_reg_ppstg_tmp_56_7_6_reg_4520_pp0_it43)? countOnes_67_fu_2986_p3: tmp_57_7_6_fu_2991_p2);
assign countOnes_69_fu_3009_p3 = ((ap_reg_ppstg_tmp_56_7_7_reg_4525_pp0_it44)? countOnes_68_reg_4606: tmp_57_7_7_fu_3004_p2);
assign countOnes_6_cast_fu_1110_p1 = $unsigned(countOnes_5_fu_1105_p3);
assign countOnes_6_fu_1120_p3 = ((ap_reg_ppstg_tmp_56_0_7_reg_3901_pp0_it4)? countOnes_6_cast_fu_1110_p1: tmp_57_0_7_fu_1114_p2);
assign countOnes_70_fu_3021_p3 = ((ap_reg_ppstg_tmp_56_7_8_reg_4530_pp0_it45)? countOnes_69_reg_4612: tmp_57_7_8_reg_4617);
assign countOnes_71_fu_3032_p3 = ((ap_reg_ppstg_tmp_56_8_reg_4535_pp0_it45)? countOnes_70_fu_3021_p3: tmp_57_8_fu_3026_p2);
assign countOnes_72_fu_3044_p3 = ((ap_reg_ppstg_tmp_56_8_1_reg_4540_pp0_it46)? countOnes_71_reg_4622: tmp_57_8_1_fu_3039_p2);
assign countOnes_73_fu_3056_p3 = ((ap_reg_ppstg_tmp_56_8_2_reg_4545_pp0_it47)? countOnes_72_reg_4628: tmp_57_8_2_reg_4633);
assign countOnes_74_fu_3067_p3 = ((ap_reg_ppstg_tmp_56_8_3_reg_4550_pp0_it47)? countOnes_73_fu_3056_p3: tmp_57_8_3_fu_3061_p2);
assign countOnes_75_fu_3079_p3 = ((ap_reg_ppstg_tmp_56_8_4_reg_4555_pp0_it48)? countOnes_74_reg_4638: tmp_57_8_4_fu_3074_p2);
assign countOnes_76_fu_3091_p3 = ((ap_reg_ppstg_tmp_56_8_5_reg_4560_pp0_it49)? countOnes_75_reg_4644: tmp_57_8_5_reg_4649);
assign countOnes_77_fu_3102_p3 = ((ap_reg_ppstg_tmp_56_8_6_reg_4565_pp0_it49)? countOnes_76_fu_3091_p3: tmp_57_8_6_fu_3096_p2);
assign countOnes_78_fu_3114_p3 = ((ap_reg_ppstg_tmp_56_8_7_reg_4570_pp0_it50)? countOnes_77_reg_4654: tmp_57_8_7_fu_3109_p2);
assign countOnes_79_fu_3125_p3 = ((ap_reg_ppstg_tmp_56_8_8_reg_4575_pp0_it51)? countOnes_78_reg_4660: tmp_57_8_8_fu_3120_p2);
assign countOnes_7_fu_1133_p3 = ((ap_reg_ppstg_tmp_56_0_8_reg_3906_pp0_it4)? countOnes_6_fu_1120_p3: tmp_57_0_8_fu_1127_p2);
assign countOnes_8_fu_1260_p3 = ((tmp_56_1_reg_3973)? countOnes_7_reg_3967: tmp_57_1_fu_1255_p2);
assign countOnes_9_fu_1272_p3 = ((tmp_56_1_1_reg_3978)? countOnes_8_fu_1260_p3: tmp_57_1_1_fu_1266_p2);
assign countOnes_cast_fu_982_p1 = $unsigned(not_tmp_s_reg_3861);
assign countOnes_fu_985_p3 = ((tmp_56_0_1_reg_3866)? countOnes_cast_fu_982_p1: tmp_57_0_1_reg_3871);
assign dst_data_stream_0_V_din = $signed(pixel_out_val_fu_3142_p2);
assign i_V_fu_658_p2 = (t_V_3_reg_594 + ap_const_lv12_1);
assign icmp6_fu_679_p2 = (tr5_fu_669_p4 == ap_const_lv9_0? 1'b1: 1'b0);
assign icmp_fu_739_p2 = (tr_fu_729_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign j_V_fu_713_p2 = (t_V_reg_605 + ap_const_lv11_1);
assign lineBuffer_val_0_address0 = tmp_2_reg_3760;
assign lineBuffer_val_0_address1 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_0_d1 = pixel_in_val_fu_120;
assign lineBuffer_val_1_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_1_address1 = lineBuffer_val_1_addr_reg_3819;
assign lineBuffer_val_1_d1 = return_value_9_reg_3813;
assign lineBuffer_val_2_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_2_address1 = lineBuffer_val_2_addr_reg_3825;
assign lineBuffer_val_2_d1 = lineBuffer_val_1_q0;
assign lineBuffer_val_3_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_3_address1 = lineBuffer_val_3_addr_reg_3831;
assign lineBuffer_val_3_d1 = lineBuffer_val_2_q0;
assign lineBuffer_val_4_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_4_address1 = lineBuffer_val_4_addr_reg_3837;
assign lineBuffer_val_4_d1 = lineBuffer_val_3_q0;
assign lineBuffer_val_5_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_5_address1 = lineBuffer_val_5_addr_reg_3843;
assign lineBuffer_val_5_d1 = lineBuffer_val_4_q0;
assign lineBuffer_val_6_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_6_address1 = lineBuffer_val_6_addr_reg_3849;
assign lineBuffer_val_6_d1 = lineBuffer_val_5_q0;
assign lineBuffer_val_7_address0 = ap_reg_ppstg_tmp_2_reg_3760_pp0_it1;
assign lineBuffer_val_7_address1 = lineBuffer_val_7_addr_reg_3855;
assign lineBuffer_val_7_d1 = lineBuffer_val_6_q0;
assign not4_fu_719_p2 = (t_V_6_cast_fu_696_p1 < src_cols_V_read? 1'b1: 1'b0);
assign not_fu_664_p2 = (t_V_3_reg_594 < src_rows_V_read? 1'b1: 1'b0);
assign not_or_cond7_fu_3137_p2 = (ap_reg_ppstg_or_cond7_reg_3799_pp0_it52 ^ ap_const_lv1_1);
assign not_or_cond_fu_772_p2 = (notrhs_reg_3750 & notlhs_fu_766_p2);
assign not_tmp_s_fu_820_p2 = (window_val_0_0_2_fu_813_p3 != ap_const_lv8_0? 1'b1: 1'b0);
assign notlhs_fu_766_p2 = (t_V_reg_605 != ap_const_lv11_0? 1'b1: 1'b0);
assign notrhs_fu_685_p2 = (t_V_3_reg_594 != ap_const_lv12_0? 1'b1: 1'b0);
assign op2_addr_i_i1_fu_643_p2 = (retval_i_cast_fu_627_p1 + ap_const_lv13_1FFF);
assign op2_addr_i_i_fu_637_p2 = (retval_i4_cast_fu_617_p1 + ap_const_lv13_1FFF);
assign op2_assign_1_fu_631_p2 = (retval_i_cast_fu_627_p1 + ap_const_lv13_1);
assign op2_assign_fu_621_p2 = (retval_i4_cast_fu_617_p1 + ap_const_lv13_1);
assign or_cond7_fu_760_p2 = (tmp3_fu_755_p2 | tmp2_fu_750_p2);
assign or_cond_fu_724_p2 = (not_reg_3740 & not4_fu_719_p2);
assign pixel_out_val_fu_3142_p2 = (tmp_9_reg_4666 & not_or_cond7_fu_3137_p2);
assign retval_i4_cast_fu_617_p1 = $unsigned(src_rows_V_read);
assign retval_i_cast_fu_627_p1 = $unsigned(src_cols_V_read);
assign t_V_6_cast_fu_696_p1 = $unsigned(t_V_reg_605);
assign tmp2_fu_750_p2 = (icmp6_reg_3745 | icmp_fu_739_p2);
assign tmp3_fu_755_p2 = (tmp_1_reg_3755 | tmp_8_fu_745_p2);
assign tmp_1_fu_691_p2 = (tmp_cast_fu_649_p1 > op2_addr_i_i_reg_3722? 1'b1: 1'b0);
assign tmp_2_fu_700_p1 = $unsigned(t_V_reg_605);
assign tmp_30_cast_fu_704_p1 = $unsigned(t_V_reg_605);
assign tmp_3_fu_708_p2 = (tmp_30_cast_fu_704_p1 < op2_assign_1_reg_3717? 1'b1: 1'b0);
assign tmp_56_0_1_fu_826_p2 = (window_val_0_0_fu_124 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_2_fu_840_p2 = (window_val_0_1_fu_128 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_3_fu_846_p2 = (window_val_0_2_fu_132 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_4_fu_852_p2 = (window_val_0_3_fu_136 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_5_fu_858_p2 = (window_val_0_4_fu_140 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_6_fu_864_p2 = (window_val_0_5_fu_144 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_7_fu_870_p2 = (window_val_0_6_fu_148 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_0_8_fu_876_p2 = (window_val_0_7_fu_152 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_1_fu_1146_p2 = (window_val_1_0_fu_156 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_2_fu_1152_p2 = (window_val_1_1_fu_160 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_3_fu_1158_p2 = (window_val_1_2_fu_164 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_4_fu_1164_p2 = (window_val_1_3_fu_168 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_5_fu_1170_p2 = (window_val_1_4_fu_172 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_6_fu_1176_p2 = (window_val_1_5_fu_176 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_7_fu_1182_p2 = (window_val_1_6_fu_180 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_8_fu_1188_p2 = (window_val_1_7_fu_184 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_1_fu_1140_p2 = (window_val_1_0_2_fu_1099_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_1_fu_1416_p2 = (window_val_2_0_fu_188 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_2_fu_1422_p2 = (window_val_2_1_fu_192 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_3_fu_1428_p2 = (window_val_2_2_fu_196 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_4_fu_1434_p2 = (window_val_2_3_fu_200 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_5_fu_1440_p2 = (window_val_2_4_fu_204 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_6_fu_1446_p2 = (window_val_2_5_fu_208 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_7_fu_1452_p2 = (window_val_2_6_fu_212 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_8_fu_1458_p2 = (window_val_2_7_fu_216 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_2_fu_1396_p2 = (window_val_2_0_2_fu_1385_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_1_fu_1667_p2 = (window_val_3_0_fu_220 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_2_fu_1673_p2 = (window_val_3_1_fu_224 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_3_fu_1679_p2 = (window_val_3_2_fu_228 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_4_fu_1685_p2 = (window_val_3_3_fu_232 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_5_fu_1691_p2 = (window_val_3_4_fu_236 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_6_fu_1697_p2 = (window_val_3_5_fu_240 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_7_fu_1703_p2 = (window_val_3_6_fu_244 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_8_fu_1709_p2 = (window_val_3_7_fu_248 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_3_fu_1647_p2 = (window_val_3_0_2_fu_1636_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_1_fu_1923_p2 = (window_val_4_0_fu_252 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_2_fu_1929_p2 = (window_val_4_1_fu_256 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_3_fu_1935_p2 = (window_val_4_2_fu_260 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_4_fu_1941_p2 = (window_val_4_3_fu_264 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_5_fu_1947_p2 = (window_val_4_4_fu_268 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_6_fu_1953_p2 = (window_val_4_5_fu_272 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_7_fu_1959_p2 = (window_val_4_6_fu_276 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_8_fu_1965_p2 = (window_val_4_7_fu_280 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_4_fu_1903_p2 = (window_val_4_0_2_fu_1892_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_1_fu_2174_p2 = (window_val_5_0_fu_284 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_2_fu_2180_p2 = (window_val_5_1_fu_288 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_3_fu_2186_p2 = (window_val_5_2_fu_292 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_4_fu_2192_p2 = (window_val_5_3_fu_296 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_5_fu_2198_p2 = (window_val_5_4_fu_300 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_6_fu_2204_p2 = (window_val_5_5_fu_304 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_7_fu_2210_p2 = (window_val_5_6_fu_308 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_8_fu_2216_p2 = (window_val_5_7_fu_312 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_5_fu_2154_p2 = (window_val_5_0_2_fu_2143_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_1_fu_2425_p2 = (window_val_6_0_fu_316 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_2_fu_2431_p2 = (window_val_6_1_fu_320 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_3_fu_2437_p2 = (window_val_6_2_fu_324 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_4_fu_2443_p2 = (window_val_6_3_fu_328 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_5_fu_2449_p2 = (window_val_6_4_fu_332 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_6_fu_2455_p2 = (window_val_6_5_fu_336 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_7_fu_2461_p2 = (window_val_6_6_fu_340 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_8_fu_2467_p2 = (window_val_6_7_fu_344 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_6_fu_2405_p2 = (window_val_6_0_2_fu_2394_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_1_fu_2710_p2 = (window_val_7_0_fu_348 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_2_fu_2716_p2 = (window_val_7_1_fu_352 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_3_fu_2722_p2 = (window_val_7_2_fu_356 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_4_fu_2728_p2 = (window_val_7_3_fu_360 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_5_fu_2734_p2 = (window_val_7_4_fu_364 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_6_fu_2740_p2 = (window_val_7_5_fu_368 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_7_fu_2746_p2 = (window_val_7_6_fu_372 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_8_fu_2752_p2 = (window_val_7_7_fu_376 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_7_fu_2690_p2 = (window_val_7_0_2_fu_2675_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_1_fu_2764_p2 = (window_val_8_0_fu_380 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_2_fu_2770_p2 = (window_val_8_1_fu_384 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_3_fu_2776_p2 = (window_val_8_2_fu_388 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_4_fu_2782_p2 = (window_val_8_3_fu_392 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_5_fu_2788_p2 = (window_val_8_4_fu_396 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_6_fu_2794_p2 = (window_val_8_5_fu_400 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_7_fu_2800_p2 = (window_val_8_6_fu_404 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_8_fu_2806_p2 = (window_val_8_7_fu_408 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_56_8_fu_2758_p2 = (window_val_8_0_2_fu_2669_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_57_0_1_fu_832_p3 = ((not_tmp_s_fu_820_p2)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_57_0_2_fu_991_p2 = (countOnes_fu_985_p3 + ap_const_lv2_1);
assign tmp_57_0_3_fu_1008_p2 = (countOnes_2_cast_fu_1004_p1 + ap_const_lv3_1);
assign tmp_57_0_4_fu_1045_p2 = (countOnes_2_reg_3911 + ap_const_lv3_1);
assign tmp_57_0_5_fu_1056_p2 = (countOnes_3_fu_1050_p3 + ap_const_lv3_1);
assign tmp_57_0_6_fu_1069_p2 = (countOnes_4_fu_1062_p3 + ap_const_lv3_1);
assign tmp_57_0_7_fu_1114_p2 = (countOnes_6_cast_fu_1110_p1 + ap_const_lv4_1);
assign tmp_57_0_8_fu_1127_p2 = (countOnes_6_fu_1120_p3 + ap_const_lv4_1);
assign tmp_57_1_1_fu_1266_p2 = (countOnes_8_fu_1260_p3 + ap_const_lv4_1);
assign tmp_57_1_2_fu_1279_p2 = (countOnes_9_fu_1272_p3 + ap_const_lv4_1);
assign tmp_57_1_3_fu_1290_p2 = (countOnes_10_fu_1285_p3 + ap_const_lv4_1);
assign tmp_57_1_4_fu_1303_p2 = (countOnes_11_fu_1296_p3 + ap_const_lv4_1);
assign tmp_57_1_5_fu_1316_p2 = (countOnes_12_reg_4028 + ap_const_lv4_1);
assign tmp_57_1_6_fu_1331_p2 = (countOnes_14_cast_fu_1327_p1 + ap_const_lv5_1);
assign tmp_57_1_7_fu_1344_p2 = (countOnes_14_reg_4034 + ap_const_lv5_1);
assign tmp_57_1_8_fu_1355_p2 = (countOnes_15_fu_1349_p3 + ap_const_lv5_1);
assign tmp_57_1_fu_1255_p2 = (countOnes_7_reg_3967 + ap_const_lv4_1);
assign tmp_57_2_1_fu_1525_p2 = (countOnes_17_reg_4050 + ap_const_lv5_1);
assign tmp_57_2_2_fu_1536_p2 = (countOnes_18_fu_1530_p3 + ap_const_lv5_1);
assign tmp_57_2_3_fu_1547_p2 = (countOnes_19_fu_1542_p3 + ap_const_lv5_1);
assign tmp_57_2_4_fu_1560_p2 = (countOnes_20_reg_4106 + ap_const_lv5_1);
assign tmp_57_2_5_fu_1571_p2 = (countOnes_21_fu_1565_p3 + ap_const_lv5_1);
assign tmp_57_2_6_fu_1582_p2 = (countOnes_22_fu_1577_p3 + ap_const_lv5_1);
assign tmp_57_2_7_fu_1595_p2 = (countOnes_23_reg_4122 + ap_const_lv5_1);
assign tmp_57_2_8_fu_1606_p2 = (countOnes_24_fu_1600_p3 + ap_const_lv5_1);
assign tmp_57_2_fu_1402_p2 = (countOnes_16_fu_1391_p3 + ap_const_lv5_1);
assign tmp_57_3_1_fu_1776_p2 = (countOnes_26_reg_4138 + ap_const_lv5_1);
assign tmp_57_3_2_fu_1787_p2 = (countOnes_27_fu_1781_p3 + ap_const_lv5_1);
assign tmp_57_3_3_fu_1798_p2 = (countOnes_28_fu_1793_p3 + ap_const_lv5_1);
assign tmp_57_3_4_fu_1814_p2 = (countOnes_30_cast_fu_1811_p1 + ap_const_lv6_1);
assign tmp_57_3_5_fu_1827_p2 = (countOnes_30_fu_1820_p3 + ap_const_lv6_1);
assign tmp_57_3_6_fu_1838_p2 = (countOnes_31_fu_1833_p3 + ap_const_lv6_1);
assign tmp_57_3_7_fu_1851_p2 = (countOnes_32_reg_4209 + ap_const_lv6_1);
assign tmp_57_3_8_fu_1862_p2 = (countOnes_33_fu_1856_p3 + ap_const_lv6_1);
assign tmp_57_3_fu_1653_p2 = (countOnes_25_fu_1642_p3 + ap_const_lv5_1);
assign tmp_57_4_1_fu_2032_p2 = (countOnes_35_reg_4225 + ap_const_lv6_1);
assign tmp_57_4_2_fu_2043_p2 = (countOnes_36_fu_2037_p3 + ap_const_lv6_1);
assign tmp_57_4_3_fu_2054_p2 = (countOnes_37_fu_2049_p3 + ap_const_lv6_1);
assign tmp_57_4_4_fu_2067_p2 = (countOnes_38_reg_4281 + ap_const_lv6_1);
assign tmp_57_4_5_fu_2078_p2 = (countOnes_39_fu_2072_p3 + ap_const_lv6_1);
assign tmp_57_4_6_fu_2089_p2 = (countOnes_40_fu_2084_p3 + ap_const_lv6_1);
assign tmp_57_4_7_fu_2102_p2 = (countOnes_41_reg_4297 + ap_const_lv6_1);
assign tmp_57_4_8_fu_2113_p2 = (countOnes_42_fu_2107_p3 + ap_const_lv6_1);
assign tmp_57_4_fu_1909_p2 = (countOnes_34_fu_1898_p3 + ap_const_lv6_1);
assign tmp_57_5_1_fu_2283_p2 = (countOnes_44_reg_4313 + ap_const_lv6_1);
assign tmp_57_5_2_fu_2294_p2 = (countOnes_45_fu_2288_p3 + ap_const_lv6_1);
assign tmp_57_5_3_fu_2305_p2 = (countOnes_46_fu_2300_p3 + ap_const_lv6_1);
assign tmp_57_5_4_fu_2318_p2 = (countOnes_47_reg_4369 + ap_const_lv6_1);
assign tmp_57_5_5_fu_2329_p2 = (countOnes_48_fu_2323_p3 + ap_const_lv6_1);
assign tmp_57_5_6_fu_2340_p2 = (countOnes_49_fu_2335_p3 + ap_const_lv6_1);
assign tmp_57_5_7_fu_2353_p2 = (countOnes_50_reg_4385 + ap_const_lv6_1);
assign tmp_57_5_8_fu_2364_p2 = (countOnes_51_fu_2358_p3 + ap_const_lv6_1);
assign tmp_57_5_fu_2160_p2 = (countOnes_43_fu_2149_p3 + ap_const_lv6_1);
assign tmp_57_6_1_fu_2534_p2 = (countOnes_53_reg_4401 + ap_const_lv6_1);
assign tmp_57_6_2_fu_2545_p2 = (countOnes_54_fu_2539_p3 + ap_const_lv6_1);
assign tmp_57_6_3_fu_2556_p2 = (countOnes_55_fu_2551_p3 + ap_const_lv6_1);
assign tmp_57_6_4_fu_2569_p2 = (countOnes_56_reg_4457 + ap_const_lv6_1);
assign tmp_57_6_5_fu_2580_p2 = (countOnes_57_fu_2574_p3 + ap_const_lv6_1);
assign tmp_57_6_6_fu_2591_p2 = (countOnes_58_fu_2586_p3 + ap_const_lv6_1);
assign tmp_57_6_7_fu_2604_p2 = (countOnes_59_reg_4473 + ap_const_lv6_1);
assign tmp_57_6_8_fu_2615_p2 = (countOnes_60_fu_2609_p3 + ap_const_lv6_1);
assign tmp_57_6_fu_2411_p2 = (countOnes_52_fu_2400_p3 + ap_const_lv6_1);
assign tmp_57_7_1_fu_2934_p2 = (countOnes_62_reg_4489 + ap_const_lv7_1);
assign tmp_57_7_2_fu_2945_p2 = (countOnes_63_fu_2939_p3 + ap_const_lv7_1);
assign tmp_57_7_3_fu_2956_p2 = (countOnes_64_fu_2951_p3 + ap_const_lv7_1);
assign tmp_57_7_4_fu_2969_p2 = (countOnes_65_reg_4590 + ap_const_lv7_1);
assign tmp_57_7_5_fu_2980_p2 = (countOnes_66_fu_2974_p3 + ap_const_lv7_1);
assign tmp_57_7_6_fu_2991_p2 = (countOnes_67_fu_2986_p3 + ap_const_lv7_1);
assign tmp_57_7_7_fu_3004_p2 = (countOnes_68_reg_4606 + ap_const_lv7_1);
assign tmp_57_7_8_fu_3015_p2 = (countOnes_69_fu_3009_p3 + ap_const_lv7_1);
assign tmp_57_7_fu_2696_p2 = (countOnes_62_cast_fu_2686_p1 + ap_const_lv7_1);
assign tmp_57_8_1_fu_3039_p2 = (countOnes_71_reg_4622 + ap_const_lv7_1);
assign tmp_57_8_2_fu_3050_p2 = (countOnes_72_fu_3044_p3 + ap_const_lv7_1);
assign tmp_57_8_3_fu_3061_p2 = (countOnes_73_fu_3056_p3 + ap_const_lv7_1);
assign tmp_57_8_4_fu_3074_p2 = (countOnes_74_reg_4638 + ap_const_lv7_1);
assign tmp_57_8_5_fu_3085_p2 = (countOnes_75_fu_3079_p3 + ap_const_lv7_1);
assign tmp_57_8_6_fu_3096_p2 = (countOnes_76_fu_3091_p3 + ap_const_lv7_1);
assign tmp_57_8_7_fu_3109_p2 = (countOnes_77_reg_4654 + ap_const_lv7_1);
assign tmp_57_8_8_fu_3120_p2 = (countOnes_78_reg_4660 + ap_const_lv7_1);
assign tmp_57_8_fu_3026_p2 = (countOnes_70_fu_3021_p3 + ap_const_lv7_1);
assign tmp_8_fu_745_p2 = (tmp_30_cast_fu_704_p1 > op2_addr_i_i1_reg_3727? 1'b1: 1'b0);
assign tmp_9_fu_3131_p2 = (countOnes_79_fu_3125_p3 > ap_const_lv7_29? 1'b1: 1'b0);
assign tmp_cast_fu_649_p1 = $unsigned(t_V_3_reg_594);
assign tmp_s_fu_653_p2 = (tmp_cast_fu_649_p1 < op2_assign_reg_3712? 1'b1: 1'b0);
assign tr5_fu_669_p4 = {{t_V_3_reg_594[ap_const_lv32_B : ap_const_lv32_3]}};
assign tr_fu_729_p4 = {{t_V_reg_605[ap_const_lv32_A : ap_const_lv32_3]}};
assign window_val_0_0_2_fu_813_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it1)? pixel_in_val_fu_120: window_val_0_0_fu_124);
assign window_val_1_0_2_fu_1099_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it4)? lineBuff7_load_reg_3917: window_val_1_0_fu_156);
assign window_val_2_0_2_fu_1385_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it9)? ap_reg_ppstg_lineBuff6_load_reg_3922_pp0_it9: window_val_2_0_fu_188);
assign window_val_3_0_2_fu_1636_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it15)? ap_reg_ppstg_lineBuff5_load_reg_3927_pp0_it15: window_val_3_0_fu_220);
assign window_val_4_0_2_fu_1892_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it21)? ap_reg_ppstg_lineBuff4_load_reg_3932_pp0_it21: window_val_4_0_fu_252);
assign window_val_5_0_2_fu_2143_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it27)? ap_reg_ppstg_lineBuff3_load_reg_3937_pp0_it27: window_val_5_0_fu_284);
assign window_val_6_0_2_fu_2394_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it33)? ap_reg_ppstg_lineBuff2_load_reg_3942_pp0_it33: window_val_6_0_fu_316);
assign window_val_7_0_2_fu_2675_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it39)? ap_reg_ppstg_lineBuff1_load_reg_3947_pp0_it39: window_val_7_0_fu_348);
assign window_val_8_0_2_fu_2669_p3 = ((ap_reg_ppstg_not4_reg_3782_pp0_it39)? ap_reg_ppstg_lineBuff0_load_reg_3952_pp0_it39: window_val_8_0_fu_380);
always @ (posedge ap_clk)
begin
    tmp_2_reg_3760[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    ap_reg_ppstg_tmp_2_reg_3760_pp0_it1[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end



endmodule //median_filter

