// Seed: 860124955
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6
);
  tri0 id_8 = id_2;
  module_0();
  wire id_9;
endmodule
module module_2 (
    input wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output wor id_10,
    output tri id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14
);
  specify
    (id_16 => id_17) = 1;
    (id_18 => id_19) = (id_1, 1  : id_13  : 1);
    (id_20 *> id_21) = (1, id_17  : 1  : 1);
    (id_22 => id_23) = 1;
    (id_24[1] => id_25) = 1;
    (id_26 + => id_27) = 1;
  endspecify module_0();
endmodule
